Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  6 13:18:15 2024
| Host         : Hraesvelgr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_asdf_timing_summary_routed.rpt -rpx TOP_asdf_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_asdf
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: GT_REFCLK_0_clk_p (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.899        0.000                      0                81524        0.029        0.000                      0                81248        0.264        0.000                       0                 35005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
ADC_1_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  testADCClk                                                                                                                                                                                       {0.000 4.000}        8.000           125.000         
ADC_1_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2                                                                                                                                                                                     {0.000 4.000}        8.000           125.000         
ADC_2_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_2_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_3_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_1                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_3_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_2                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_4_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_2                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_4_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_3                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
  clkfbout_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
sCLK_125                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out5_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                                                                                               {0.000 20.000}       40.000          25.000          
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                 {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK                                 {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  testADCClk                                                                                                                                                                                             5.794        0.000                      0                  754        0.081        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_1_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2                                                                                                                                                                                           5.830        0.000                      0                  754        0.095        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1                                                                                                                                                                                         5.509        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_1                                                                                                                                                                                         6.027        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_1                                                                                                                                                                                       6.284        0.000                      0                  754        0.064        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_2                                                                                                                                                                                         5.969        0.000                      0                  754        0.065        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_2                                                                                                                                                                                       5.780        0.000                      0                  754        0.108        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_3                                                                                                                                                                                         5.987        0.000                      0                  754        0.067        0.000                      0                  754        3.232        0.000                       0                   313  
clk_fpga_0                                                                                                                                                                                               0.899        0.000                      0                25004        0.064        0.000                      0                25004        2.000        0.000                       0                  9418  
  clk_out2_main_clock                                                                                                                                                                                    0.966        0.000                      0                42553        0.029        0.000                      0                42553        3.358        0.000                       0                 19755  
  clkfbout_main_clock                                                                                                                                                                                                                                                                                                                                6.591        0.000                       0                     3  
sCLK_125                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                38.929        0.000                       0                     2  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK        2.004        0.000                      0                 1357        0.082        0.000                      0                 1357        1.918        0.000                       0                   689  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.628        0.000                      0                  128        0.108        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             5.239        0.000                      0                 3262        0.085        0.000                      0                 3262        4.036        0.000                       0                  1713  
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                       1.852        0.000                      0                 1357        0.108        0.000                      0                 1357        1.918        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_clock  clk_div_out2               1.842        0.000                      0                   12        1.486        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1             4.604        0.000                      0                   12        0.619        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_1             4.530        0.000                      0                   12        0.542        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_1           3.152        0.000                      0                   12        1.092        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_2             2.872        0.000                      0                   12        1.197        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_2           2.619        0.000                      0                   12        1.602        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_3             3.092        0.000                      0                   12        1.478        0.000                      0                    8  
testADCClk           clk_out2_main_clock        7.342        0.000                      0                    4                                                                        
clk_div_out2         clk_out2_main_clock        7.263        0.000                      0                    4                                                                        
ADC_DESER1_n_1       clk_out2_main_clock        7.326        0.000                      0                    4                                                                        
clk_div_out2_1       clk_out2_main_clock        7.404        0.000                      0                    4                                                                        
ADC_DESER1_n_1_1     clk_out2_main_clock        7.243        0.000                      0                    4                                                                        
clk_div_out2_2       clk_out2_main_clock        7.328        0.000                      0                    4                                                                        
ADC_DESER1_n_1_2     clk_out2_main_clock        7.402        0.000                      0                    4                                                                        
clk_div_out2_3       clk_out2_main_clock        7.374        0.000                      0                    4                                                                        
clk_fpga_0           clk_out2_main_clock       15.103        0.000                      0                  136                                                                        
user_clk_i           clk_out2_main_clock        9.454        0.000                      0                   40                                                                        
clk_out2_main_clock  user_clk_i                 7.175        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    ADC_DESER1_n_1       ADC_DESER1_n_1             6.707        0.000                      0                   23        0.317        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_1     ADC_DESER1_n_1_1           6.969        0.000                      0                   23        0.336        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_2     ADC_DESER1_n_1_2           6.900        0.000                      0                   23        0.282        0.000                      0                   23  
**async_default**    clk_div_out2         clk_div_out2               6.845        0.000                      0                   23        0.315        0.000                      0                   23  
**async_default**    clk_div_out2_1       clk_div_out2_1             6.695        0.000                      0                   23        0.315        0.000                      0                   23  
**async_default**    clk_div_out2_2       clk_div_out2_2             6.911        0.000                      0                   23        0.316        0.000                      0                   23  
**async_default**    clk_div_out2_3       clk_div_out2_3             6.898        0.000                      0                   23        0.298        0.000                      0                   23  
**async_default**    clk_fpga_0           clk_fpga_0                 4.762        0.000                      0                  193        0.407        0.000                      0                  193  
**async_default**    clk_out2_main_clock  clk_out2_main_clock        5.474        0.000                      0                 1122        0.177        0.000                      0                 1122  
**async_default**    testADCClk           testADCClk                 7.041        0.000                      0                   23        0.262        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y15    adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y12     adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        5.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.366     3.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.923 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.092     5.016    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y152       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y152       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y152       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.259ns (13.503%)  route 1.659ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y159       FDRE (Prop_fdre_C_Q)         0.259     3.463 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.659     5.122    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.223ns (11.736%)  route 1.677ns (88.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.677     5.104    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X119Y155       FDRE                                         r  adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y155       FDRE (Prop_fdre_C_Q)         0.100     1.435 r  adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/Q
                         net (fo=1, routed)           0.101     1.537    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC1
    SLICE_X118Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.234     1.349    
    SLICE_X118Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.455    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.584%)  route 0.065ns (39.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           0.065     1.530    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.238     1.376    
    SLICE_X106Y151       FDPE (Hold_fdpe_C_D)         0.059     1.435    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.249     1.365    
    SLICE_X107Y150       FDPE (Hold_fdpe_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X119Y160       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X117Y161       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.332    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y163       FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.578    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.332    
    SLICE_X115Y163       FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y183       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X115Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.576    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.245     1.331    
    SLICE_X115Y183       FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y157       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y157       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.578    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.331    
    SLICE_X117Y163       FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         testADCClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y160   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y162   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y198   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y192   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y186   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y184   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y153  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y153  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_B_P
  To Clock:  ADC_1_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y12    adcs/adc_interface1/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y13     adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        5.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.173%)  route 1.773ns (88.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y156       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y156       FDRE (Prop_fdre_C_Q)         0.223     3.447 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.773     5.220    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][0]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.223ns (11.190%)  route 1.770ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.223    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.223     3.446 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.770     5.216    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.266ns (15.739%)  route 1.424ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.491     3.987    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y154       LUT2 (Prop_lut2_I1_O)        0.043     4.030 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.933     4.963    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y160       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y160       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X118Y160       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.826    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  5.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.267%)  route 0.142ns (58.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.354    adcs/adc_interface1/clk_div_out2
    SLICE_X115Y158       FDRE                                         r  adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     1.454 r  adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/Q
                         net (fo=1, routed)           0.142     1.596    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.501    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.354    adcs/adc_interface1/clk_div_out2
    SLICE_X115Y158       FDRE                                         r  adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     1.454 r  adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/Q
                         net (fo=1, routed)           0.137     1.591    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.484    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X117Y160       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y181       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.593    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.347    
    SLICE_X119Y181       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y156       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y156       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X115Y156       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y156       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X115Y156       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y158       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X117Y158       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y191       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y191       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y191       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y191       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X117Y191       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X119Y158       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X119Y158       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X117Y159       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y190   adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y188   adcs/adc_interface1/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y196   adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y194   adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y182   adcs/adc_interface1/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y180   adcs/adc_interface1/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y160  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y162  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y162  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_A_P
  To Clock:  ADC_2_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y11    adcs/adc_interface2/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y8      adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        5.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.223ns (9.610%)  route 2.097ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.214    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y113       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDRE (Prop_fdre_C_Q)         0.223     3.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.097     5.534    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.223ns (10.679%)  route 1.865ns (89.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.214    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y113       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDRE (Prop_fdre_C_Q)         0.223     3.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.865     5.302    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.040    adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.223ns (11.656%)  route 1.690ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.214    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y113       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDRE (Prop_fdre_C_Q)         0.223     3.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.690     5.127    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y136        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y136        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.040    adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.223ns (11.982%)  route 1.638ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.638     5.061    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y118       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.845    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.118    
    SLICE_X114Y118       RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.083    11.035    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  5.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/Q
                         net (fo=1, routed)           0.101     1.543    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.234     1.351    
    SLICE_X118Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.480    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y117       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y117       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/Q
                         net (fo=1, routed)           0.095     1.538    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.233     1.354    
    SLICE_X114Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.469    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.259%)  route 0.102ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.091     1.432 r  adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/Q
                         net (fo=1, routed)           0.102     1.534    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     1.351    
    SLICE_X118Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.446    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.342    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.100     1.442 r  adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/Q
                         net (fo=1, routed)           0.107     1.549    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     1.353    
    SLICE_X114Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.461    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.553%)  route 0.159ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[5].ADC_A_2_reg[5]/Q
                         net (fo=1, routed)           0.159     1.602    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.210     1.375    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.506    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.337    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y122       FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.492    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.337    
    SLICE_X119Y122       FDRE (Hold_fdre_C_D)         0.047     1.384    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.337    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y122       FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.492    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y122       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.337    
    SLICE_X119Y122       FDRE (Hold_fdre_C_D)         0.047     1.384    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.342    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y117       FDRE (Prop_fdre_C_Q)         0.100     1.442 r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.497    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.342    
    SLICE_X119Y117       FDRE (Hold_fdre_C_D)         0.047     1.389    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X117Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y121       FDRE (Prop_fdre_C_Q)         0.100     1.438 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.493    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X117Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X117Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.246     1.338    
    SLICE_X117Y121       FDRE (Hold_fdre_C_D)         0.047     1.385    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.292     1.365    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.247     1.365    
    SLICE_X111Y122       FDPE (Hold_fdpe_C_D)         0.047     1.412    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y112   adcs/adc_interface2/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y114   adcs/adc_interface2/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y146   adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y138   adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y130   adcs/adc_interface2/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y136   adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_B_P
  To Clock:  ADC_2_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y8     adcs/adc_interface2/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y9      adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.266ns (17.434%)  route 1.260ns (82.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.851     4.805    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.266ns (17.632%)  route 1.243ns (82.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.834     4.788    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X114Y128       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.833    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.266ns (17.632%)  route 1.243ns (82.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.408     3.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.043     3.953 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.834     4.788    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X114Y128       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.833    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y132       FDRE (Prop_fdre_C_Q)         0.091     1.454 r  adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/Q
                         net (fo=1, routed)           0.054     1.507    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIA1
    SLICE_X118Y132       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.609    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y132       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.235     1.374    
    SLICE_X118Y132       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.446    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y132       FDRE (Prop_fdre_C_Q)         0.091     1.454 r  adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/Q
                         net (fo=1, routed)           0.095     1.549    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIB0
    SLICE_X118Y132       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.609    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y132       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.235     1.374    
    SLICE_X118Y132       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.470    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y111       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y111       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y112       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.366    
    SLICE_X119Y112       FDRE (Hold_fdre_C_D)         0.047     1.413    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y139       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y139       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.295     1.389    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.100     1.489 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.544    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.332     1.636    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.247     1.389    
    SLICE_X111Y130       FDRE (Hold_fdre_C_D)         0.047     1.436    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.295     1.389    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.100     1.489 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.544    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.332     1.636    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.247     1.389    
    SLICE_X111Y130       FDRE (Hold_fdre_C_D)         0.047     1.436    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.391    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y132       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDRE (Prop_fdre_C_Q)         0.100     1.491 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.546    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X111Y132       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y132       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.247     1.391    
    SLICE_X111Y132       FDRE (Hold_fdre_C_D)         0.047     1.438    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.393    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.100     1.493 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.548    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.247     1.393    
    SLICE_X109Y133       FDPE (Hold_fdpe_C_D)         0.047     1.440    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y108   adcs/adc_interface2/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y110   adcs/adc_interface2/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y140   adcs/adc_interface2/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y148   adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y132   adcs/adc_interface2/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y142   adcs/adc_interface2/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y130  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y130  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y133  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_A_P
  To Clock:  ADC_3_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y4    adcs/adc_interface3/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y4     adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.223ns (13.774%)  route 1.396ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDCE (Prop_fdce_C_Q)         0.223     3.412 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.396     4.808    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X118Y76        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.092    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.266ns (20.162%)  route 1.053ns (79.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y74        FDPE (Prop_fdpe_C_Q)         0.223     3.409 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.270     3.679    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X117Y74        LUT2 (Prop_lut2_I1_O)        0.043     3.722 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.783     4.506    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WE
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.795    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.266ns (20.162%)  route 1.053ns (79.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y74        FDPE (Prop_fdpe_C_Q)         0.223     3.409 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.270     3.679    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X117Y74        LUT2 (Prop_lut2_I1_O)        0.043     3.722 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.783     4.506    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WE
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.825    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.308    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X118Y76        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.795    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  6.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y76        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDRE (Prop_fdre_C_Q)         0.100     1.422 r  adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/Q
                         net (fo=1, routed)           0.107     1.530    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.234     1.333    
    SLICE_X118Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.465    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_B_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.792%)  route 0.151ns (60.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.327    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y68        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_B_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y68        FDRE (Prop_fdre_C_Q)         0.100     1.427 r  adcs/adc_interface3/ADDESR[3].ADC_B_6_reg[3]/Q
                         net (fo=1, routed)           0.151     1.579    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIA0
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.570    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism             -0.210     1.360    
    SLICE_X114Y71        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.491    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.258%)  route 0.161ns (61.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.329    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y66        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y66        FDRE (Prop_fdre_C_Q)         0.100     1.429 r  adcs/adc_interface3/ADDESR[5].ADC_B_6_reg[5]/Q
                         net (fo=1, routed)           0.161     1.591    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIC0
    SLICE_X114Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism             -0.210     1.361    
    SLICE_X114Y70        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.490    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.981%)  route 0.234ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDCE (Prop_fdce_C_Q)         0.091     1.413 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.234     1.648    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X118Y70        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y70        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/CLK
                         clock pessimism             -0.234     1.337    
    SLICE_X118Y70        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.542    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y96   adcs/adc_interface3/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y90   adcs/adc_interface3/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y86   adcs/adc_interface3/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y84   adcs/adc_interface3/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y64   adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y66   adcs/adc_interface3/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y74  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y77  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y77  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_B_P
  To Clock:  ADC_3_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y7    adcs/adc_interface3/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y5     adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.223ns (11.996%)  route 1.636ns (88.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.213    adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y86        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDRE (Prop_fdre_C_Q)         0.223     3.436 r  adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.636     5.071    adcs/adc_interface3/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y58         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    IDELAY_X1Y58         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.117    
    IDELAY_X1Y58         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.040    adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.223ns (13.150%)  route 1.473ns (86.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.213    adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y86        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDRE (Prop_fdre_C_Q)         0.223     3.436 r  adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.473     4.908    adcs/adc_interface3/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y60         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    IDELAY_X1Y60         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.116    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.039    adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.014%)  route 1.364ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.210    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.204     3.414 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.364     4.777    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X114Y63        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.340    11.189    
                         clock uncertainty           -0.035    11.153    
    SLICE_X114Y63        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.166    10.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.612%)  route 0.172ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y65        FDCE (Prop_fdce_C_Q)         0.091     1.435 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.172     1.606    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.233     1.355    
    SLICE_X114Y66        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.542    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_A_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.135%)  route 0.143ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y62        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_A_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y62        FDRE (Prop_fdre_C_Q)         0.100     1.444 r  adcs/adc_interface3/ADDESR[5].ADC_A_1_reg[5]/Q
                         net (fo=1, routed)           0.143     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y63        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.210     1.380    
    SLICE_X114Y63        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.512    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.353%)  route 0.148ns (59.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.343    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y63        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y63        FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/Q
                         net (fo=1, routed)           0.148     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X114Y65        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y65        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.210     1.379    
    SLICE_X114Y65        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.510    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y94   adcs/adc_interface3/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y80   adcs/adc_interface3/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y82   adcs/adc_interface3/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y68   adcs/adc_interface3/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y62   adcs/adc_interface3/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y58   adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y68  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y68  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y63  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y69  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_A_P
  To Clock:  ADC_4_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y0    adcs/adc_interface4/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y0     adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        5.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.259ns (12.686%)  route 1.783ns (87.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.783     5.151    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.248%)  route 1.696ns (86.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.696     5.065    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][0]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.223ns (11.063%)  route 1.793ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.223     3.383 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.793     5.176    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD0
    SLICE_X10Y36         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569    10.815    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y36         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.318    11.133    
                         clock uncertainty           -0.035    11.097    
    SLICE_X10Y36         RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.008    11.089    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.405    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y37         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.100     1.505 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.560    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X11Y37         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.646    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y37         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.241     1.405    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.047     1.452    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.378    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.100     1.478 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.533    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.618    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.378    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     1.425    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.378    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     1.478 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.533    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.618    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.378    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.047     1.425    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.406    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.506 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.561    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X11Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.648    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.242     1.406    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.047     1.453    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.100     1.509 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.564    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.242     1.409    
    SLICE_X13Y41         FDPE (Hold_fdpe_C_D)         0.047     1.456    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.100     1.509 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.564    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.242     1.409    
    SLICE_X13Y42         FDPE (Hold_fdpe_C_D)         0.047     1.456    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.376    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y15          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     1.476 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y15          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y15          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.238     1.376    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.047     1.423    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.376    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.100     1.476 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.376    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.047     1.423    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y46  adcs/adc_interface4/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y36  adcs/adc_interface4/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y8   adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y14  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y42   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y43   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y43   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y43  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y36  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y36  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_B_P
  To Clock:  ADC_4_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y3    adcs/adc_interface4/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y1     adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        5.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.259ns (14.115%)  route 1.576ns (85.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y43          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.259     3.397 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.576     4.973    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.259ns (14.634%)  route 1.511ns (85.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y43          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.259     3.397 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.511     4.908    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.068    
                         clock uncertainty           -0.035    11.033    
    IDELAY_X0Y16         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.956    adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.259ns (14.801%)  route 1.491ns (85.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.139    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.259     3.398 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.491     4.889    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][1]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.259ns (14.843%)  route 1.486ns (85.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.139    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.259     3.398 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.486     4.884    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][0]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.223ns (12.911%)  route 1.504ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.795 - 8.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.127    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.223     3.350 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.504     4.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.795    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y38          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.283    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X6Y38          RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    10.960    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  6.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[0].ADC_B_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/clk_div_out2
    SLICE_X5Y31          FDRE                                         r  adcs/adc_interface4/ADDESR[0].ADC_B_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.100     1.503 r  adcs/adc_interface4/ADDESR[0].ADC_B_1_reg[0]/Q
                         net (fo=1, routed)           0.095     1.598    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB1
    SLICE_X4Y32          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.641    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y32          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.225     1.416    
    SLICE_X4Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.531    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.570%)  route 0.186ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.403    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.107     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.186     1.696    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD2
    SLICE_X6Y30          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X6Y30          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/CLK
                         clock pessimism             -0.225     1.414    
    SLICE_X6Y30          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.619    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[3].ADC_B_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.842%)  route 0.103ns (49.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.402    adcs/adc_interface4/clk_div_out2
    SLICE_X2Y31          FDRE                                         r  adcs/adc_interface4/ADDESR[3].ADC_B_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.107     1.509 r  adcs/adc_interface4/ADDESR[3].ADC_B_1_reg[3]/Q
                         net (fo=1, routed)           0.103     1.613    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA0
    SLICE_X4Y32          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.641    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y32          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.202     1.439    
    SLICE_X4Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.534    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y38   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.127ns (16.803%)  route 5.580ns (83.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 9.969 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=154, routed)         5.580     8.913    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/s_axi_axil_WDATA[8]
    RAMB36_X3Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.098     9.969    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/ap_clk
    RAMB36_X3Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.151    10.120    
                         clock uncertainty           -0.125     9.994    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.182     9.812    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.127ns (16.825%)  route 5.572ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=154, routed)         5.572     8.905    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/s_axi_axil_WDATA[8]
    RAMB36_X3Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.101     9.972    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/ap_clk
    RAMB36_X3Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.151    10.123    
                         clock uncertainty           -0.125     9.997    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.182     9.815    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 1.127ns (16.545%)  route 5.685ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 9.945 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=154, routed)         5.685     9.018    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_in[8]
    SLICE_X53Y109        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.074     9.945    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X53Y109        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                         clock pessimism              0.151    10.096    
                         clock uncertainty           -0.125     9.971    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)       -0.019     9.952    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.127ns (16.690%)  route 5.626ns (83.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 9.938 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=154, routed)         5.626     8.959    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_in[8]
    SLICE_X56Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.067     9.938    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X56Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                         clock pessimism              0.151    10.089    
                         clock uncertainty           -0.125     9.964    
    SLICE_X56Y112        FDRE (Setup_fdre_C_D)       -0.010     9.954    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.127ns (17.732%)  route 5.229ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 9.964 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=154, routed)         5.229     8.562    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/s_axi_axil_WDATA[8]
    RAMB36_X3Y24         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.093     9.964    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/ap_clk
    RAMB36_X3Y24         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.151    10.115    
                         clock uncertainty           -0.125     9.989    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.182     9.807    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.127ns (17.852%)  route 5.186ns (82.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 9.934 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=145, routed)         5.186     8.519    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_in[23]
    SLICE_X60Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.063     9.934    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X60Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
                         clock pessimism              0.071    10.005    
                         clock uncertainty           -0.125     9.880    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)       -0.019     9.861    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg54_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.127ns (17.587%)  route 5.281ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 10.074 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=145, routed)         5.281     8.614    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X68Y166        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg54_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.203    10.074    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y166        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg54_reg[27]/C
                         clock pessimism              0.071    10.145    
                         clock uncertainty           -0.125    10.020    
    SLICE_X68Y166        FDRE (Setup_fdre_C_D)       -0.022     9.998    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg54_reg[27]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg58_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.127ns (17.642%)  route 5.261ns (82.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 10.070 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=144, routed)         5.261     8.594    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X49Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg58_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.199    10.070    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg58_reg[29]/C
                         clock pessimism              0.071    10.141    
                         clock uncertainty           -0.125    10.016    
    SLICE_X49Y169        FDRE (Setup_fdre_C_D)       -0.031     9.985    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg58_reg[29]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.266ns (4.337%)  route 5.868ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 10.071 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.248     2.177    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X27Y108        FDRE                                         r  zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.223     2.400 f  zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          2.048     4.448    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/s00_axi_aresetn
    SLICE_X26Y151        LUT1 (Prop_lut1_I0_O)        0.043     4.491 r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/slv_reg15[0]_i_1/O
                         net (fo=1598, routed)        3.820     8.311    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X60Y184        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.200    10.071    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y184        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[10]/C
                         clock pessimism              0.071    10.142    
                         clock uncertainty           -0.125    10.017    
    SLICE_X60Y184        FDRE (Setup_fdre_C_R)       -0.304     9.713    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[10]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.266ns (4.337%)  route 5.868ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 10.071 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.248     2.177    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X27Y108        FDRE                                         r  zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.223     2.400 f  zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          2.048     4.448    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/s00_axi_aresetn
    SLICE_X26Y151        LUT1 (Prop_lut1_I0_O)        0.043     4.491 r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/slv_reg15[0]_i_1/O
                         net (fo=1598, routed)        3.820     8.311    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X60Y184        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.200    10.071    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y184        FDRE                                         r  zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[8]/C
                         clock pessimism              0.071    10.142    
                         clock uncertainty           -0.125    10.017    
    SLICE_X60Y184        FDRE (Setup_fdre_C_R)       -0.304     9.713    zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/IICBaseInterconnection_v1_0_S00_AXI_inst/slv_reg35_reg[8]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  1.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.631     0.973    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y150        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_fdre_C_Q)         0.100     1.073 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.108     1.181    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.783     1.163    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.046     1.117    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.117    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.107ns (53.905%)  route 0.091ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y141        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.107     0.980 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.091     1.071    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y140        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y140        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.229     0.887    
    SLICE_X38Y140        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.005    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.171%)  route 0.103ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.530     0.872    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y140        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.100     0.972 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.103     1.075    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X38Y140        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y140        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.211     0.905    
    SLICE_X38Y140        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.007    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.833%)  route 0.196ns (66.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.582     0.924    zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y84          FDRE                                         r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100     1.024 r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.196     1.220    zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X0Y16         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.811     1.191    zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y16         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.965    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.148    zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.304%)  route 0.142ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.532     0.874    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X32Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.118     0.992 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.142     1.134    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][7]
    SLICE_X34Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.738     1.118    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.211     0.907    
    SLICE_X34Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.061    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.530     0.872    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X35Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.100     0.972 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/Q
                         net (fo=1, routed)           0.144     1.116    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][23]
    SLICE_X34Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.737     1.117    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/CLK
                         clock pessimism             -0.230     0.887    
    SLICE_X34Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.041    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.612     0.954    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y155        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y155        FDRE (Prop_fdre_C_Q)         0.100     1.054 r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.096     1.150    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][3]
    SLICE_X36Y155        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.837     1.217    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X36Y155        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.249     0.968    
    SLICE_X36Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.070    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/start_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.275ns (75.624%)  route 0.089ns (24.376%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/ap_clk
    SLICE_X35Y99         FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/start_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.100     0.993 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/start_addr_reg[10]/Q
                         net (fo=3, routed)           0.088     1.081    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/start_addr_reg_n_0_[10]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.028     1.109 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.109    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_carry__1_i_4_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.215 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.216    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_carry__1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.257 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.257    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr[14]
    SLICE_X34Y100        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.739     1.119    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/ap_clk
    SLICE_X34Y100        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_buf_reg[14]/C
                         clock pessimism             -0.038     1.081    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.092     1.173    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/end_addr_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.969%)  route 0.104ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X33Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/Q
                         net (fo=1, routed)           0.104     1.077    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][2]
    SLICE_X34Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.738     1.118    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
                         clock pessimism             -0.211     0.907    
    SLICE_X34Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.993    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_new_reg_780_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.530     0.872    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/ap_clk
    SLICE_X49Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_new_reg_780_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.100     0.972 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_new_reg_780_reg[21]/Q
                         net (fo=1, routed)           0.055     1.027    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_new_reg_780[21]
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.028     1.055 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout[21]_i_1/O
                         net (fo=1, routed)           0.000     1.055    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/ap_phi_mux_buftimeout_new_phi_fu_784_p4[21]
    SLICE_X48Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.735     1.115    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/ap_clk
    SLICE_X48Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_reg[21]/C
                         clock pessimism             -0.232     0.883    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.087     0.970    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y16        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB18_X1Y36        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB18_X1Y36        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y88         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y88         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y88         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y88         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y91        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_gain_WR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/gain_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 0.223ns (3.247%)  route 6.645ns (96.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 10.016 - 8.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.227     2.158    AW_MEMORY_MANAGER/clk
    SLICE_X44Y91         FDCE                                         r  AW_MEMORY_MANAGER/REG_gain_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.223     2.381 r  AW_MEMORY_MANAGER/REG_gain_WR_reg[0]/Q
                         net (fo=23, routed)          6.645     9.026    U33_10/U1/REG_gain_WR_reg[15][0]
    SLICE_X105Y75        FDRE                                         r  U33_10/U1/gain_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.143    10.016    U33_10/U1/clk_out2
    SLICE_X105Y75        FDRE                                         r  U33_10/U1/gain_V_reg[0]/C
                         clock pessimism              0.071    10.087    
                         clock uncertainty           -0.073    10.014    
    SLICE_X105Y75        FDRE (Setup_fdre_C_D)       -0.022     9.992    U33_10/U1/gain_V_reg[0]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.620ns (9.274%)  route 6.065ns (90.726%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 9.941 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.601     8.831    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.068     9.941    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[16]/C
                         clock pessimism              0.151    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X62Y121        FDRE (Setup_fdre_C_CE)      -0.178     9.841    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.620ns (9.274%)  route 6.065ns (90.726%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 9.941 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.601     8.831    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.068     9.941    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[17]/C
                         clock pessimism              0.151    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X62Y121        FDRE (Setup_fdre_C_CE)      -0.178     9.841    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.620ns (9.274%)  route 6.065ns (90.726%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 9.941 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.601     8.831    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.068     9.941    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[18]/C
                         clock pessimism              0.151    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X62Y121        FDRE (Setup_fdre_C_CE)      -0.178     9.841    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[18]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.620ns (9.274%)  route 6.065ns (90.726%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 9.941 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.601     8.831    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.068     9.941    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[19]/C
                         clock pessimism              0.151    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X62Y121        FDRE (Setup_fdre_C_CE)      -0.178     9.841    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[19]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.620ns (9.298%)  route 6.048ns (90.702%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.584     8.814    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.178     9.840    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.620ns (9.298%)  route 6.048ns (90.702%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.584     8.814    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.178     9.840    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.620ns (9.298%)  route 6.048ns (90.702%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.584     8.814    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.178     9.840    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.620ns (9.298%)  route 6.048ns (90.702%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.584     8.814    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.178     9.840    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.620ns (9.310%)  route 6.040ns (90.690%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 9.938 - 8.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.215     2.146    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.259     2.405 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=180, routed)         2.217     4.622    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.043     4.665 r  adcs/adc_interface4/zynq_subsystem_i_156/O
                         net (fo=1, routed)           0.000     4.665    adcs/adc_interface4/zynq_subsystem_i_156_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I1_O)      0.108     4.773 r  adcs/adc_interface4/zynq_subsystem_i_63/O
                         net (fo=1, routed)           1.938     6.712    adcs/adc_interface1/bbstub_dout[33]_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.836 r  adcs/adc_interface1/zynq_subsystem_i_16/O
                         net (fo=3, routed)           0.873     7.709    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[1]
    SLICE_X66Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.752 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     8.187    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.230 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.576     8.806    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y124        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.065     9.938    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X62Y124        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/C
                         clock pessimism              0.151    10.089    
                         clock uncertainty           -0.073    10.016    
    SLICE_X62Y124        FDRE (Setup_fdre_C_CE)      -0.178     9.838    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U30_12/U21/iIN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U21/iIN1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.686%)  route 0.158ns (57.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.530     0.874    U30_12/U21/clk_out2
    SLICE_X62Y100        FDRE                                         r  U30_12/U21/iIN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.118     0.992 r  U30_12/U21/iIN_reg[15]/Q
                         net (fo=3, routed)           0.158     1.150    U30_12/U21/Q[15]
    SLICE_X62Y99         FDRE                                         r  U30_12/U21/iIN1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.745     1.127    U30_12/U21/clk_out2
    SLICE_X62Y99         FDRE                                         r  U30_12/U21/iIN1_reg[15]/C
                         clock pessimism             -0.038     1.089    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.032     1.121    U30_12/U21/iIN1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U30_9/U20/iIN6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_9/U20/iIN7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.868%)  route 0.143ns (57.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.601     0.945    U30_9/U20/clk_out2
    SLICE_X114Y100       FDRE                                         r  U30_9/U20/iIN6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDRE (Prop_fdre_C_Q)         0.107     1.052 r  U30_9/U20/iIN6_reg[3]/Q
                         net (fo=2, routed)           0.143     1.195    U30_9/U20/iIN6[3]
    SLICE_X114Y99        FDRE                                         r  U30_9/U20/iIN7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.817     1.199    U30_9/U20/clk_out2
    SLICE_X114Y99        FDRE                                         r  U30_9/U20/iIN7_reg[3]/C
                         clock pessimism             -0.038     1.161    
    SLICE_X114Y99        FDRE (Hold_fdre_C_D)        -0.004     1.157    U30_9/U20/iIN7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U30_8/U20/iIN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (45.032%)  route 0.111ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.586     0.930    U30_8/U20/clk_out2
    SLICE_X110Y97        FDRE                                         r  U30_8/U20/iIN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.091     1.021 r  U30_8/U20/iIN_reg[4]/Q
                         net (fo=3, routed)           0.111     1.132    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[4]
    RAMB18_X7Y38         RAMB18E1                                     r  U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.818     1.200    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X7Y38         RAMB18E1                                     r  U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.226     0.974    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.119     1.093    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 U30_8/U20/iIN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.347%)  route 0.114ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.586     0.930    U30_8/U20/clk_out2
    SLICE_X110Y97        FDRE                                         r  U30_8/U20/iIN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.091     1.021 r  U30_8/U20/iIN_reg[5]/Q
                         net (fo=3, routed)           0.114     1.135    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[5]
    RAMB18_X7Y38         RAMB18E1                                     r  U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.818     1.200    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X7Y38         RAMB18E1                                     r  U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.226     0.974    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.119     1.093    U30_8/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U30_0/U20/iIN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.635%)  route 0.152ns (60.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.584     0.928    U30_0/U20/clk_out2
    SLICE_X110Y57        FDRE                                         r  U30_0/U20/iIN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.100     1.028 r  U30_0/U20/iIN_reg[7]/Q
                         net (fo=3, routed)           0.152     1.180    U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[7]
    RAMB18_X7Y22         RAMB18E1                                     r  U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.816     1.198    U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X7Y22         RAMB18E1                                     r  U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.226     0.972    
    RAMB18_X7Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.127    U30_0/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U30_2/U21/RP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.367%)  route 0.183ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.580     0.924    U30_2/U21/clk_out2
    SLICE_X92Y53         FDRE                                         r  U30_2/U21/RP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.100     1.024 r  U30_2/U21/RP_reg[5]/Q
                         net (fo=1, routed)           0.183     1.207    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[5]
    RAMB18_X5Y21         RAMB18E1                                     r  U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.812     1.194    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y21         RAMB18E1                                     r  U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.152    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U30_5/U19/RP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.148%)  route 0.185ns (64.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.633     0.977    U30_5/U19/clk_out2
    SLICE_X103Y40        FDRE                                         r  U30_5/U19/RP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDRE (Prop_fdre_C_Q)         0.100     1.077 r  U30_5/U19/RP_reg[6]/Q
                         net (fo=1, routed)           0.185     1.262    U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]
    RAMB18_X6Y16         RAMB18E1                                     r  U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.885     1.267    U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y16         RAMB18E1                                     r  U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.246     1.021    
    RAMB18_X6Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.204    U30_5/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U30_2/U21/RP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.775%)  route 0.188ns (65.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.580     0.924    U30_2/U21/clk_out2
    SLICE_X92Y53         FDRE                                         r  U30_2/U21/RP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.100     1.024 r  U30_2/U21/RP_reg[6]/Q
                         net (fo=1, routed)           0.188     1.212    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]
    RAMB18_X5Y21         RAMB18E1                                     r  U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.812     1.194    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y21         RAMB18E1                                     r  U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.152    U30_2/U21/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U30_22/U19/WP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.377%)  route 0.167ns (58.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.589     0.933    U30_22/U19/clk_out2
    SLICE_X70Y28         FDCE                                         r  U30_22/U19/WP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDCE (Prop_fdce_C_Q)         0.118     1.051 r  U30_22/U19/WP_reg[0]/Q
                         net (fo=10, routed)          0.167     1.218    U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]
    RAMB18_X4Y11         RAMB18E1                                     r  U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.837     1.219    U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y11         RAMB18E1                                     r  U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.244     0.975    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.158    U30_22/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U33_22/U1/offset_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_22/U1/tmp_11_reg_748_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.175ns (41.857%)  route 0.243ns (58.143%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.549     0.893    U33_22/U1/clk_out2
    SLICE_X37Y50         FDRE                                         r  U33_22/U1/offset_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.100     0.993 r  U33_22/U1/offset_V_reg[5]/Q
                         net (fo=3, routed)           0.243     1.236    U33_22/U1/offset_V[5]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.264 r  U33_22/U1/tmp_11_reg_748[7]_i_4__0/O
                         net (fo=1, routed)           0.000     1.264    U33_22/U1/tmp_11_reg_748[7]_i_4__0_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.311 r  U33_22/U1/tmp_11_reg_748_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.311    U33_22/U1/tmp_11_fu_553_p2[5]
    SLICE_X36Y49         FDRE                                         r  U33_22/U1/tmp_11_reg_748_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.821     1.203    U33_22/U1/clk_out2
    SLICE_X36Y49         FDRE                                         r  U33_22/U1/tmp_11_reg_748_reg[5]/C
                         clock pessimism             -0.046     1.157    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     1.249    U33_22/U1/tmp_11_reg_748_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y19      U33_0/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X5Y31      U33_10/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X3Y35      U33_12/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y35      U33_14/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X2Y25      U33_16/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X2Y23      U33_18/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y22      U33_2/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X3Y19      U33_21/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y29      U33_3/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y27      U33_5/U1/r_V_fu_571_p2__0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y57    U30_0/U16/MemOutput_reg[0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y58    U30_0/U16/MemOutput_reg[0][15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y57    U30_0/U16/MemOutput_reg[0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y57    U30_0/U16/MemOutput_reg[0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y57    U30_0/U16/MemOutput_reg[0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y61    U30_1/U16/MemOutput_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y63    U30_1/U16/MemOutput_reg[0][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y61    U30_1/U16/MemOutput_reg[0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y61    U30_1/U16/MemOutput_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y61    U30_1/U16/MemOutput_reg[0][3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clock
  To Clock:  clkfbout_main_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    main_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sCLK_125
  To Clock:  sCLK_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sCLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sCLK_125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   adcs/dcm_ref/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   adcs/dcm_ref/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   adcs/dcm_ref/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.832ns (27.170%)  route 2.230ns (72.830%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I2_O)        0.051     4.840 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.449     5.288    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X76Y7          LUT2 (Prop_lut2_I1_O)        0.147     5.435 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.207     5.642    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X75Y7          LUT6 (Prop_lut6_I0_O)        0.137     5.779 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.779    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X75Y7          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y7          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X75Y7          FDSE (Setup_fdse_C_D)        0.033     7.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.832ns (27.440%)  route 2.200ns (72.560%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I2_O)        0.051     4.840 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.449     5.288    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X76Y7          LUT2 (Prop_lut2_I1_O)        0.147     5.435 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.177     5.612    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I3_O)        0.137     5.749 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.832ns (27.480%)  route 2.196ns (72.520%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I2_O)        0.051     4.840 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.449     5.288    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X76Y7          LUT2 (Prop_lut2_I1_O)        0.147     5.435 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.172     5.608    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I2_O)        0.137     5.745 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.745    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.727ns (24.274%)  route 2.268ns (75.726%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I2_O)        0.051     4.840 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.255     5.094    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.136     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_3/O
                         net (fo=1, routed)           0.439     5.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_3_n_0
    SLICE_X77Y7          LUT6 (Prop_lut6_I2_O)        0.043     5.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.712    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X77Y7          FDRE (Setup_fdre_C_D)        0.033     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.583ns (21.975%)  route 2.070ns (78.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT3 (Prop_lut3_I0_O)        0.043     4.832 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.299     5.131    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y8          LUT6 (Prop_lut6_I5_O)        0.043     5.174 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.196     5.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y9          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.583ns (21.975%)  route 2.070ns (78.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT3 (Prop_lut3_I0_O)        0.043     4.832 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.299     5.131    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y8          LUT6 (Prop_lut6_I5_O)        0.043     5.174 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.196     5.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y9          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.583ns (21.975%)  route 2.070ns (78.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT3 (Prop_lut3_I0_O)        0.043     4.832 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.299     5.131    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y8          LUT6 (Prop_lut6_I5_O)        0.043     5.174 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.196     5.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y9          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.583ns (21.975%)  route 2.070ns (78.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT3 (Prop_lut3_I0_O)        0.043     4.832 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.299     5.131    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y8          LUT6 (Prop_lut6_I5_O)        0.043     5.174 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.196     5.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X77Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X77Y9          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.583ns (21.975%)  route 2.070ns (78.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.236     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=4, routed)           0.563     3.516    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][3]
    SLICE_X84Y7          LUT4 (Prop_lut4_I2_O)        0.127     3.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.447     4.090    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X87Y7          LUT4 (Prop_lut4_I3_O)        0.134     4.224 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.564     4.789    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X79Y7          LUT3 (Prop_lut3_I0_O)        0.043     4.832 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.299     5.131    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y8          LUT6 (Prop_lut6_I5_O)        0.043     5.174 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.196     5.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y9          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.633ns (21.948%)  route 2.251ns (78.052%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.236     2.952 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/Q
                         net (fo=8, routed)           0.688     3.640    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][30]
    SLICE_X81Y6          LUT4 (Prop_lut4_I0_O)        0.123     3.763 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_4/O
                         net (fo=1, routed)           0.355     4.118    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_4_n_0
    SLICE_X81Y6          LUT6 (Prop_lut6_I3_O)        0.043     4.161 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2/O
                         net (fo=3, routed)           0.528     4.689    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I1_O)        0.043     4.732 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.327     5.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X76Y7          LUT3 (Prop_lut3_I2_O)        0.052     5.110 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.354     5.464    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X77Y7          LUT6 (Prop_lut6_I4_O)        0.136     5.600 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.600    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X77Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.003%)  route 0.150ns (55.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.606     1.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y6          FDRE (Prop_fdre_C_Q)         0.118     1.276 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/Q
                         net (fo=8, routed)           0.150     1.426    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[23]
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X86Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.123%)  route 0.117ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X85Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y6          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/Q
                         net (fo=6, routed)           0.117     1.374    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[18]
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X86Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.288    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.067%)  route 0.117ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.606     1.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X89Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y6          FDRE (Prop_fdre_C_Q)         0.100     1.258 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/Q
                         net (fo=4, routed)           0.117     1.375    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[10]
    SLICE_X86Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X86Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.288    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X71Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/Q
                         net (fo=3, routed)           0.104     1.355    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en[0]
    SLICE_X70Y2          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.820     1.413    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X70Y2          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
                         clock pessimism             -0.247     1.166    
    SLICE_X70Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.258    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.695%)  route 0.100ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X69Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.091     1.241 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/Q
                         net (fo=1, routed)           0.100     1.341    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3
    SLICE_X70Y2          SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.820     1.413    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X70Y2          SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/CLK
                         clock pessimism             -0.229     1.184    
    SLICE_X70Y2          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.058     1.242    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.672%)  route 0.110ns (52.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X87Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y7          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/Q
                         net (fo=4, routed)           0.110     1.367    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[0]
    SLICE_X86Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
                         clock pessimism             -0.247     1.172    
    SLICE_X86Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.264    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.597     1.149    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X67Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDRE (Prop_fdre_C_Q)         0.100     1.249 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/Q
                         net (fo=5, routed)           0.074     1.323    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/Q[2]
    SLICE_X66Y4          LUT6 (Prop_lut6_I1_O)        0.028     1.351 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.000     1.351    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X66Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X66Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism             -0.251     1.160    
    SLICE_X66Y4          FDRE (Hold_fdre_C_D)         0.087     1.247    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X87Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=7, routed)           0.110     1.367    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X86Y7          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.825     1.418    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y7          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
                         clock pessimism             -0.247     1.171    
    SLICE_X86Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.263    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.176%)  route 0.117ns (49.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.118     1.275 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/Q
                         net (fo=7, routed)           0.117     1.392    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[25]
    SLICE_X86Y7          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.825     1.418    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y7          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.189    
    SLICE_X86Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.287    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.596     1.148    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y9          FDRE (Prop_fdre_C_Q)         0.100     1.248 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.148    
    SLICE_X69Y9          FDRE (Hold_fdre_C_D)         0.047     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDSE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X83Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X83Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y12        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X70Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X106Y5        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X106Y4        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y6       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.440ns (20.565%)  route 1.700ns (79.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.299     8.445    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.470    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X106Y31        FDRE (Setup_fdre_C_CE)      -0.271    11.073    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.440ns (20.565%)  route 1.700ns (79.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.299     8.445    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.470    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X106Y31        FDRE (Setup_fdre_C_CE)      -0.271    11.073    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.440ns (20.565%)  route 1.700ns (79.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.299     8.445    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.470    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X106Y31        FDRE (Setup_fdre_C_CE)      -0.271    11.073    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.440ns (20.565%)  route 1.700ns (79.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.299     8.445    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.470    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X106Y31        FDRE (Setup_fdre_C_CE)      -0.271    11.073    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.440ns (21.296%)  route 1.626ns (78.704%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.226     8.371    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.470    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X106Y35        FDRE (Setup_fdre_C_CE)      -0.271    11.077    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.077    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.440ns (21.141%)  route 1.641ns (78.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.386    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.493    11.425    
                         clock uncertainty           -0.056    11.369    
    SLICE_X106Y33        FDRE (Setup_fdre_C_CE)      -0.271    11.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.440ns (21.141%)  route 1.641ns (78.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.386    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.493    11.425    
                         clock uncertainty           -0.056    11.369    
    SLICE_X106Y33        FDRE (Setup_fdre_C_CE)      -0.271    11.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.440ns (21.141%)  route 1.641ns (78.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.386    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.493    11.425    
                         clock uncertainty           -0.056    11.369    
    SLICE_X106Y33        FDRE (Setup_fdre_C_CE)      -0.271    11.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.440ns (21.141%)  route 1.641ns (78.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.386    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.493    11.425    
                         clock uncertainty           -0.056    11.369    
    SLICE_X106Y33        FDRE (Setup_fdre_C_CE)      -0.271    11.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.440ns (21.388%)  route 1.617ns (78.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 10.931 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.259     6.564 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.438     7.002    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X107Y34        LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.375     7.421    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I4_O)        0.043     7.464 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.355     7.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X107Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     8.093    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X107Y33        LUT2 (Prop_lut2_I0_O)        0.052     8.145 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.217     8.362    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X106Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.318    10.931    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X106Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.470    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X106Y32        FDRE (Setup_fdre_C_CE)      -0.271    11.074    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y10        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y10        FDRE (Prop_fdre_C_Q)         0.100     2.763 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.818    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X111Y10        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y10        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X111Y10        FDRE (Hold_fdre_C_D)         0.047     2.710    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.623     2.653    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDRE (Prop_fdre_C_Q)         0.100     2.753 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.813    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.842     3.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.565     2.653    
    SLICE_X110Y26        FDRE (Hold_fdre_C_D)         0.047     2.700    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y11        FDRE (Prop_fdre_C_Q)         0.118     2.781 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.836    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.042     2.705    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y12        FDRE (Prop_fdre_C_Q)         0.118     2.780 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.835    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X104Y12        FDRE (Hold_fdre_C_D)         0.042     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X106Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y30        FDRE (Prop_fdre_C_Q)         0.118     2.775 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.830    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X106Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X106Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X106Y30        FDRE (Hold_fdre_C_D)         0.042     2.699    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE (Prop_fdre_C_Q)         0.100     2.763 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/Q
                         net (fo=1, routed)           0.148     2.911    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_n_0
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                         clock pessimism             -0.557     2.674    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.059     2.733    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.623     2.653    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDRE (Prop_fdre_C_Q)         0.091     2.744 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.850    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.842     3.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.565     2.653    
    SLICE_X110Y26        FDRE (Hold_fdre_C_D)         0.006     2.659    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.629%)  route 0.174ns (54.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y11        FDRE (Prop_fdre_C_Q)         0.118     2.781 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/Q
                         net (fo=2, routed)           0.174     2.955    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_0
    SLICE_X102Y12        LUT4 (Prop_lut4_I3_O)        0.028     2.983 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.983    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X102Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.852     3.228    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X102Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.534     2.694    
    SLICE_X102Y12        FDRE (Hold_fdre_C_D)         0.087     2.781    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.642%)  route 0.146ns (59.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.623     2.653    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X111Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y26        FDRE (Prop_fdre_C_Q)         0.100     2.753 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.146     2.899    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.842     3.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X110Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.554     2.664    
    SLICE_X110Y26        FDRE (Hold_fdre_C_D)         0.032     2.696    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.943%)  route 0.145ns (55.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X106Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y30        FDRE (Prop_fdre_C_Q)         0.118     2.775 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/Q
                         net (fo=1, routed)           0.145     2.920    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_n_0
    SLICE_X107Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.850     3.226    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X107Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                         clock pessimism             -0.554     2.672    
    SLICE_X107Y33        FDRE (Hold_fdre_C_D)         0.043     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y10       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[0]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X109Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[12]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X109Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X109Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X109Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[19]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X108Y22        FDRE (Setup_fdre_C_R)       -0.375    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X108Y22        FDRE (Setup_fdre_C_R)       -0.375    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X108Y22        FDRE (Setup_fdre_C_R)       -0.375    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.462ns (10.180%)  route 4.077ns (89.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.946    10.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X108Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[58]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X108Y22        FDRE (Setup_fdre_C_R)       -0.375    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[58]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.462ns (10.268%)  route 4.038ns (89.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.907    10.757    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.462ns (10.268%)  route 4.038ns (89.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.907    10.757    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.462ns (10.268%)  route 4.038ns (89.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 16.046 - 10.240 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.404     6.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X81Y13         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDSE (Prop_fdse_C_Q)         0.223     6.480 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.466     6.946    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X79Y13         LUT4 (Prop_lut4_I2_O)        0.049     6.995 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.357     7.352    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I5_O)        0.136     7.488 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.307     9.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X109Y15        LUT5 (Prop_lut5_I1_O)        0.054     9.850 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.907    10.757    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.313    16.046    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X107Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/C
                         clock pessimism              0.448    16.494    
                         clock uncertainty           -0.061    16.433    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.398    16.035    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         16.035    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.107ns (33.372%)  route 0.214ns (66.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.606     2.636    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X90Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y4          FDRE (Prop_fdre_C_Q)         0.107     2.743 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.214     2.957    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.534     2.725    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147     2.872    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/user_clk
    SLICE_X105Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y13        FDRE (Prop_fdre_C_Q)         0.100     2.761 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[4]/Q
                         net (fo=3, routed)           0.074     2.835    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg_n_0_[4]
    SLICE_X104Y13        LUT6 (Prop_lut6_I0_O)        0.028     2.863 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.863    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR[5]_i_1__0_n_0
    SLICE_X104Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.852     3.228    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/user_clk
    SLICE_X104Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[5]/C
                         clock pessimism             -0.556     2.672    
    SLICE_X104Y13        FDRE (Hold_fdre_C_D)         0.087     2.759    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_stream_i/simplex_tx_stream_control_sm_i/idle4cbCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.606     2.636    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X85Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y1          FDRE (Prop_fdre_C_Q)         0.100     2.736 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     2.791    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X85Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.827     3.203    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X85Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.567     2.636    
    SLICE_X85Y1          FDRE (Hold_fdre_C_D)         0.049     2.685    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.599     2.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/user_clk
    SLICE_X85Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y17         FDRE (Prop_fdre_C_Q)         0.100     2.729 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X85Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.818     3.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/user_clk
    SLICE_X85Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/C
                         clock pessimism             -0.565     2.629    
    SLICE_X85Y17         FDRE (Hold_fdre_C_D)         0.047     2.676    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.594     2.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/user_clk
    SLICE_X79Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDRE (Prop_fdre_C_Q)         0.100     2.724 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.779    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X79Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.813     3.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/user_clk
    SLICE_X79Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg2_reg/C
                         clock pessimism             -0.565     2.624    
    SLICE_X79Y20         FDRE (Hold_fdre_C_D)         0.047     2.671    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/rx_reset_pb_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.591     2.621    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.100     2.721 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.776    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.810     3.186    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.565     2.621    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.047     2.668    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.598     2.628    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/MMCM_RESET_reg
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.100     2.728 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.783    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.819     3.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/MMCM_RESET_reg
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg2_reg/C
                         clock pessimism             -0.567     2.628    
    SLICE_X67Y2          FDRE (Hold_fdre_C_D)         0.047     2.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_fifo_reset_rd_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.601     2.631    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/out
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y11         FDRE (Prop_fdre_C_Q)         0.100     2.731 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.822     3.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/out
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg2_reg/C
                         clock pessimism             -0.567     2.631    
    SLICE_X79Y11         FDRE (Hold_fdre_C_D)         0.047     2.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_tx_rst_done_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.622     2.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/user_clk
    SLICE_X109Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDRE (Prop_fdre_C_Q)         0.100     2.752 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.807    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X109Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.841     3.217    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/user_clk
    SLICE_X109Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/C
                         clock pessimism             -0.565     2.652    
    SLICE_X109Y24        FDRE (Hold_fdre_C_D)         0.047     2.699    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/user_clk
    SLICE_X93Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.100     2.757 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.812    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X93Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/user_clk
    SLICE_X93Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg2_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X93Y13         FDRE (Hold_fdre_C_D)         0.047     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/simplex_tx_lane_init_sm_i/u_rst_sync_tx_resetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y1         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X6Y6         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X6Y5         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.240      8.831      BUFGCTRL_X0Y0       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y1         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y8         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y25       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y1         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y8         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y1         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y1         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y8         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y8         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y16        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.630ns (19.687%)  route 2.570ns (80.313%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.451     2.757    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y17        FDRE (Prop_fdre_C_Q)         0.236     2.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/Q
                         net (fo=10, routed)          0.866     3.859    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[20]
    SLICE_X90Y20         LUT4 (Prop_lut4_I2_O)        0.131     3.990 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_18/O
                         net (fo=1, routed)           0.560     4.549    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[25]
    SLICE_X90Y21         LUT6 (Prop_lut6_I0_O)        0.134     4.683 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_7/O
                         net (fo=2, routed)           0.438     5.121    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]_0
    SLICE_X89Y21         LUT6 (Prop_lut6_I2_O)        0.043     5.164 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3/O
                         net (fo=2, routed)           0.543     5.707    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3_n_0
    SLICE_X86Y21         LUT6 (Prop_lut6_I2_O)        0.043     5.750 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.164     5.914    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X86Y21         LUT6 (Prop_lut6_I1_O)        0.043     5.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.957    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X86Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X86Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X86Y21         FDRE (Setup_fdre_C_D)        0.066     7.809    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.792ns (25.205%)  route 2.350ns (74.795%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT4 (Prop_lut4_I2_O)        0.051     4.837 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.453     5.290    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X86Y21         LUT2 (Prop_lut2_I1_O)        0.142     5.432 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.329     5.761    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X85Y21         LUT6 (Prop_lut6_I3_O)        0.134     5.895 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.895    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X85Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X85Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X85Y21         FDRE (Setup_fdre_C_D)        0.033     7.776    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.792ns (26.328%)  route 2.216ns (73.672%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT4 (Prop_lut4_I2_O)        0.051     4.837 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.453     5.290    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X86Y21         LUT2 (Prop_lut2_I1_O)        0.142     5.432 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.195     5.627    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X85Y21         LUT6 (Prop_lut6_I2_O)        0.134     5.761 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.761    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X85Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X85Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X85Y21         FDRE (Setup_fdre_C_D)        0.034     7.777    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.792ns (26.267%)  route 2.223ns (73.733%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT4 (Prop_lut4_I2_O)        0.051     4.837 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.453     5.290    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X86Y21         LUT2 (Prop_lut2_I1_O)        0.142     5.432 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.202     5.634    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I0_O)        0.134     5.768 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.768    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X84Y21         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X84Y21         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X84Y21         FDSE (Setup_fdse_C_D)        0.065     7.808    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.551ns (20.387%)  route 2.152ns (79.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 7.619 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.829 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.297     5.126    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X84Y21         LUT6 (Prop_lut6_I5_O)        0.043     5.169 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.287     5.456    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.262     7.619    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.776    
                         clock uncertainty           -0.035     7.741    
    SLICE_X82Y22         FDRE (Setup_fdre_C_CE)      -0.201     7.540    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.551ns (20.387%)  route 2.152ns (79.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 7.619 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.829 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.297     5.126    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X84Y21         LUT6 (Prop_lut6_I5_O)        0.043     5.169 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.287     5.456    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.262     7.619    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.776    
                         clock uncertainty           -0.035     7.741    
    SLICE_X82Y22         FDRE (Setup_fdre_C_CE)      -0.201     7.540    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.551ns (20.387%)  route 2.152ns (79.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 7.619 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.829 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.297     5.126    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X84Y21         LUT6 (Prop_lut6_I5_O)        0.043     5.169 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.287     5.456    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.262     7.619    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.776    
                         clock uncertainty           -0.035     7.741    
    SLICE_X82Y22         FDRE (Setup_fdre_C_CE)      -0.201     7.540    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.551ns (20.387%)  route 2.152ns (79.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 7.619 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.829 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.297     5.126    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X84Y21         LUT6 (Prop_lut6_I5_O)        0.043     5.169 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.287     5.456    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.262     7.619    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.776    
                         clock uncertainty           -0.035     7.741    
    SLICE_X82Y22         FDRE (Setup_fdre_C_CE)      -0.201     7.540    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.551ns (20.387%)  route 2.152ns (79.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 7.619 - 5.120 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.447     2.753    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.204     2.957 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.778     3.735    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.127     3.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.438     4.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I3_O)        0.134     4.434 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.352     4.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X88Y21         LUT3 (Prop_lut3_I0_O)        0.043     4.829 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.297     5.126    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X84Y21         LUT6 (Prop_lut6_I5_O)        0.043     5.169 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.287     5.456    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.262     7.619    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X82Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.776    
                         clock uncertainty           -0.035     7.741    
    SLICE_X82Y22         FDRE (Setup_fdre_C_CE)      -0.201     7.540    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.633ns (21.420%)  route 2.322ns (78.580%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y18        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y18        FDRE (Prop_fdre_C_Q)         0.236     2.992 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/Q
                         net (fo=4, routed)           0.798     3.790    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[8]
    SLICE_X86Y20         LUT4 (Prop_lut4_I2_O)        0.126     3.916 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_17/O
                         net (fo=1, routed)           0.432     4.348    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_17_n_0
    SLICE_X90Y19         LUT4 (Prop_lut4_I3_O)        0.043     4.391 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.456     4.847    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X88Y21         LUT6 (Prop_lut6_I0_O)        0.043     4.890 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.343     5.233    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X85Y21         LUT3 (Prop_lut3_I2_O)        0.049     5.282 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.293     5.575    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X86Y21         LUT6 (Prop_lut6_I4_O)        0.136     5.711 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.711    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X86Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X86Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X86Y21         FDRE (Setup_fdre_C_D)        0.065     7.808    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X79Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X79Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.812     1.405    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X79Y21         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.260     1.145    
    SLICE_X79Y21         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.591     1.143    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X77Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.100     1.243 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.298    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X77Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.809     1.402    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X77Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.259     1.143    
    SLICE_X77Y23         FDRE (Hold_fdre_C_D)         0.047     1.190    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.592     1.144    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X79Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y22         FDRE (Prop_fdre_C_Q)         0.100     1.244 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.299    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X79Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.811     1.404    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X79Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/C
                         clock pessimism             -0.260     1.144    
    SLICE_X79Y22         FDRE (Hold_fdre_C_D)         0.047     1.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X91Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X91Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X91Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.260     1.150    
    SLICE_X91Y30         FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.592     1.144    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X81Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDRE (Prop_fdre_C_Q)         0.100     1.244 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.299    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X81Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.810     1.403    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X81Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/C
                         clock pessimism             -0.259     1.144    
    SLICE_X81Y23         FDRE (Hold_fdre_C_D)         0.047     1.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.597     1.149    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X82Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18         FDRE (Prop_fdre_C_Q)         0.100     1.249 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.057     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X82Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X82Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.260     1.149    
    SLICE_X82Y18         FDRE (Hold_fdre_C_D)         0.047     1.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.078%)  route 0.148ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.600     1.152    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X91Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.091     1.243 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/Q
                         net (fo=8, routed)           0.148     1.391    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X88Y18         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X88Y18         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
                         clock pessimism             -0.248     1.163    
    SLICE_X88Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.279    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.591     1.143    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X82Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.100     1.243 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X82Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.809     1.402    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X82Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/C
                         clock pessimism             -0.259     1.143    
    SLICE_X82Y24         FDRE (Hold_fdre_C_D)         0.047     1.190    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.597     1.149    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/CLK
    SLICE_X80Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y18         FDRE (Prop_fdre_C_Q)         0.100     1.249 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X80Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/CLK
    SLICE_X80Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/C
                         clock pessimism             -0.260     1.149    
    SLICE_X80Y18         FDRE (Hold_fdre_C_D)         0.047     1.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X82Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y17         FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X82Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X82Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.260     1.150    
    SLICE_X82Y17         FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X100Y26       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X101Y28       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X101Y28       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X100Y28       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[7]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X100Y28       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y20        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y20        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X88Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X88Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.223ns (3.568%)  route 6.028ns (96.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.028     8.399    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.223ns (3.668%)  route 5.857ns (96.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.857     8.228    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y194        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.223ns (3.846%)  route 5.575ns (96.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.575     7.946    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.223ns (3.922%)  route 5.463ns (96.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.463     7.834    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.850    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.850    
                         clock uncertainty           -0.170    10.680    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.237    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.223ns (4.261%)  route 5.010ns (95.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.010     7.381    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.846    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y182        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.223ns (4.267%)  route 5.004ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.004     7.375    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.223ns (4.803%)  route 4.420ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.420     6.791    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y168        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.223ns (5.579%)  route 3.774ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.774     6.145    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y158        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.887%)  route 0.382ns (63.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382     0.605    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X112Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y154       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.954%)  route 0.380ns (63.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y153                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y153       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.603    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X112Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y153       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.100ns (4.382%)  route 2.182ns (95.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.182     3.155    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y158        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.100ns (3.814%)  route 2.522ns (96.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.522     3.495    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.590    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y168        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             2.152ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.100ns (3.403%)  route 2.839ns (96.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.839     3.812    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.589    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.100ns (3.390%)  route 2.850ns (96.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.850     3.823    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.591    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y182        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.394ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.100ns (3.136%)  route 3.089ns (96.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.089     4.062    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.597    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.170     1.767    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.668    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.100ns (3.072%)  route 3.155ns (96.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.155     4.128    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.100ns (2.935%)  route 3.307ns (97.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.307     4.280    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y194        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.697ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.100ns (2.862%)  route 3.394ns (97.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.394     4.367    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  2.697    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        4.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.223ns (6.402%)  route 3.260ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.260     5.631    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.848    
                         clock uncertainty           -0.170    10.678    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.235    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.223ns (7.591%)  route 2.715ns (92.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.715     5.086    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.223ns (7.845%)  route 2.620ns (92.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.620     4.991    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.223ns (8.382%)  route 2.438ns (91.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.438     4.809    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.223ns (8.719%)  route 2.335ns (91.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.335     4.706    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.843    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.223ns (9.085%)  route 2.232ns (90.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.232     4.603    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.841    
                         clock uncertainty           -0.170    10.671    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.228    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.223ns (9.327%)  route 2.168ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.168     4.539    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.223ns (9.483%)  route 2.129ns (90.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.129     4.500    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.523%)  route 0.276ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.480    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X114Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X114Y121       FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.259ns (49.452%)  route 0.265ns (50.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     0.524    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y121       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.100ns (7.140%)  route 1.301ns (92.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.301     2.274    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.754    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.655    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.100ns (6.959%)  route 1.337ns (93.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.337     2.310    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.100ns (6.856%)  route 1.359ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.359     2.332    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.170     1.756    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.657    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.100ns (6.594%)  route 1.417ns (93.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.417     2.390    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.100ns (6.351%)  route 1.475ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.475     2.448    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.100ns (5.971%)  route 1.575ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.575     2.548    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.100ns (5.801%)  route 1.624ns (94.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.624     2.597    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.100ns (4.977%)  route 1.909ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.909     2.882    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.593    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.170     1.763    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.664    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  1.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.223ns (6.232%)  route 3.355ns (93.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.355     5.726    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.869    
                         clock uncertainty           -0.170    10.699    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.256    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.223ns (6.945%)  route 2.988ns (93.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.988     5.359    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.868    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.170    10.698    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.255    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.223ns (7.157%)  route 2.893ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.893     5.264    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.223ns (7.779%)  route 2.644ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.644     5.015    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y108        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.223ns (8.069%)  route 2.541ns (91.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.541     4.912    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.170    10.696    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.253    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.223ns (8.370%)  route 2.441ns (91.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.441     4.812    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.863    
                         clock uncertainty           -0.170    10.693    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.250    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.223ns (8.693%)  route 2.342ns (91.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.342     4.713    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.861    
                         clock uncertainty           -0.170    10.691    
    ILOGIC_X1Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.248    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.223ns (9.917%)  route 2.026ns (90.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.026     4.397    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.859    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.859    
                         clock uncertainty           -0.170    10.689    
    ILOGIC_X1Y120        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.246    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.057%)  route 0.362ns (63.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y130       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.999%)  route 0.364ns (62.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.587    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y130       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  7.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.100ns (7.448%)  route 1.243ns (92.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.243     2.216    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.603    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.603    
                         clock uncertainty            0.170     1.773    
    ILOGIC_X1Y120        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.674    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.100ns (6.547%)  route 1.427ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.427     2.400    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.170     1.776    
    ILOGIC_X1Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.677    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.100ns (6.328%)  route 1.480ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.480     2.453    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.608    
                         clock uncertainty            0.170     1.778    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.679    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.100ns (6.125%)  route 1.533ns (93.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.533     2.506    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.612    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.170     1.782    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.683    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.100ns (5.915%)  route 1.591ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.591     2.564    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y108        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.100ns (5.501%)  route 1.718ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.718     2.691    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.100ns (5.356%)  route 1.767ns (94.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.767     2.740    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.100ns (4.858%)  route 1.958ns (95.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.958     2.931    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.223ns (4.535%)  route 4.694ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.694     7.065    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.829    
                         clock uncertainty           -0.170    10.660    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.217    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.223ns (4.630%)  route 4.593ns (95.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.593     6.964    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.170    10.658    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.215    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.223ns (5.687%)  route 3.698ns (94.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.698     6.069    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.828    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.170    10.659    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.216    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.223ns (5.840%)  route 3.595ns (94.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.595     5.966    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.223ns (6.002%)  route 3.492ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.492     5.863    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.223ns (6.173%)  route 3.389ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.389     5.760    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.832    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.832    
                         clock uncertainty           -0.170    10.663    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.220    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.223ns (6.751%)  route 3.080ns (93.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.080     5.451    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.223ns (6.968%)  route 2.977ns (93.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.977     5.348    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.145%)  route 0.280ns (57.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.280     0.484    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X116Y75        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y75        FDRE (Setup_fdre_C_D)       -0.091     7.909    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.832%)  route 0.272ns (57.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.272     0.476    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X116Y75        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y75        FDRE (Setup_fdre_C_D)       -0.091     7.909    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.100ns (5.347%)  route 1.770ns (94.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.770     2.743    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.170     1.750    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.651    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.100ns (5.186%)  route 1.828ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.828     2.801    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.579    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.170     1.749    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.650    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.100ns (4.757%)  route 2.002ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.002     2.975    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.170     1.748    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.649    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.100ns (4.629%)  route 2.060ns (95.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.060     3.033    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.170     1.747    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.648    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.100ns (4.508%)  route 2.118ns (95.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.118     3.091    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.100ns (4.393%)  route 2.176ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.176     3.149    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.573    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.573    
                         clock uncertainty            0.170     1.743    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.644    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.100ns (3.602%)  route 2.676ns (96.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.676     3.649    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.572    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.170     1.742    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.643    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.060ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.100ns (3.531%)  route 2.732ns (96.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.732     3.705    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  2.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.223ns (4.279%)  route 4.989ns (95.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.989     7.360    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.223ns (4.357%)  route 4.896ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.896     7.267    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.223ns (4.444%)  route 4.795ns (95.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.795     7.166    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.223ns (4.729%)  route 4.492ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.492     6.863    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.223ns (5.397%)  route 3.909ns (94.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.909     6.280    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.223ns (5.541%)  route 3.801ns (94.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.801     6.172    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.223ns (6.355%)  route 3.286ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.286     5.657    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.223ns (6.547%)  route 3.183ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.183     5.554    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.847    
                         clock uncertainty           -0.170    10.677    
    ILOGIC_X1Y94         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.234    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.269%)  route 0.274ns (53.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y67                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X114Y67        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.274     0.510    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y67        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y67        FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.259ns (49.201%)  route 0.267ns (50.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y67                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X114Y67        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.267     0.526    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X113Y67        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y67        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.100ns (5.035%)  route 1.886ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.886     2.859    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.592    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y94         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.100ns (4.892%)  route 1.944ns (95.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.944     2.917    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.553ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.100ns (4.284%)  route 2.234ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.234     3.207    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y82         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.100ns (4.172%)  route 2.297ns (95.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.297     3.270    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.582    
                         clock uncertainty            0.170     1.751    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.652    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.940ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.100ns (3.676%)  route 2.620ns (96.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.620     3.593    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.752    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.653    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.100ns (3.463%)  route 2.788ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.788     3.761    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.757    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.658    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.100ns (3.397%)  route 2.844ns (96.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.844     3.817    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.203ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.100ns (3.343%)  route 2.892ns (96.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.892     3.865    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  2.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        2.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.223ns (4.143%)  route 5.160ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.160     7.531    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.223ns (4.278%)  route 4.990ns (95.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.990     7.361    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.223ns (4.430%)  route 4.811ns (95.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.811     7.182    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.223ns (4.434%)  route 4.806ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.806     7.177    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.761    
                         clock uncertainty           -0.170    10.591    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.148    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.223ns (4.706%)  route 4.516ns (95.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.516     6.887    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.170    10.588    
    ILOGIC_X0Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.145    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.223ns (4.871%)  route 4.355ns (95.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.355     6.726    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.223ns (5.064%)  route 4.181ns (94.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.181     6.552    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.223ns (5.185%)  route 4.078ns (94.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.078     6.449    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.757    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.170    10.587    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.144    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.259ns (41.864%)  route 0.360ns (58.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     0.619    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.612ns  (logic 0.223ns (36.455%)  route 0.389ns (63.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     0.612    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  7.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.100ns (4.150%)  route 2.310ns (95.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.310     3.283    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.610    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.170     1.780    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.681    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.100ns (4.054%)  route 2.367ns (95.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.367     3.340    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.100ns (3.910%)  route 2.457ns (96.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.457     3.430    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.170     1.784    
    ILOGIC_X0Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.685    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.100ns (3.774%)  route 2.550ns (96.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.550     3.523    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y14         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.985ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.100ns (3.573%)  route 2.699ns (96.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.699     3.672    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.993ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.100ns (3.565%)  route 2.705ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.705     3.678    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.100ns (3.456%)  route 2.793ns (96.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.793     3.766    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.165ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.100ns (3.356%)  route 2.880ns (96.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.880     3.853    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.617    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.170     1.787    
    ILOGIC_X0Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.688    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  2.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.223ns (4.518%)  route 4.713ns (95.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.713     7.084    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.789    
                         clock uncertainty           -0.170    10.619    
    ILOGIC_X0Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.176    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.223ns (4.593%)  route 4.633ns (95.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.633     7.004    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.791    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.170    10.621    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.178    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.223ns (4.768%)  route 4.454ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.454     6.825    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.790    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.790    
                         clock uncertainty           -0.170    10.620    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.177    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.223ns (4.804%)  route 4.419ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.419     6.790    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.170    10.615    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.172    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.223ns (4.911%)  route 4.318ns (95.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.318     6.689    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.223ns (5.022%)  route 4.217ns (94.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.217     6.588    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.507    10.782    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.782    
                         clock uncertainty           -0.170    10.612    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.169    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.223ns (5.404%)  route 3.904ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.784 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.904     6.275    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.784    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.784    
                         clock uncertainty           -0.170    10.614    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.171    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.223ns (5.416%)  route 3.895ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.217     2.148    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.223     2.371 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.895     6.266    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.368%)  route 0.284ns (54.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.284     0.520    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y39          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)       -0.058     7.942    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.259ns (49.452%)  route 0.265ns (50.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     0.524    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y30          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.100ns (4.328%)  route 2.211ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.211     3.184    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.635    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.170     1.805    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.706    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.100ns (4.311%)  route 2.220ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.220     3.193    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.170     1.807    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.708    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.100ns (4.022%)  route 2.386ns (95.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.386     3.359    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.634    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.170     1.804    
    ILOGIC_X0Y20         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.705    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.100ns (3.934%)  route 2.442ns (96.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.442     3.415    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.636    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.636    
                         clock uncertainty            0.170     1.806    
    ILOGIC_X0Y18         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.707    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.100ns (3.849%)  route 2.498ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.498     3.471    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.638    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.170     1.808    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.709    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.100ns (3.831%)  route 2.510ns (96.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.510     3.483    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.100ns (3.697%)  route 2.605ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.605     3.578    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.100ns (3.627%)  route 2.657ns (96.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.529     0.873    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.657     3.630    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.643    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.170     1.813    
    ILOGIC_X0Y10         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.714    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.916    





---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.024%)  route 0.362ns (63.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     0.566    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y149       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.737%)  route 0.384ns (63.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.384     0.607    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X112Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y149       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.213%)  route 0.279ns (57.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     0.483    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X113Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.382%)  route 0.329ns (59.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.329     0.552    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y149       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  7.438    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.263ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.728ns  (logic 0.223ns (30.631%)  route 0.505ns (69.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.505     0.728    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.919%)  route 0.416ns (67.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.416     0.620    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.677ns  (logic 0.223ns (32.942%)  route 0.454ns (67.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y153                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y153       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.677    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.771%)  route 0.418ns (65.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X116Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.418     0.641    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  7.350    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.097%)  route 0.377ns (64.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y119       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.377     0.581    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X113Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y119       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.525ns  (logic 0.204ns (38.836%)  route 0.321ns (61.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.321     0.525    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.578%)  route 0.327ns (59.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     0.550    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.265     0.488    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y119       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  7.503    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.404ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.101%)  route 0.331ns (61.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.331     0.535    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y130       FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.574ns  (logic 0.223ns (38.824%)  route 0.351ns (61.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.351     0.574    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y130       FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.562ns  (logic 0.223ns (39.691%)  route 0.339ns (60.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.339     0.562    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y130       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.300     0.523    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y129       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y129       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.498    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.243ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.595%)  route 0.463ns (69.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y72        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.463     0.667    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y72        FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (33.988%)  route 0.433ns (66.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y72        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.433     0.656    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y72        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.607%)  route 0.353ns (63.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y72        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.557    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y72        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.476%)  route 0.278ns (55.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y72        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.278     0.501    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y72        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  7.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.209%)  route 0.375ns (64.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375     0.579    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y68        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y68        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.592ns  (logic 0.223ns (37.644%)  route 0.369ns (62.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X119Y69        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.592    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y70        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y70        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.900%)  route 0.297ns (57.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y70                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y70        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.297     0.520    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y70        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y70        FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.272     0.495    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y68        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y68        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  7.496    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.402ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.883%)  route 0.366ns (62.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.366     0.589    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y45          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.646%)  route 0.286ns (58.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     0.490    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y43          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.267%)  route 0.375ns (62.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.375     0.598    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y45          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.567%)  route 0.277ns (55.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.277     0.500    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y43          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  7.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.374ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.115%)  route 0.361ns (63.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.565    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y39          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.616ns  (logic 0.223ns (36.207%)  route 0.393ns (63.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.393     0.616    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y39          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.595%)  route 0.286ns (58.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.490    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y39          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.408%)  route 0.303ns (57.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.303     0.526    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y39          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.465    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.103ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.103ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.889ns  (logic 0.223ns (25.077%)  route 0.666ns (74.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.666     0.889    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X53Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.008    15.992    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.992    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 15.103    

Slack (MET) :             15.181ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.682%)  route 0.583ns (72.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.583     0.806    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[19]
    SLICE_X53Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.013    15.987    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 15.181    

Slack (MET) :             15.218ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.680ns  (logic 0.204ns (30.005%)  route 0.476ns (69.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.476     0.680    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[26]
    SLICE_X56Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)       -0.102    15.898    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                 15.218    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.252%)  route 0.470ns (69.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.470     0.674    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X57Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)       -0.100    15.900    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         15.900    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.788ns  (logic 0.259ns (32.853%)  route 0.529ns (67.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.529     0.788    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[17]
    SLICE_X32Y126        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X32Y126        FDRE (Setup_fdre_C_D)        0.020    16.020    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         16.020    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.757ns  (logic 0.223ns (29.454%)  route 0.534ns (70.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.534     0.757    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[23]
    SLICE_X53Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.005    15.995    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.502%)  route 0.465ns (69.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.465     0.669    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X57Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y112        FDRE (Setup_fdre_C_D)       -0.093    15.907    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.242ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.668ns  (logic 0.204ns (30.526%)  route 0.464ns (69.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.464     0.668    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[9]
    SLICE_X57Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)       -0.090    15.910    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.910    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                 15.242    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.494%)  route 0.444ns (68.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.444     0.648    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X60Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X60Y121        FDRE (Setup_fdre_C_D)       -0.099    15.901    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.271ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.719ns  (logic 0.259ns (36.047%)  route 0.460ns (63.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X30Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.460     0.719    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[24]
    SLICE_X31Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)       -0.010    15.990    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 15.271    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.603%)  route 0.585ns (72.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.585     0.808    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X54Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)        0.022    10.262    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.762ns  (logic 0.223ns (29.276%)  route 0.539ns (70.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.539     0.762    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X56Y2          FDRE (Setup_fdre_C_D)       -0.005    10.235    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.707ns  (logic 0.236ns (33.360%)  route 0.471ns (66.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y2          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.707    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X88Y2          FDRE (Setup_fdre_C_D)       -0.057    10.183    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  9.476    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.685ns  (logic 0.236ns (34.438%)  route 0.449ns (65.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.449     0.685    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X102Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X102Y22        FDRE (Setup_fdre_C_D)       -0.054    10.186    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.186    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  9.501    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.713ns  (logic 0.259ns (36.343%)  route 0.454ns (63.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.454     0.713    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X55Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.009    10.231    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.537ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.071%)  route 0.472ns (67.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472     0.695    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.008    10.232    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.537    

Slack (MET) :             9.544ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.688ns  (logic 0.223ns (32.409%)  route 0.465ns (67.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.465     0.688    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.008    10.232    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  9.544    

Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.070%)  route 0.395ns (65.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.395     0.599    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X59Y2          FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.555ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.596ns  (logic 0.204ns (34.244%)  route 0.392ns (65.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.392     0.596    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X56Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)       -0.089    10.151    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  9.555    

Slack (MET) :             9.561ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.589ns  (logic 0.236ns (40.059%)  route 0.353ns (59.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.353     0.589    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X103Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X103Y23        FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  9.561    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.733ns  (logic 0.236ns (32.188%)  route 0.497ns (67.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y24                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X102Y24        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.497     0.733    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X93Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)       -0.092     7.908    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.591%)  route 0.441ns (66.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.441     0.664    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)       -0.005     7.995    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.731%)  route 0.367ns (64.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     0.571    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y17         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.365%)  route 0.426ns (65.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y26                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y26        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.426     0.649    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X103Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X103Y27        FDRE (Setup_fdre_C_D)       -0.008     7.992    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.530ns  (logic 0.236ns (44.569%)  route 0.294ns (55.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.294     0.530    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X59Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.361%)  route 0.357ns (63.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X103Y25        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.357     0.561    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X102Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y25        FDRE (Setup_fdre_C_D)       -0.058     7.942    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.204ns (38.780%)  route 0.322ns (61.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y5          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.322     0.526    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y4          FDRE (Setup_fdre_C_D)       -0.090     7.910    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.297%)  route 0.375ns (62.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y5          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.598    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X94Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X94Y2          FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.451%)  route 0.313ns (60.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X93Y1          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.313     0.517    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X94Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X94Y2          FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (46.001%)  route 0.277ns (53.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.513    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  7.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.223ns (23.704%)  route 0.718ns (76.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.718     4.192    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X117Y124       FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.223ns (23.704%)  route 0.718ns (76.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.718     4.192    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X117Y124       FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.223ns (23.704%)  route 0.718ns (76.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.718     4.192    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X117Y124       FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.223ns (23.704%)  route 0.718ns (76.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.718     4.192    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X117Y124       FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.118%)  route 0.665ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.223     3.474 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.139    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X117Y123       FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.061%)  route 0.148ns (61.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.577    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     1.350    
    SLICE_X114Y122       FDPE (Remov_fdpe_C_PRE)     -0.090     1.260    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.466%)  route 0.240ns (72.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.669    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y122       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y122       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.402    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.107     1.295    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.466%)  route 0.240ns (72.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.669    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y122       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y122       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.402    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.107     1.295    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.466%)  route 0.240ns (72.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.669    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y122       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y122       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.402    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.107     1.295    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.466%)  route 0.240ns (72.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.669    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y122       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y122       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.402    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.107     1.295    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.641%)  route 0.238ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.238     1.667    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.402    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.292    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.641%)  route 0.238ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.238     1.667    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.402    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.292    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.641%)  route 0.238ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.238     1.667    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.402    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.292    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.641%)  route 0.238ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.238     1.667    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.402    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.292    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.091ns (24.028%)  route 0.288ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.292     1.365    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.288     1.744    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X116Y124       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X116Y124       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.370    
    SLICE_X116Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.260    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDPE (Recov_fdpe_C_PRE)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDCE (Recov_fdce_C_CLR)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDCE (Recov_fdce_C_CLR)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDCE (Recov_fdce_C_CLR)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDPE (Recov_fdpe_C_PRE)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDPE (Recov_fdpe_C_PRE)     -0.270    10.860    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDPE (Recov_fdpe_C_PRE)     -0.237    10.893    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.964%)  route 0.500ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X119Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDPE (Prop_fdpe_C_Q)         0.204     3.390 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.500     3.891    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X118Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X118Y74        FDCE (Recov_fdce_C_CLR)     -0.237    10.893    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.236ns (42.634%)  route 0.318ns (57.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.236     3.422 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.318     3.740    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X117Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X117Y74        FDPE (Recov_fdpe_C_PRE)     -0.258    10.872    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.236ns (42.634%)  route 0.318ns (57.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 10.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.236     3.422 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.318     3.740    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X117Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.824    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.341    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X117Y74        FDPE (Recov_fdpe_C_PRE)     -0.258    10.872    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.012%)  route 0.163ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.234     1.335    
    SLICE_X117Y72        FDCE (Remov_fdce_C_CLR)     -0.069     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.012%)  route 0.163ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.234     1.335    
    SLICE_X117Y72        FDCE (Remov_fdce_C_CLR)     -0.069     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.028%)  route 0.163ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.163     1.602    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y73        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y73        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.234     1.333    
    SLICE_X116Y73        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.700%)  route 0.165ns (58.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.262     1.321    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y74        FDPE (Prop_fdpe_C_Q)         0.118     1.439 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.165     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.234     1.335    
    SLICE_X116Y72        FDCE (Remov_fdce_C_CLR)     -0.069     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        6.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.212    10.889    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.212    10.889    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.212    10.889    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y40         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y40         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X12Y40         FDPE (Recov_fdpe_C_PRE)     -0.187    10.914    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y40         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y40         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X13Y40         FDPE (Recov_fdpe_C_PRE)     -0.178    10.923    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.154    10.947    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.154    10.947    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.605     3.989    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573    10.819    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.318    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.154    10.947    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.834%)  route 0.500ns (69.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.500     3.885    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.817    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.283    11.100    
                         clock uncertainty           -0.035    11.064    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.212    10.852    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.834%)  route 0.500ns (69.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.633     3.162    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.223     3.385 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.500     3.885    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.817    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.283    11.100    
                         clock uncertainty           -0.035    11.064    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.212    10.852    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  6.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.599    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.228     1.424    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.107     1.317    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.107     1.316    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.107     1.316    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.107     1.316    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDPE (Remov_fdpe_C_PRE)     -0.110     1.313    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDPE (Remov_fdpe_C_PRE)     -0.110     1.313    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDPE (Remov_fdpe_C_PRE)     -0.110     1.313    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDPE (Remov_fdpe_C_PRE)     -0.110     1.313    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.647    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.228     1.423    
    SLICE_X13Y41         FDPE (Remov_fdpe_C_PRE)     -0.110     1.313    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.993%)  route 0.257ns (72.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.100     1.509 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.257     1.766    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y40         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.649    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y40         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.202     1.447    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.069     1.378    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        6.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.259ns (32.291%)  route 0.543ns (67.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.543     4.076    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y154       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.259ns (32.291%)  route 0.543ns (67.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.543     4.076    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y154       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.259ns (32.291%)  route 0.543ns (67.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.543     4.076    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y154       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.259ns (32.291%)  route 0.543ns (67.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.543     4.076    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y154       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.921%)  route 0.462ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.259     3.533 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.462     3.995    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  6.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.417%)  route 0.152ns (62.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.626    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (40.997%)  route 0.154ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.490 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.154     1.644    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.313    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (40.997%)  route 0.154ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.490 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.154     1.644    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.313    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.088     1.306    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.088     1.306    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.088     1.306    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.088     1.306    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDPE (Remov_fdpe_C_PRE)     -0.090     1.304    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDPE (Remov_fdpe_C_PRE)     -0.090     1.304    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.403%)  route 0.190ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.238     1.394    
    SLICE_X108Y155       FDPE (Remov_fdpe_C_PRE)     -0.090     1.304    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.223ns (23.423%)  route 0.729ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.729     4.232    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.174    
                         clock uncertainty           -0.035    11.139    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.212    10.927    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.223ns (23.423%)  route 0.729ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.729     4.232    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.174    
                         clock uncertainty           -0.035    11.139    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.212    10.927    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.223ns (23.423%)  route 0.729ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.729     4.232    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.174    
                         clock uncertainty           -0.035    11.139    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.212    10.927    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.223ns (23.423%)  route 0.729ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.729     4.232    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y131       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.174    
                         clock uncertainty           -0.035    11.139    
    SLICE_X112Y131       FDPE (Recov_fdpe_C_PRE)     -0.178    10.961    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.823%)  route 0.551ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.054    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.823%)  route 0.551ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.054    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.823%)  route 0.551ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.054    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.823%)  route 0.551ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.054    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.223ns (28.902%)  route 0.549ns (71.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.549     4.052    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.223ns (28.902%)  route 0.549ns (71.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.621     3.280    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.223     3.503 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.549     4.052    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  6.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.699%)  route 0.150ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.393    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.091     1.484 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.150     1.634    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.429    
    SLICE_X111Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.699%)  route 0.150ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.393    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDPE (Prop_fdpe_C_Q)         0.091     1.484 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.150     1.634    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.210     1.429    
    SLICE_X111Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDCE (Remov_fdce_C_CLR)     -0.107     1.298    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDCE (Remov_fdce_C_CLR)     -0.107     1.298    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDCE (Remov_fdce_C_CLR)     -0.107     1.298    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDCE (Remov_fdce_C_CLR)     -0.107     1.298    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.295    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.295    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.295    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDPE (Prop_fdpe_C_Q)         0.091     1.485 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.629    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.405    
    SLICE_X109Y133       FDPE (Remov_fdpe_C_PRE)     -0.110     1.295    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDCE (Recov_fdce_C_CLR)     -0.212    10.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDCE (Recov_fdce_C_CLR)     -0.212    10.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDCE (Recov_fdce_C_CLR)     -0.212    10.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDCE (Recov_fdce_C_CLR)     -0.212    10.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.050%)  route 0.475ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.209    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.204     3.413 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.887    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.848    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X115Y64        FDCE (Recov_fdce_C_CLR)     -0.295    10.825    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.050%)  route 0.475ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.209    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.204     3.413 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.887    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.848    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X115Y64        FDCE (Recov_fdce_C_CLR)     -0.295    10.825    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.050%)  route 0.475ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.209    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.204     3.413 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.887    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.848    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X115Y64        FDCE (Recov_fdce_C_CLR)     -0.295    10.825    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.050%)  route 0.475ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.209    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.204     3.413 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.887    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.848    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X115Y64        FDCE (Recov_fdce_C_CLR)     -0.295    10.825    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDPE (Recov_fdpe_C_PRE)     -0.178    10.973    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.269%)  route 0.595ns (72.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.574     3.211    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.223     3.434 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.595     4.028    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y65        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y65        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.340    11.187    
                         clock uncertainty           -0.035    11.151    
    SLICE_X113Y65        FDPE (Recov_fdpe_C_PRE)     -0.178    10.973    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  6.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.541%)  route 0.151ns (62.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.091     1.435 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X116Y64        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X116Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.380    
    SLICE_X116Y64        FDPE (Remov_fdpe_C_PRE)     -0.110     1.270    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.541%)  route 0.151ns (62.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.091     1.435 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X116Y64        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X116Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.210     1.380    
    SLICE_X116Y64        FDPE (Remov_fdpe_C_PRE)     -0.110     1.270    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.988%)  route 0.178ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.100     1.444 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.621    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     1.356    
    SLICE_X115Y65        FDCE (Remov_fdce_C_CLR)     -0.069     1.287    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.988%)  route 0.178ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.100     1.444 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.621    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.233     1.356    
    SLICE_X115Y65        FDCE (Remov_fdce_C_CLR)     -0.069     1.287    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.988%)  route 0.178ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.100     1.444 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.621    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.233     1.356    
    SLICE_X115Y65        FDCE (Remov_fdce_C_CLR)     -0.069     1.287    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.988%)  route 0.178ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.100     1.444 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.621    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.233     1.356    
    SLICE_X115Y65        FDCE (Remov_fdce_C_CLR)     -0.069     1.287    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.988%)  route 0.178ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDPE (Prop_fdpe_C_Q)         0.100     1.444 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.621    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y65        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y65        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.233     1.356    
    SLICE_X115Y65        FDCE (Remov_fdce_C_CLR)     -0.069     1.287    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.909%)  route 0.149ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.342    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.091     1.433 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y65        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.589    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y65        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.234     1.355    
    SLICE_X116Y65        FDPE (Remov_fdpe_C_PRE)     -0.110     1.245    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.091ns (28.272%)  route 0.231ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.342    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.091     1.433 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.231     1.663    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.380    
    SLICE_X115Y64        FDCE (Remov_fdce_C_CLR)     -0.107     1.273    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.091ns (28.272%)  route 0.231ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.342    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y66        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y66        FDPE (Prop_fdpe_C_Q)         0.091     1.433 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.231     1.663    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y64        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y64        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.380    
    SLICE_X115Y64        FDCE (Remov_fdce_C_CLR)     -0.107     1.273    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        6.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.292    10.745    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.292    10.745    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.292    10.745    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.292    10.745    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDPE (Recov_fdpe_C_PRE)     -0.258    10.779    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDPE (Recov_fdpe_C_PRE)     -0.258    10.779    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDPE (Recov_fdpe_C_PRE)     -0.258    10.779    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.236ns (35.267%)  route 0.433ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.433     3.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X7Y29          FDPE (Recov_fdpe_C_PRE)     -0.258    10.779    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.236ns (36.017%)  route 0.419ns (63.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.177    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDPE (Prop_fdpe_C_Q)         0.236     3.413 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.419     3.833    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X4Y29          FDPE (Recov_fdpe_C_PRE)     -0.267    10.770    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.150%)  route 0.393ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 10.788 - 8.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.126    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.204     3.330 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.393     3.724    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X3Y29          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.788    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.283    11.071    
                         clock uncertainty           -0.035    11.036    
    SLICE_X3Y29          FDPE (Recov_fdpe_C_PRE)     -0.261    10.775    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  7.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.694%)  route 0.165ns (62.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.165     1.666    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y30          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.202     1.437    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.069     1.368    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.694%)  route 0.165ns (62.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.165     1.666    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y30          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.639    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y30          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.202     1.437    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.069     1.368    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.050     1.365    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.050     1.365    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.050     1.365    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.050     1.365    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.050     1.365    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDPE (Remov_fdpe_C_PRE)     -0.052     1.363    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.412%)  route 0.167ns (62.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.167     1.668    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y31          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y31          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.225     1.415    
    SLICE_X4Y31          FDPE (Remov_fdpe_C_PRE)     -0.052     1.363    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.712%)  route 0.215ns (68.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.401    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y29          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.215     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y31          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y31          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.202     1.438    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.069     1.369    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.274ns (9.642%)  route 2.568ns (90.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 10.140 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.818     5.172    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X90Y29         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.269    10.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X90Y29         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.168    10.308    
                         clock uncertainty           -0.125    10.183    
    SLICE_X90Y29         FDCE (Recov_fdce_C_CLR)     -0.249     9.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.274ns (9.642%)  route 2.568ns (90.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 10.140 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.818     5.172    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X90Y29         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.269    10.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X90Y29         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.168    10.308    
                         clock uncertainty           -0.125    10.183    
    SLICE_X90Y29         FDCE (Recov_fdce_C_CLR)     -0.249     9.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.274ns (10.123%)  route 2.433ns (89.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.683     5.037    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X91Y28         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.267    10.138    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X91Y28         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.168    10.306    
                         clock uncertainty           -0.125    10.181    
    SLICE_X91Y28         FDCE (Recov_fdce_C_CLR)     -0.307     9.874    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.274ns (10.123%)  route 2.433ns (89.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.683     5.037    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X91Y28         FDPE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.267    10.138    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X91Y28         FDPE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.168    10.306    
                         clock uncertainty           -0.125    10.181    
    SLICE_X91Y28         FDPE (Recov_fdpe_C_PRE)     -0.273     9.908    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.274ns (11.113%)  route 2.192ns (88.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 10.181 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.442     4.796    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X94Y26         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.310    10.181    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X94Y26         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.146    10.327    
                         clock uncertainty           -0.125    10.202    
    SLICE_X94Y26         FDCE (Recov_fdce_C_CLR)     -0.307     9.895    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.274ns (11.529%)  route 2.103ns (88.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 10.183 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.353     4.707    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X94Y28         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.312    10.183    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X94Y28         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.146    10.329    
                         clock uncertainty           -0.125    10.204    
    SLICE_X94Y28         FDCE (Recov_fdce_C_CLR)     -0.307     9.897    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.274ns (11.529%)  route 2.103ns (88.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 10.183 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X89Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.223     2.553 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.750     3.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X86Y26         LUT3 (Prop_lut3_I0_O)        0.051     3.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.353     4.707    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X94Y28         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.312    10.183    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X94Y28         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.146    10.329    
                         clock uncertainty           -0.125    10.204    
    SLICE_X94Y28         FDCE (Recov_fdce_C_CLR)     -0.307     9.897    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.259ns (10.311%)  route 2.253ns (89.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X66Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.259     2.589 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.253     4.842    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X108Y12        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X108Y12        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X108Y12        FDCE (Recov_fdce_C_CLR)     -0.154    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.259ns (10.311%)  route 2.253ns (89.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X66Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.259     2.589 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.253     4.842    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X108Y12        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X108Y12        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X108Y12        FDCE (Recov_fdce_C_CLR)     -0.154    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.259ns (11.099%)  route 2.075ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.401     2.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X66Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.259     2.589 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.075     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X109Y11        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X109Y11        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.212    10.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X16Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X16Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X16Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X16Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X17Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X17Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.891    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.436%)  route 0.244ns (62.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X17Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X17Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.891    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.170%)  route 0.281ns (65.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.197     1.354    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y90         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y90         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y90         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.170%)  route 0.281ns (65.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.197     1.354    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X16Y90         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X16Y90         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y90         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.170%)  route 0.281ns (65.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.197     1.354    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y90         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y90         FDPE (Remov_fdpe_C_PRE)     -0.052     0.908    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.170%)  route 0.281ns (65.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y92         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     1.045 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.084     1.129    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I1_O)        0.028     1.157 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.197     1.354    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y90         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.206     0.960    
    SLICE_X16Y90         FDPE (Remov_fdpe_C_PRE)     -0.052     0.908    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.223ns (9.974%)  route 2.013ns (90.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.282     2.213    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y149       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDPE (Prop_fdpe_C_Q)         0.223     2.436 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.013     4.449    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X115Y131       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.184    10.057    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y131       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.151    10.208    
                         clock uncertainty           -0.073    10.135    
    SLICE_X115Y131       FDCE (Recov_fdce_C_CLR)     -0.212     9.923    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.223ns (10.517%)  route 1.897ns (89.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 10.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.270     2.201    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.223     2.424 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.897     4.321    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X108Y125       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.127    10.000    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y125       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
                         clock pessimism              0.151    10.151    
                         clock uncertainty           -0.073    10.078    
    SLICE_X108Y125       FDCE (Recov_fdce_C_CLR)     -0.154     9.924    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.223ns (10.687%)  route 1.864ns (89.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 10.052 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.270     2.201    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.223     2.424 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.864     4.288    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X112Y126       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.179    10.052    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y126       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/C
                         clock pessimism              0.151    10.203    
                         clock uncertainty           -0.073    10.130    
    SLICE_X112Y126       FDCE (Recov_fdce_C_CLR)     -0.212     9.918    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.223ns (10.698%)  route 1.862ns (89.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 10.052 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.270     2.201    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.223     2.424 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.862     4.286    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y126       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       1.179    10.052    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y126       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.151    10.203    
                         clock uncertainty           -0.073    10.130    
    SLICE_X113Y126       FDCE (Recov_fdce_C_CLR)     -0.212     9.918    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[0]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[1]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[2]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[6]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[7]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[8]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.895%)  route 0.195ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.195     1.221    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y26         FDCE                                         f  U30_12/U18/WP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.797     1.179    U30_12/U18/clk_out2
    SLICE_X57Y26         FDCE                                         r  U30_12/U18/WP_reg[9]/C
                         clock pessimism             -0.066     1.113    
    SLICE_X57Y26         FDCE (Remov_fdce_C_CLR)     -0.069     1.044    U30_12/U18/WP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.635%)  route 0.237ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.237     1.263    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y25         FDCE                                         f  U30_12/U18/WP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.796     1.178    U30_12/U18/clk_out2
    SLICE_X57Y25         FDCE                                         r  U30_12/U18/WP_reg[3]/C
                         clock pessimism             -0.066     1.112    
    SLICE_X57Y25         FDCE (Remov_fdce_C_CLR)     -0.069     1.043    U30_12/U18/WP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.635%)  route 0.237ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.237     1.263    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y25         FDCE                                         f  U30_12/U18/WP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.796     1.178    U30_12/U18/clk_out2
    SLICE_X57Y25         FDCE                                         r  U30_12/U18/WP_reg[4]/C
                         clock pessimism             -0.066     1.112    
    SLICE_X57Y25         FDCE (Remov_fdce_C_CLR)     -0.069     1.043    U30_12/U18/WP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U30_12/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_12/U18/WP_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.635%)  route 0.237ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.582     0.926    U30_12/U18/clk_out2
    SLICE_X59Y26         FDCE                                         r  U30_12/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.100     1.026 f  U30_12/U18/intReset_reg/Q
                         net (fo=16, routed)          0.237     1.263    U30_12/U18/WP_reg[9]_0
    SLICE_X57Y25         FDCE                                         f  U30_12/U18/WP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19776, routed)       0.796     1.178    U30_12/U18/clk_out2
    SLICE_X57Y25         FDCE                                         r  U30_12/U18/WP_reg[5]/C
                         clock pessimism             -0.066     1.112    
    SLICE_X57Y25         FDCE (Remov_fdce_C_CLR)     -0.069     1.043    U30_12/U18/WP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        7.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.351%)  route 0.426ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.426     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.351%)  route 0.426ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.426     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.351%)  route 0.426ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.426     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.351%)  route 0.426ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.426     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.351%)  route 0.426ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.426     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  7.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X106Y151       FDCE (Remov_fdce_C_CLR)     -0.088     1.291    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X106Y151       FDCE (Remov_fdce_C_CLR)     -0.088     1.291    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X106Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X106Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X107Y151       FDCE (Remov_fdce_C_CLR)     -0.107     1.272    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X107Y151       FDCE (Remov_fdce_C_CLR)     -0.107     1.272    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X107Y151       FDPE (Remov_fdpe_C_PRE)     -0.110     1.269    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X107Y151       FDPE (Remov_fdpe_C_PRE)     -0.110     1.269    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.553    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X107Y151       FDPE (Remov_fdpe_C_PRE)     -0.110     1.269    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.066%)  route 0.141ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.141     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.088     1.291    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.322    





