Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 11:04:09 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_upcounter_timing_summary_routed.rpt -pb top_upcounter_timing_summary_routed.pb -rpx top_upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_cotrol/U_clock_devider/o_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_timer/U_clock_devider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.876        0.000                      0                   66        0.292        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.876        0.000                      0                   66        0.292        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.847     9.109    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I1_O)        0.124     9.233 r  U_timer/U_clock_devider/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.233    U_timer/U_clock_devider/count_0[23]
    SLICE_X61Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X61Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[23]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.031    15.109    U_timer/U_clock_devider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.367%)  route 3.237ns (79.633%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.836     9.098    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I1_O)        0.124     9.222 r  U_timer/U_clock_devider/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.222    U_timer/U_clock_devider/count_0[22]
    SLICE_X61Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X61Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[22]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.031    15.109    U_timer/U_clock_devider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.340%)  route 3.243ns (79.660%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.842     9.103    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.227 r  U_timer/U_clock_devider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.227    U_timer/U_clock_devider/count_0[31]
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[31]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.031    15.123    U_timer/U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.766ns (18.776%)  route 3.314ns (81.224%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           1.277     6.881    U_cotrol/U_clock_devider/count_reg_n_0_[24]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.005 r  U_cotrol/U_clock_devider/count[31]_i_4__0/O
                         net (fo=32, routed)          2.036     9.041    U_cotrol/U_clock_devider/count[31]_i_4__0_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I2_O)        0.124     9.165 r  U_cotrol/U_clock_devider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     9.165    U_cotrol/U_clock_devider/count[5]
    SLICE_X54Y11         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y11         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.077    15.092    U_cotrol/U_clock_devider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.798%)  route 3.153ns (79.202%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_timer/U_clock_devider/count_reg[28]/Q
                         net (fo=2, routed)           1.059     6.666    U_timer/U_clock_devider/count[28]
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  U_timer/U_clock_devider/count[31]_i_9/O
                         net (fo=1, routed)           0.416     7.206    U_timer/U_clock_devider/count[31]_i_9_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  U_timer/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.678     9.008    U_timer/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.132 r  U_timer/U_clock_devider/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.132    U_timer/U_clock_devider/count_0[2]
    SLICE_X62Y9          FDCE                                         r  U_timer/U_clock_devider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y9          FDCE                                         r  U_timer/U_clock_devider/count_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y9          FDCE (Setup_fdce_C_D)        0.031    15.128    U_timer/U_clock_devider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.683     8.944    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.124     9.068 r  U_timer/U_clock_devider/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.068    U_timer/U_clock_devider/count_0[26]
    SLICE_X62Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.854    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.031    15.124    U_timer/U_clock_devider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.193%)  route 3.079ns (78.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.678     8.939    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.063 r  U_timer/U_clock_devider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.063    U_timer/U_clock_devider/count_0[28]
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.121    U_timer/U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.236%)  route 3.071ns (78.764%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.670     8.931    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.055 r  U_timer/U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.055    U_timer/U_clock_devider/count_0[29]
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_timer/U_clock_devider/count_reg[29]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.031    15.123    U_timer/U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 U_timer/U_clock_devider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.828ns (21.464%)  route 3.030ns (78.536%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.156    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_timer/U_clock_devider/count_reg[5]/Q
                         net (fo=2, routed)           0.827     6.439    U_timer/U_clock_devider/count[5]
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  U_timer/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.574     7.137    U_timer/U_clock_devider/count[31]_i_8_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_timer/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.629     8.890    U_timer/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I1_O)        0.124     9.014 r  U_timer/U_clock_devider/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.014    U_timer/U_clock_devider/count_0[20]
    SLICE_X61Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.854    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[20]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.029    15.108    U_timer/U_clock_devider/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.766ns (19.583%)  route 3.146ns (80.417%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           1.277     6.881    U_cotrol/U_clock_devider/count_reg_n_0_[24]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.005 r  U_cotrol/U_clock_devider/count[31]_i_4__0/O
                         net (fo=32, routed)          1.868     8.873    U_cotrol/U_clock_devider/count[31]_i_4__0_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.997 r  U_cotrol/U_clock_devider/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.997    U_cotrol/U_clock_devider/count[1]
    SLICE_X54Y10         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y10         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDCE (Setup_fdce_C_D)        0.077    15.093    U_cotrol/U_clock_devider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_timer/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y9          FDCE                                         r  U_timer/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_timer/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.197     1.815    U_timer/U_clock_devider/count[0]
    SLICE_X62Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U_timer/U_clock_devider/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    U_timer/U_clock_devider/count_0[0]
    SLICE_X62Y9          FDCE                                         r  U_timer/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y9          FDCE                                         r  U_timer/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.091     1.568    U_timer/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y10         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_cotrol/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.846    U_cotrol/U_clock_devider/count_reg_n_0_[0]
    SLICE_X56Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  U_cotrol/U_clock_devider/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.891    U_cotrol/U_clock_devider/count[0]
    SLICE_X56Y10         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y10         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     1.570    U_cotrol/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 U_timer/U_clock_devider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.717%)  route 0.253ns (52.283%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_timer/U_clock_devider/count_reg[17]/Q
                         net (fo=2, routed)           0.134     1.749    U_timer/U_clock_devider/count[17]
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_timer/U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.119     1.913    U_timer/U_clock_devider/count[31]_i_5_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  U_timer/U_clock_devider/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.958    U_timer/U_clock_devider/count_0[19]
    SLICE_X62Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.092     1.566    U_timer/U_clock_devider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 U_timer/U_clock_devider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.604%)  route 0.287ns (55.396%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_timer/U_clock_devider/count_reg[8]/Q
                         net (fo=2, routed)           0.169     1.786    U_timer/U_clock_devider/count[8]
    SLICE_X62Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  U_timer/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          0.118     1.949    U_timer/U_clock_devider/count[31]_i_2_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.994 r  U_timer/U_clock_devider/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    U_timer/U_clock_devider/count_0[11]
    SLICE_X62Y12         FDCE                                         r  U_timer/U_clock_devider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y12         FDCE                                         r  U_timer/U_clock_devider/count_reg[11]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.582    U_timer/U_clock_devider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U_timer/U_clock_devider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.518%)  route 0.288ns (55.482%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y11         FDCE                                         r  U_timer/U_clock_devider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_timer/U_clock_devider/count_reg[8]/Q
                         net (fo=2, routed)           0.169     1.786    U_timer/U_clock_devider/count[8]
    SLICE_X62Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  U_timer/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          0.119     1.950    U_timer/U_clock_devider/count[31]_i_2_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.995 r  U_timer/U_clock_devider/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    U_timer/U_clock_devider/count_0[10]
    SLICE_X62Y12         FDCE                                         r  U_timer/U_clock_devider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y12         FDCE                                         r  U_timer/U_clock_devider/count_reg[10]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.091     1.581    U_timer/U_clock_devider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.526%)  route 0.316ns (55.474%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_cotrol/U_clock_devider/count_reg[19]/Q
                         net (fo=2, routed)           0.124     1.733    U_cotrol/U_clock_devider/count_reg_n_0_[19]
    SLICE_X54Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  U_cotrol/U_clock_devider/count[31]_i_5__0/O
                         net (fo=32, routed)          0.193     1.971    U_cotrol/U_clock_devider/count[31]_i_5__0_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I3_O)        0.045     2.016 r  U_cotrol/U_clock_devider/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.016    U_cotrol/U_clock_devider/count[17]
    SLICE_X56Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[17]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.120     1.601    U_cotrol/U_clock_devider/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.302%)  route 0.283ns (52.698%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_cotrol/U_clock_devider/count_reg[19]/Q
                         net (fo=2, routed)           0.124     1.733    U_cotrol/U_clock_devider/count_reg_n_0_[19]
    SLICE_X54Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  U_cotrol/U_clock_devider/count[31]_i_5__0/O
                         net (fo=32, routed)          0.159     1.937    U_cotrol/U_clock_devider/count[31]_i_5__0_n_0
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  U_cotrol/U_clock_devider/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.982    U_cotrol/U_clock_devider/count[19]
    SLICE_X54Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.121     1.566    U_cotrol/U_clock_devider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.254ns (43.155%)  route 0.335ns (56.845%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_cotrol/U_clock_devider/count_reg[26]/Q
                         net (fo=2, routed)           0.178     1.786    U_cotrol/U_clock_devider/count_reg_n_0_[26]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U_cotrol/U_clock_devider/count[31]_i_4__0/O
                         net (fo=32, routed)          0.157     1.988    U_cotrol/U_clock_devider/count[31]_i_4__0_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I2_O)        0.045     2.033 r  U_cotrol/U_clock_devider/count[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    U_cotrol/U_clock_devider/count[27]
    SLICE_X56Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X56Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[27]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.120     1.599    U_cotrol/U_clock_devider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.254ns (45.759%)  route 0.301ns (54.241%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_cotrol/U_clock_devider/count_reg[26]/Q
                         net (fo=2, routed)           0.178     1.786    U_cotrol/U_clock_devider/count_reg_n_0_[26]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U_cotrol/U_clock_devider/count[31]_i_4__0/O
                         net (fo=32, routed)          0.123     1.954    U_cotrol/U_clock_devider/count[31]_i_4__0_n_0
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  U_cotrol/U_clock_devider/count[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    U_cotrol/U_clock_devider/count[28]
    SLICE_X54Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X54Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.121     1.565    U_cotrol/U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 U_timer/U_clock_devider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_timer/U_clock_devider/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.063%)  route 0.318ns (57.937%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y14         FDCE                                         r  U_timer/U_clock_devider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_timer/U_clock_devider/count_reg[17]/Q
                         net (fo=2, routed)           0.134     1.749    U_timer/U_clock_devider/count[17]
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_timer/U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.185     1.978    U_timer/U_clock_devider/count[31]_i_5_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     2.023 r  U_timer/U_clock_devider/count[24]_i_1/O
                         net (fo=1, routed)           0.000     2.023    U_timer/U_clock_devider/count_0[24]
    SLICE_X62Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U_timer/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_timer/U_clock_devider/count_reg[24]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.091     1.579    U_timer/U_clock_devider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_cotrol/U_clock_devider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_cotrol/U_clock_devider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_cotrol/U_clock_devider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U_cotrol/U_clock_devider/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_cotrol/U_clock_devider/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_cotrol/U_clock_devider/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_cotrol/U_clock_devider/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_cotrol/U_clock_devider/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_cotrol/U_clock_devider/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_cotrol/U_clock_devider/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_cotrol/U_clock_devider/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_cotrol/U_clock_devider/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_cotrol/U_clock_devider/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_cotrol/U_clock_devider/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_cotrol/U_clock_devider/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_cotrol/U_clock_devider/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_cotrol/U_clock_devider/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_cotrol/U_clock_devider/count_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_cotrol/U_clock_devider/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_cotrol/U_clock_devider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   U_cotrol/U_clock_devider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U_cotrol/U_clock_devider/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_cotrol/U_clock_devider/count_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_cotrol/U_clock_devider/o_clk_reg/C



