graph_name: "CifarResNet"
op_node {
  op_name: "CifarResNet__linear_weight(reshaped)"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 640 md5sum = bac0883419883415c616a817707abf37
        head: 
        0x56389f1eec10 00000000: d126 dfeb ca07 1915 cff9 4bc1 2d43 d32d
        0x56389f1eec20 00000010: f3e1 21df e508 2634 faf1 0ef1 1fe6 04dc
        0x56389f1eec30 00000020: e3ff 1740 1f35 0226 c5e9 2ff4 e1f4 0721
        0x56389f1eec40 00000030: 33f1 d3f6 fb16 e7f2 07e3 c92f fceb 0ae5
        0x56389f1eec50 00000040: e7e0 e4f3 f2e3 fce0 2702 fde6 16fb dd36
        0x56389f1eec60 00000050: e342 fde4 f6fa ef0b 25e9 29f6 e4ef 3605
        0x56389f1eec70 00000060: 46fb 0308 cddc db04 ffd3 f6ea 5801 e229
        0x56389f1eec80 00000070: ffec e728 e233 eff4 136a fad5 defc e402
        0x56389f1eec90 00000080: 0cd2 c7f0 2ef7 5739 091c fcde f207 29d9
        0x56389f1eeca0 00000090: c6d1 de3a 0fe4 05f6 03c3 fb20 fe18 ed2a
        tail: 
        0x56389f1eedf0 00000000: f4de d9c9 01fb 34db d7e2 f2e6 0c03 efdd
        0x56389f1eee00 00000010: 03dd 17d7 08e2 f708 16df e1f4 e82e 06f4
        0x56389f1eee10 00000020: 12ee eae1 da01 f317 05d9 02d4 1bdb 0530
        0x56389f1eee20 00000030: 3203 00e2 54f7 1807 2a0c e1ff d707 c1f2
        0x56389f1eee30 00000040: 48e9 1427 d7e4 d237 e8d5 eb20 d7e6 012c
        0x56389f1eee40 00000050: c820 f2e5 d8f0 3413 f810 fd2d dae2 41e4
        0x56389f1eee50 00000060: e320 eaf5 0a20 f6fc ebef f9d0 fbde eaeb
        0x56389f1eee60 00000070: 1fdc 0af3 f614 de0c e8de 61dd ee15 2adf
        0x56389f1eee70 00000080: 0808 f1f1 2ff2 ebf3 e1e3 e9e7 20f1 2221
        0x56389f1eee80 00000090: dad9 fe50 dbe6 4af2 e849 2936 f9f9 ff28
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 10
        value: 1
        value: 1
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__linear_weight(reshaped)_inserted_fix_0"
    tensor_dim: 10
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 432 md5sum = 63ad86d313b39e8133191d751037d0bc
        head: 
        0x56389f1c4600 00000000: 0c06 ff0a 0200 01fd 020b 01fc 0b00 fd05
        0x56389f1c4610 00000010: ff00 03fe f901 fefa ff01 0004 0402 31fc
        0x56389f1c4620 00000020: e814 02ef f8ed 042c eafb 09ee ebe7 fc1e
        0x56389f1c4630 00000030: f4ed 11f9 080a 0502 ff04 0001 00fa fe0c
        0x56389f1c4640 00000040: 0804 1208 0dec e5f3 fffe 0205 030e fdf6
        0x56389f1c4650 00000050: 0003 f70c 01fa 11fb fc06 f4e6 0a15 031f
        0x56389f1c4660 00000060: 05f8 0706 f204 09ee 010b f6f9 e4ff 12ea
        0x56389f1c4670 00000070: f5ff 07ff 00ff 1211 110d f912 03f3 f8fd
        0x56389f1c4680 00000080: 0114 01f0 1001 eefd 06fe f020 f5ef 23ed
        0x56389f1c4690 00000090: f206 04e8 23ee f734 ea03 fa0a f70b f9f8
        tail: 
        0x56389f1c4710 00000000: 0201 fefe 0a01 0305 0b00 f2f3 f7f8 f3fb
        0x56389f1c4720 00000010: 020a 00fa fdfc fbfb fd02 fd04 03fd 0004
        0x56389f1c4730 00000020: fd02 03f9 fe08 f900 00f2 fd03 fc00 03f6
        0x56389f1c4740 00000030: 00fe f5fc 0103 06fe fbfc 01f7 f305 0d11
        0x56389f1c4750 00000040: fafc 01fe f8f1 0209 0dfb fe02 0301 fb04
        0x56389f1c4760 00000050: 00fd fb01 09fd 0107 ff04 08ee 0112 f301
        0x56389f1c4770 00000060: 0dfd 0203 effe 0cf6 ff05 fcfa f9f9 faf9
        0x56389f1c4780 00000070: fbfd fffa fafa fdfe fc01 0101 0706 070b
        0x56389f1c4790 00000080: 0c0a 0806 07fd fb02 f5f7 02fe fdfe f9fa
        0x56389f1c47a0 00000090: 05fa 000f faf8 00fd ff0a ff06 1100 0005
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 3
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__conv1_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 3
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 512
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = 63ed685cc9c084d0b6a7a1afbf2bc0bc
        head: 
        0x56389f1cd1f0 00000000: fb1d 2b2c 3d2a 2972 c742 f7fb 1a20 1b00
        tail: 
        0x56389f1cd1f0 00000000: fb1d 2b2c 3d2a 2972 c742 f7fb 1a20 1b00
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__conv1_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_0_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = 39f32ddae9847ce0e8034d2e75929162
        head: 
        0x56389f1f0f90 00000000: fcf8 0dee ddf5 0322 fcff f5e6 ff17 f903
        0x56389f1f0fa0 00000010: f4fd 04fd e002 0113 fb02 fce5 051f fd0e
        0x56389f1f0fb0 00000020: f105 ff01 fc03 fa14 fafe feef 0d00 ff0a
        0x56389f1f0fc0 00000030: f8ed 0505 f2fa 04f0 f9ff fe09 f806 f500
        0x56389f1f0fd0 00000040: eee9 fa10 0601 faee f2ea fa06 fc0b f90e
        0x56389f1f0fe0 00000050: f3ed ef0d 130c faf8 f1f4 fc04 04f2 f1fe
        0x56389f1f0ff0 00000060: fdf7 fe02 2703 06e2 ff02 1615 fde1 fcfb
        0x56389f1f1000 00000070: fff9 f90c 31f6 01de fff1 0513 f8dc f904
        0x56389f1f1010 00000080: 07fc 02f7 26ff 03e0 0101 fd12 fad7 ea01
        0x56389f1f1020 00000090: f4e0 fc06 fae9 1109 fe09 15fa 04ee 07f5
        tail: 
        0x56389f1f17f0 00000000: fb03 fff8 f2fc 03fa fc07 0502 00fe f701
        0x56389f1f1800 00000010: fef4 e904 fb04 fbfb fb00 0000 fefd 0e06
        0x56389f1f1810 00000020: f4f3 f406 faf2 f2f3 fef4 fe12 edfd 010d
        0x56389f1f1820 00000030: f505 fb15 f1f3 0708 0401 fc0e 0018 000b
        0x56389f1f1830 00000040: 05f6 eff6 1510 f80d 00f6 f8fc 08f7 fffa
        0x56389f1f1840 00000050: 02fc 1f06 06ed dd1e 04ee 0e11 f6f6 f509
        0x56389f1f1850 00000060: ff06 04ec f1f2 f0e9 0031 0f08 130d f0f6
        0x56389f1f1860 00000070: 0c00 e7ec 0719 f900 f807 f9f5 07f7 f4f1
        0x56389f1f1870 00000080: 0502 140a f8f6 e12b ffe2 fcff ffef f2fc
        0x56389f1f1880 00000090: 04e5 fbea 0cf0 f6e9 040b 06f5 13fc f8f4
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_0_conv1_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 728
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_0_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = 287245416e8c7b5fe0b0f28a785afdad
        head: 
        0x56389f1cca70 00000000: 3725 d434 f669 edc8 0e23 3a45 2cff 2f2f
        tail: 
        0x56389f1cca70 00000000: 3725 d434 f669 edc8 0e23 3a45 2cff 2f2f
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_0_conv1_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 16
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_0_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = cb956a5a1679788dd8d3c125b2ee936a
        head: 
        0x56389f1f0f90 00000000: 150a 1b0d faee e6f0 fa00 f901 010d 0803
        0x56389f1f0fa0 00000010: 1efa 1108 0a1a f2ea ff0a fb0e 080e 0dfd
        0x56389f1f0fb0 00000020: 1404 f600 0110 f2df f90c 1617 041b 0ffa
        0x56389f1f0fc0 00000030: f20d 0a19 00f4 f505 fef6 f2e7 f305 ffff
        0x56389f1f0fd0 00000040: f603 1314 190e f9f7 0302 f41d 0708 00f4
        0x56389f1f0fe0 00000050: 0b09 0100 0808 f5e0 03ff 0a27 1316 f4fc
        0x56389f1f0ff0 00000060: f60f ff17 10f0 050a 01fa f0ca 0910 fa06
        0x56389f1f1000 00000070: f804 0a12 22f7 1af5 03fa dbe9 0319 fd06
        0x56389f1f1010 00000080: fb09 010d 0a07 fe03 05ff f7fd 2021 effe
        0x56389f1f1020 00000090: 0617 1f04 fddf 12f4 06fb f0ec f9fc f2fd
        tail: 
        0x56389f1f17f0 00000000: fdf7 1209 fd09 f30e 0a00 e706 05fd f60a
        0x56389f1f1800 00000010: f2ec 0a10 ecf3 f6f5 f4ff f404 00fc f1f9
        0x56389f1f1810 00000020: 0016 0afe 18d1 f5fd f9ee d7f9 000c eff1
        0x56389f1f1820 00000030: f02a 14f7 0def f5e5 f0f4 e5f2 fb16 e204
        0x56389f1f1830 00000040: 07f3 040a ec09 f121 00f8 ef1c fdf4 f4ef
        0x56389f1f1840 00000050: 171a 0dfa 0134 e62c 1009 00d9 02e8 f6f3
        0x56389f1f1850 00000060: 0623 05fc 03e9 e9f3 fdfc f122 d8f6 fcfb
        0x56389f1f1860 00000070: 03f4 fb0b 0b0c 0bf4 08ef 1514 1500 f6f8
        0x56389f1f1870 00000080: 0e00 07ef f5f5 0e0f 0f04 3212 12ed 01fb
        0x56389f1f1880 00000090: 0afa 11fe fffa 0a0e 0603 f517 e8f0 140b
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_0_conv2_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 1880
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_0_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = dfb275b85682b35ce5491644e056b748
        head: 
        0x56389f1ef820 00000000: c601 10fc 0ff8 1846 48ea 2b4b 0415 d04f
        tail: 
        0x56389f1ef820 00000000: c601 10fc 0ff8 1846 48ea 2b4b 0415 d04f
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_0_conv2_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 32
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_1_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = 915602dc05e7e078d029e4e6eb21261b
        head: 
        0x56389f1f0f90 00000000: 01f1 f509 f8fd 0819 f8e2 f80c e800 f304
        0x56389f1f0fa0 00000010: 0219 1b05 f7d8 ea02 fdf6 ed19 0001 eeee
        0x56389f1f0fb0 00000020: fafc 07f8 f205 e7dc 0714 020f 17fd fe00
        0x56389f1f0fc0 00000030: 090f 22f8 f3ea e609 08f5 f11c 030b e4f9
        0x56389f1f0fd0 00000040: 06fa 02ee f6fa f8da 0b18 fa03 1c04 05eb
        0x56389f1f0fe0 00000050: ffe7 e7ef 0018 11f6 0009 fbf9 f9fb 08fc
        0x56389f1f0ff0 00000060: f808 fff8 f109 fced fc06 f5f5 15fb f4ee
        0x56389f1f1000 00000070: f0e3 e1fd 0b27 17fe f601 faef 05f1 0704
        0x56389f1f1010 00000080: faf8 f3ff 1a0e 1527 fbec 01f1 f1e9 fb11
        0x56389f1f1020 00000090: 0004 fb01 0205 0002 020b 0101 010c f7fe
        tail: 
        0x56389f1f17f0 00000000: 1204 e3f9 05e0 01f9 000a 0911 e902 f2fc
        0x56389f1f1800 00000010: f1fc 07e8 fffb d511 f20c 0215 1201 000a
        0x56389f1f1810 00000020: f509 0ff6 0cff e7f5 f9f7 f10d 04fd f101
        0x56389f1f1820 00000030: ff09 02ff 12fc e3e8 f9f3 fc20 fff9 ed0a
        0x56389f1f1830 00000040: f6ec 21f7 02f4 d2fe f5f5 ff06 1b08 0517
        0x56389f1f1840 00000050: f70e 1ef1 0703 e206 f9e8 fb06 1804 f309
        0x56389f1f1850 00000060: 0220 12ec 0eff ddf8 04ea fb1c 0df9 f30d
        0x56389f1f1860 00000070: fce4 0210 fbf6 f0f3 f109 02fc 0a01 f701
        0x56389f1f1870 00000080: f800 fcf0 f708 e80a f5ff f5fa 0205 f60c
        0x56389f1f1880 00000090: fa10 f5f1 f60d f309 ffef f10c fefe ff1e
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_1_conv1_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 3032
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_1_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = d4ff617dac03a4bdafa8ba34d02d4eac
        head: 
        0x56389f1cca70 00000000: 30d9 fdc5 bd6c e61b 322a 3832 fe27 2822
        tail: 
        0x56389f1cca70 00000000: 30d9 fdc5 bd6c e61b 322a 3832 fe27 2822
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_1_conv1_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 48
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_1_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = 2b956d0e6e0f79adf2dee3c64acdd5c1
        head: 
        0x56389f1f0f90 00000000: f115 0bee 0cf9 0701 0700 f012 08fb f702
        0x56389f1f0fa0 00000010: df0e fe06 06fd 0809 ff09 f908 07f7 f90d
        0x56389f1f0fb0 00000020: e7f1 ed02 07fd 0808 0d17 f2f2 02f4 ef0f
        0x56389f1f0fc0 00000030: f807 07f5 090f 06fa 00fd f208 01ff 06f6
        0x56389f1f0fd0 00000040: dc13 0302 31fc 0809 000f 0610 07f4 0704
        0x56389f1f0fe0 00000050: dcf1 f223 1909 010f fb17 f714 07ed f90a
        0x56389f1f0ff0 00000060: fbfe 0efa f809 fdf3 fbfa f322 fbfe 09f5
        0x56389f1f1000 00000070: ea06 0e03 1602 0dfb 0714 031d fbf5 0ef6
        0x56389f1f1010 00000080: e7e6 f91b 1eff 010d 0d12 0a29 09fd 0603
        0x56389f1f1020 00000090: 01fd fb05 0408 09ff fe0f f8fd fb08 060c
        tail: 
        0x56389f1f17f0 00000000: ff07 fc00 fffd 0a03 fb02 00fd 0301 0101
        0x56389f1f1800 00000010: 0004 f5f8 e801 ffff f610 020e f709 fd05
        0x56389f1f1810 00000020: 070b fcfa eef5 02fb f908 0603 fcfc fcfd
        0x56389f1f1820 00000030: 0505 fb0f f3fb f9f9 0503 f70e f909 f9f6
        0x56389f1f1830 00000040: 0a03 f2f8 ec05 f702 fb0d 08f2 060b 08f6
        0x56389f1f1840 00000050: 0502 eeeb f5ee fd03 1115 01f0 0b04 02f0
        0x56389f1f1850 00000060: f6fc f2f7 ff08 fefa 1a03 f7f9 0503 f4f0
        0x56389f1f1860 00000070: 09fa 0504 1305 fe05 0205 0bf9 0314 00fa
        0x56389f1f1870 00000080: 0af8 f9ff 0dfd f9ff 0a00 0ff6 0007 00f5
        0x56389f1f1880 00000090: fb01 fa00 0e0a fdfb 13fa 1109 0301 fdf6
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_1_conv2_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4184
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_1_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = d9e4f417c0d93b8f20af000d154a56e4
        head: 
        0x56389f1ef720 00000000: 010e 0410 2922 1c14 1d00 0970 f112 2217
        tail: 
        0x56389f1ef720 00000000: 010e 0410 2922 1c14 1d00 0970 f112 2217
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_1_conv2_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 64
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_2_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = 62b7bdf4b94a453c930ff1070df85d5d
        head: 
        0x56389f1f0f90 00000000: 09f2 1324 12fa e904 01f5 ecfb 09fd 0817
        0x56389f1f0fa0 00000010: fe0a 0a09 16f5 ffec 080e f308 0bf7 faef
        0x56389f1f0fb0 00000020: ff06 f6f3 ff01 0900 0310 ff0e fef7 fff0
        0x56389f1f0fc0 00000030: 07ff 0307 1bfc 04fc fe18 e905 04f0 fafa
        0x56389f1f0fd0 00000040: f904 f7ed 0706 13ff 0113 fc05 fcfb feef
        0x56389f1f0fe0 00000050: fff9 f6e4 ee05 0d13 ff00 ff02 f30a fc02
        0x56389f1f0ff0 00000060: fffd fff7 0109 09ff fc01 f8fb f9ec 05ef
        0x56389f1f1000 00000070: 03fd fdf0 eb09 fd1a 00f5 fcfa effe 0806
        0x56389f1f1010 00000080: 09f6 0009 e006 f40a 09e5 03f1 ed0d 0a11
        0x56389f1f1020 00000090: feff 0306 02fd 0002 0b03 f709 fb06 0404
        tail: 
        0x56389f1f17f0 00000000: 01f1 fa07 04f4 fffa 03f2 0f00 fafd 0909
        0x56389f1f1800 00000010: 0507 f001 0009 f6f5 f805 fd03 0102 ff0e
        0x56389f1f1810 00000020: 00fe 0309 f901 feff fdff f604 f800 050a
        0x56389f1f1820 00000030: f8fb 07f4 0bf8 ee0b 0800 ffff 02f7 fb00
        0x56389f1f1830 00000040: 0604 ec08 fe0c 04fe f00b fe04 fbfb 080c
        0x56389f1f1840 00000050: fc04 0007 f9fd 01ff fc02 f708 f402 0004
        0x56389f1f1850 00000060: f908 22ff 08ed ef0b 0d01 ff04 0a00 f400
        0x56389f1f1860 00000070: 06ff f505 0002 04f8 f9fe fa09 fbfc 0209
        0x56389f1f1870 00000080: 0105 fc00 fdf9 fffa 03fc 0108 f603 fc09
        0x56389f1f1880 00000090: fd06 0405 0afc faf8 0bfe 0301 fefe f706
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_2_conv1_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 5336
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_2_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = 1aca4b725e7fe6e6be789f5b8f7aa1ce
        head: 
        0x56389f1ef540 00000000: e0f8 04be 2973 ca01 19fa 8e56 c44d 2ec9
        tail: 
        0x56389f1ef540 00000000: e0f8 04be 2973 ca01 19fa 8e56 c44d 2ec9
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_2_conv1_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 80
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_2_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2304 md5sum = b2de8c698454afde866608a3f127b527
        head: 
        0x56389f1f0f90 00000000: f801 07f8 12dd edf9 f8ef f4f7 0b1b 0efb
        0x56389f1f0fa0 00000010: d1f4 1709 13a2 eae6 e2ea 06ed f107 0ff9
        0x56389f1f0fb0 00000020: e1f1 0307 18ae f7fe e6f8 eced f5fd 0a0f
        0x56389f1f0fc0 00000030: eced 2be8 fa04 fad2 e1db fe04 051b 0ef7
        0x56389f1f0fd0 00000040: e9fa 1a05 26b8 ebea dcd0 16f0 e711 1310
        0x56389f1f0fe0 00000050: e201 22fb 399d ef10 ddd9 fdd6 e204 1118
        0x56389f1f0ff0 00000060: eaee 1bee de0e 0ad2 eed9 f200 0109 01fc
        0x56389f1f1000 00000070: d015 16f0 2dab 06e1 e4bb 16f2 f7f8 0711
        0x56389f1f1010 00000080: e410 1301 39a0 000a cfcb 14f0 e9fb 0719
        0x56389f1f1020 00000090: fe14 e802 fd06 070a fefc 07fe fff4 fbf0
        tail: 
        0x56389f1f17f0 00000000: 12f4 ebfe ec02 e407 1205 f20b 0c01 15ff
        0x56389f1f1800 00000010: 00fb f2fe f8f7 0301 190c ff10 fd08 fbfc
        0x56389f1f1810 00000020: fbfc f906 f209 fdff 2b0f 1428 f50e fd05
        0x56389f1f1820 00000030: 0008 0b00 1be4 07ee 2400 1515 f109 ed17
        0x56389f1f1830 00000040: 08f6 f6fb e401 08fb 270e 0208 f71d 0ff3
        0x56389f1f1840 00000050: 0de4 dce8 e806 f9fc 3301 2113 ed24 0101
        0x56389f1f1850 00000060: 0b0d fd00 02f3 09e8 25f8 1a10 f717 f818
        0x56389f1f1860 00000070: 01fe fefa e302 11f8 f913 0003 fa01 11d6
        0x56389f1f1870 00000080: 1bf7 d7f6 e616 01f8 041b 2a0d ff03 0aed
        0x56389f1f1880 00000090: 1606 f8f1 fc18 14e5 0413 2308 01fe 0517
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_2_conv2_weight_fix"
    tensor_dim: 16
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 6488
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer1_2_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 16 md5sum = bbb6793fa1c3bebe00feaba22c99a5fd
        head: 
        0x56389f1cc360 00000000: 4f19 d8ec fa07 4bf3 45da fc44 0b03 47fa
        tail: 
        0x56389f1cc360 00000000: 4f19 d8ec fa07 4bf3 45da fc44 0b03 47fa
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer1_2_conv2_bias_fix"
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 96
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 4608 md5sum = fc70e840e39ec2c6fa788b9b42655e07
        head: 
        0x56389f1f0f90 00000000: e4cb f8ff 5cf9 e80d 13ff 28f2 f6e1 0ecc
        0x56389f1f0fa0 00000010: 03c5 0e11 5af6 d214 2d1c 31e4 03a0 25d6
        0x56389f1f0fb0 00000020: 1dc1 eceb 290e b2f1 111e 2ce5 d99a 25ee
        0x56389f1f0fc0 00000030: c007 0ae3 6eb5 28ec 2217 17e4 24e9 09d8
        0x56389f1f0fd0 00000040: d1fc 24d4 5bdd 2ee9 191f 0fe6 11c8 f6d2
        0x56389f1f0fe0 00000050: feff 24bd 2b01 fedf ee3c 2d03 eecb f5da
        0x56389f1f0ff0 00000060: bd49 21d2 49bf 4423 0d2d 3b10 12df f3b9
        0x56389f1f1000 00000070: ce47 02d4 35a9 64f4 012c 2c07 f4fd efca
        0x56389f1f1010 00000080: fe42 19cd 0603 0ff0 e91c 1413 ea06 fef3
        0x56389f1f1020 00000090: 2104 ed27 0902 1dfe 143a aa23 e31f 1e41
        tail: 
        0x56389f1f20f0 00000000: fbfd c61c 1028 ea03 ec15 eb04 bc18 130f
        0x56389f1f2100 00000010: e5fc ea00 e4d3 1fe6 f3fe 060e f605 1805
        0x56389f1f2110 00000020: e800 e218 d2bb 28f6 eef2 0701 e22d 1d1d
        0x56389f1f2120 00000030: f4ea 012a bac5 28eb e7ed e4ea 1127 2014
        0x56389f1f2130 00000040: e10e fdf0 f5be 41f6 03f5 2520 f63b 1312
        0x56389f1f2140 00000050: e513 f10c eac8 2e06 fff6 0c16 0442 060b
        0x56389f1f2150 00000060: f81d fb19 dfc5 2afa f3ed f129 1430 1017
        0x56389f1f2160 00000070: d524 0609 00d1 4400 0c0a 0915 f641 f2e1
        0x56389f1f2170 00000080: eb38 fd05 ffcd 2fe0 1df5 fb2c f42c fcee
        0x56389f1f2180 00000090: fa23 0905 f3c7 17ed 12fe e728 17ee 10ef
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_conv1_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 7640
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 10
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = 4d02996b38858ee65f42526334a0ca68
        head: 
        0x56389f1c9600 00000000: f825 2a30 0311 34e0 25de fe41 bb31 cd21
        0x56389f1c9610 00000010: 14ec 3fcc dc3b 42f9 ef27 2147 de43 18eb
        tail: 
        0x56389f1c9600 00000000: f825 2a30 0311 34e0 25de fe41 bb31 cd21
        0x56389f1c9610 00000010: 14ec 3fcc dc3b 42f9 ef27 2147 de43 18eb
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_conv1_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 112
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 9216 md5sum = 37f666bef69a1b643b7e7f63c7ca9abe
        head: 
        0x56389f1f0f90 00000000: fff5 10c9 1009 edf5 e2e8 f9a0 6004 f3ff
        0x56389f1f0fa0 00000010: 09fd fb2f 37da faf7 04e7 11d9 2e00 f327
        0x56389f1f0fb0 00000020: ecf5 0fd5 0a1a fc16 fb00 06ef 06f9 18ea
        0x56389f1f0fc0 00000030: fa01 29e1 0c2d f6eb e6e6 fbb8 0107 e60e
        0x56389f1f0fd0 00000040: f6fc e501 e707 1711 0930 d632 c5d6 20e5
        0x56389f1f0fe0 00000050: dfee 0ffa e740 17e1 f32c fe1d edfb fdf3
        0x56389f1f0ff0 00000060: 1af2 04df 16dd dc07 e120 fbbd 691d 00eb
        0x56389f1f1000 00000070: 19fc dd11 1cf8 c5fc 15ef 14d0 1de8 f3ff
        0x56389f1f1010 00000080: 14e8 f5d5 1106 ee0b ec15 071e 07c9 38f8
        0x56389f1f1020 00000090: eaf8 cee2 0c32 d805 eec3 10d6 06f1 f0e4
        tail: 
        0x56389f1f32f0 00000000: 0af0 20d3 e7ff 0205 e6e4 f6e2 d6f5 3104
        0x56389f1f3300 00000010: faea f708 1cf1 d7e2 07e9 f365 fce0 09fa
        0x56389f1f3310 00000020: fafb 03e1 00ef 13fe 10f7 fa00 f0e8 2ff7
        0x56389f1f3320 00000030: f9ce 1704 0c01 04e2 070c ed3f ef0d fefd
        0x56389f1f3330 00000040: 0307 07e3 f0fc 0ffb e2df effc e0d9 0105
        0x56389f1f3340 00000050: f3f4 fc14 02f1 f705 f7d8 1040 f117 02e0
        0x56389f1f3350 00000060: 0df0 15e2 f3fb 02fc e5ed e6f3 f3f5 1b08
        0x56389f1f3360 00000070: e9fe 09fe 29ff c0fa e5d3 f45e f5d9 05f1
        0x56389f1f3370 00000080: 06ea 0bf3 ffec f50d 0217 e3e9 e4e7 21f3
        0x56389f1f3380 00000090: ecf5 13ff 1b07 f6fe eeee d838 f9e2 050e
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_conv2_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 9944
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = aaf791ed2b223fdd583121bd96be0e5f
        head: 
        0x56389f1eb4a0 00000000: 2521 d0fc eefd 311d f900 1818 4a11 1012
        0x56389f1eb4b0 00000010: 3708 d209 3221 2b20 354e 1c1b 1f13 265c
        tail: 
        0x56389f1eb4a0 00000000: 2521 d0fc eefd 311d f900 1818 4a11 1012
        0x56389f1eb4b0 00000010: 3708 d209 3221 2b20 354e 1c1b 1f13 265c
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_conv2_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 144
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_shortcut_0_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 512 md5sum = d53459dc30e4ccf5333f783c3642da11
        head: 
        0x56389f1d2d80 00000000: 0ee3 f6d6 2c23 0d0c 1207 4634 03e0 14de
        0x56389f1d2d90 00000010: 271c 00c3 b8e4 3adb f411 e521 3be2 fe11
        0x56389f1d2da0 00000020: 1923 02e6 f819 1ff3 15c5 f32e fbf5 03ce
        0x56389f1d2db0 00000030: 142f 1a18 0700 05f2 caff 1f9b 083a ec12
        0x56389f1d2dc0 00000040: f219 ea20 fde8 160e 10fa e928 ed05 3215
        0x56389f1d2dd0 00000050: b721 0d1c 0fed 2011 ee01 5308 1615 08e6
        0x56389f1d2de0 00000060: d811 1704 0a08 ddf4 cff6 08c6 1ef6 d30a
        0x56389f1d2df0 00000070: ed05 0ac9 e805 0ff1 f6e7 edfd 3bd3 dee1
        0x56389f1d2e00 00000080: f2ef 0613 1215 d00b 2515 f8ce eafe 0cdd
        0x56389f1d2e10 00000090: 00d5 0703 14e4 070d 153d c330 ead3 1b1a
        tail: 
        0x56389f1d2ee0 00000000: f8e3 e9f1 18fe f6f4 1b02 ec39 d0e7 fc0e
        0x56389f1d2ef0 00000010: ebdf f3f4 1fcd 26f5 f1df 3829 e825 08f9
        0x56389f1d2f00 00000020: 2b00 f4eb d5fb 08fd 0a09 0945 0ebf 1bfb
        0x56389f1d2f10 00000030: 033e f8fb f7f3 fef5 f430 2c38 02d1 e909
        0x56389f1d2f20 00000040: c436 f706 657f 3710 ffe6 1402 1811 e74e
        0x56389f1d2f30 00000050: fedb fb0c 0ce8 0611 12e9 f70e eee6 f8f8
        0x56389f1d2f40 00000060: ebed fb25 24eb f003 d714 fdd3 0af1 2525
        0x56389f1d2f50 00000070: 11ce 41db f205 f105 dc08 61d3 25f9 12ee
        0x56389f1d2f60 00000080: ef20 fbea 8e09 d50a 1e0e 1c26 fe54 21ee
        0x56389f1d2f70 00000090: eeff 1ffc 1ee6 e215 ed2a 1708 e124 d7f5
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 1
        value: 1
        value: 16
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_shortcut_0_weight_fix"
    tensor_dim: 32
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 14552
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_0_shortcut_0_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = b2db83f9d403d447fbab20460f97d53c
        head: 
        0x56389f1ced40 00000000: e301 02ff f4e2 2225 14fc d706 1cf6 1400
        0x56389f1ced50 00000010: 0506 fd01 1a02 1603 f5e8 b615 07fe fafe
        tail: 
        0x56389f1ced40 00000000: e301 02ff f4e2 2225 14fc d706 1cf6 1400
        0x56389f1ced50 00000010: 0506 fd01 1a02 1603 f5e8 b615 07fe fafe
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_0_shortcut_0_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 176
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_1_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 9216 md5sum = 36bd02b2ed4e0c29905af10406d210e4
        head: 
        0x56389f1f0f90 00000000: cf1a 161c e9e6 fc0b ed08 f3f2 20ec 1700
        0x56389f1f0fa0 00000010: fc2a 033c 3fc5 dd09 f81a f111 f3db d616
        0x56389f1f0fb0 00000020: e31d 0402 d7e1 1a2d dbf3 e3f1 1de2 1a10
        0x56389f1f0fc0 00000030: d21c f845 2cc8 ddec ed0f de21 eaf1 d319
        0x56389f1f0fd0 00000040: f214 001c ffd3 1022 dafd ebf8 3bed 1423
        0x56389f1f0fe0 00000050: aef9 eb38 38d3 fb08 0be2 ed15 eb13 e106
        0x56389f1f0ff0 00000060: dcf6 e0fe 03eb 0c02 0cf0 49df f001 19fa
        0x56389f1f1000 00000070: f902 300f e0dd cde4 f910 00e3 fc08 ff23
        0x56389f1f1010 00000080: 04f2 d5d5 1f42 e9ed 1ef2 1fed ea35 10dc
        0x56389f1f1020 00000090: f701 24fb c6f5 e9fe 121f f1e3 daf0 1629
        tail: 
        0x56389f1f32f0 00000000: 49df d515 cc15 0336 2ed7 31f4 e7d9 12c8
        0x56389f1f3300 00000010: cdeb 09ee 03f9 00ed 0307 0502 f839 db0b
        0x56389f1f3310 00000020: 20de 020f f930 e412 f0f0 16fc 42dd 08f6
        0x56389f1f3320 00000030: 08d8 1ce5 3402 12fe 3004 3af4 b8f1 f6d7
        0x56389f1f3330 00000040: c8f9 e8e4 ff41 03f7 233a ef21 080b 12fc
        0x56389f1f3340 00000050: f1fc 08fd fbff 3ad8 f609 2a00 0a12 02e8
        0x56389f1f3350 00000060: c7e1 d61a d3c4 1ef0 0513 f4f6 f9e6 2bda
        0x56389f1f3360 00000070: e1f2 e9d9 ffd6 eecd e7ee 0409 2615 e027
        0x56389f1f3370 00000080: 14ce cb21 c4ed 02fa 19f5 08dd fcd8 18cb
        0x56389f1f3380 00000090: cbb4 efc2 0ac7 c3e3 f2d0 e504 1230 b131
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_1_conv1_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 14808
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 10
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_1_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = 3d77ed64ac3424a18aa8f4afe5c3c1b4
        head: 
        0x56389f1c87e0 00000000: fa0d 4208 e040 291f 410a f552 0946 5002
        0x56389f1c87f0 00000010: eea5 0e93 4330 ff9a e511 5b27 18aa 1d01
        tail: 
        0x56389f1c87e0 00000000: fa0d 4208 e040 291f 410a f552 0946 5002
        0x56389f1c87f0 00000010: eea5 0e93 4330 ff9a e511 5b27 18aa 1d01
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_1_conv1_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 208
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_1_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 9216 md5sum = 0fae149b36004b475085ffeed151603d
        head: 
        0x56389f1f0f90 00000000: 0505 fa07 081b faf5 08f9 08ec 06fb 0407
        0x56389f1f0fa0 00000010: 1215 ea05 fe05 18e5 0505 eaed 0202 f508
        0x56389f1f0fb0 00000020: fdfb 0f02 091c 030d 04f2 fdda fc04 fc09
        0x56389f1f0fc0 00000030: f311 eff4 f910 07ee 0bfa ecfa 1700 f80c
        0x56389f1f0fd0 00000040: fb05 fc06 08f9 0f0d 00ee 05e4 eeed 1109
        0x56389f1f0fe0 00000050: f502 fcf7 f310 04f0 0201 ec00 0de8 f2fa
        0x56389f1f0ff0 00000060: 100e 01fe 091a 04fc ebf9 fcfe 04fc e4fa
        0x56389f1f1000 00000070: 1c07 fe0a f20b 0af4 1208 dbe7 0cf7 ed16
        0x56389f1f1010 00000080: 0a0f 0505 fc01 0afd ea04 fce7 05ff f106
        0x56389f1f1020 00000090: 09f4 f304 f203 f6fe 090b d5e8 1fef ee19
        tail: 
        0x56389f1f32f0 00000000: ecff 02fe e4eb 0b08 11db fbe8 e9fb f1e0
        0x56389f1f3300 00000010: d8ec e9ec f002 e70a 01f9 08f4 f203 0e06
        0x56389f1f3310 00000020: fe0b 04f6 f9ed ed05 06fe 18e5 e7fc f5f3
        0x56389f1f3320 00000030: 0302 ede8 f30d ed05 faf7 f9f0 fcf2 0de7
        0x56389f1f3330 00000040: fdfe 04fe ebf7 f801 e60a 0eeb 0106 fcee
        0x56389f1f3340 00000050: fbd1 f714 f3f4 09f9 1501 06e8 fef8 e502
        0x56389f1f3350 00000060: fd0e faf8 e5ef f405 fee1 05ed 05f8 f8e1
        0x56389f1f3360 00000070: f4d8 d615 e3ee df1a f9fb 0cf6 09e7 fa01
        0x56389f1f3370 00000080: 0e0c 0a07 f4e7 ef05 e7e7 1eea f6fe 01ef
        0x56389f1f3380 00000090: 14e5 ef25 effa ee04 f2ed 0500 fbe0 15f1
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_1_conv2_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 19416
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_1_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = 88460599e63517c10b00d9293d936f66
        head: 
        0x56389f080340 00000000: 0b13 062f 14f9 fdf4 dbb5 ea1f e008 1405
        0x56389f080350 00000010: 15e7 f4f1 21fe f110 1efa 302e fe0d f131
        tail: 
        0x56389f080340 00000000: 0b13 062f 14f9 fdf4 dbb5 ea1f e008 1405
        0x56389f080350 00000010: 15e7 f4f1 21fe f110 1efa 302e fe0d f131
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_1_conv2_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 240
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_2_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 9216 md5sum = 5de3d8238c928e5739a4b91f3b0d3d72
        head: 
        0x56389f1f0f90 00000000: fd04 fe2b 0812 fe1d 0501 f905 f1f1 f01c
        0x56389f1f0fa0 00000010: fe24 fb0e 0613 e400 ef0d fcfa 0f06 f0ea
        0x56389f1f0fb0 00000020: f9fe f211 1002 fe04 0408 fd09 090b f9fa
        0x56389f1f0fc0 00000030: ffff ef0c eb11 fe02 fa01 020b 120e f601
        0x56389f1f0fd0 00000040: 0bf4 000c 08f2 0306 07fd fff7 ffee 08ec
        0x56389f1f0fe0 00000050: 0800 0a10 f906 07f7 fa02 08f7 1a14 f904
        0x56389f1f0ff0 00000060: f6ff 0213 070c 0116 f7ff f1fa 00f5 010e
        0x56389f1f1000 00000070: 0d05 f512 0e02 eefd f9fc f5fa f7ef f2f4
        0x56389f1f1010 00000080: f0f0 f6f6 01f1 fbf3 0315 f7fe 06ff 01f1
        0x56389f1f1020 00000090: 13e9 f50c f7fb 0bfc 00f1 fe0d fdf4 f009
        tail: 
        0x56389f1f32f0 00000000: f701 0900 faf5 f705 fbff 0a04 09fc 01f4
        0x56389f1f3300 00000010: f00a 06ff 0705 10fd 0500 0bf7 f5f4 010e
        0x56389f1f3310 00000020: fc02 0afd f4f6 f7fb 0702 0f03 fdf7 06f8
        0x56389f1f3320 00000030: f609 10fc 0007 05f5 fdff 10f7 f9fe 030d
        0x56389f1f3330 00000040: f4fc 0409 f1f4 ff0d 08f3 06f4 ff06 10fc
        0x56389f1f3340 00000050: f2f8 fe03 fefa fee8 06f8 07fc fb03 fe03
        0x56389f1f3350 00000060: f601 0606 f7f4 f806 f8f8 07f3 08fd fe01
        0x56389f1f3360 00000070: f006 fa00 fcfa 02f6 0bf9 fffb faf4 fd07
        0x56389f1f3370 00000080: fd00 00ff f2f9 f3f5 f8fe 04f8 fbf3 fff8
        0x56389f1f3380 00000090: f60d fefd fa01 fefc 01fb 04ff 00ff fe07
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_2_conv1_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 24024
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 9
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_2_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = d57c0468e7635060a625b7326b06cb7e
        head: 
        0x56389f1c7df0 00000000: 08d8 2129 ed07 f6bc ee22 1a2f 31d7 2cf1
        0x56389f1c7e00 00000010: fc09 d707 0635 f021 250c 21d5 12d5 09fe
        tail: 
        0x56389f1c7df0 00000000: 08d8 2129 ed07 f6bc ee22 1a2f 31d7 2cf1
        0x56389f1c7e00 00000010: fc09 d707 0635 f021 250c 21d5 12d5 09fe
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_2_conv1_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 272
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_2_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 9216 md5sum = f865dfcffc739e862d35b7c40370bcaf
        head: 
        0x56389f1f0f90 00000000: 2602 251d 1022 f409 fc15 d7d5 1603 f8fd
        0x56389f1f0fa0 00000010: 02fe e40b 0709 f5f8 15df fee9 e31e 03fb
        0x56389f1f0fb0 00000020: fdec fcfd 0511 e3db 0709 fcf8 0702 e8f5
        0x56389f1f0fc0 00000030: 0c02 e7e3 2511 f1e6 0fe6 0e13 d710 0a00
        0x56389f1f0fd0 00000040: f9d3 eb01 fb1a dedc e507 2629 0502 f8f6
        0x56389f1f0fe0 00000050: 160f d8f1 1918 d8e0 fafa 1526 cb2a 0cf9
        0x56389f1f0ff0 00000060: 09ef 3a33 2706 e503 05f5 efc9 06e3 ecf4
        0x56389f1f1000 00000070: f2f0 c4f7 0cf6 0305 fbd6 0a09 cf27 03f6
        0x56389f1f1010 00000080: efdf 0e0f 0ff3 d6e5 18d6 06e3 ffe5 f4f6
        0x56389f1f1020 00000090: f5e5 c7f4 120b 0404 12ee 0a1c be26 f6fd
        tail: 
        0x56389f1f32f0 00000000: 0ff2 f5eb d8f6 fcfe f5ec 021a ffec f80a
        0x56389f1f3300 00000010: f612 091d 0f27 07f3 ffe8 06f2 f6f4 f610
        0x56389f1f3310 00000020: f6ef ed14 eef3 f402 f0eb 25fd 05f7 0e09
        0x56389f1f3320 00000030: 170d f710 1a00 f6e7 ed10 0419 edfc dc0e
        0x56389f1f3330 00000040: 10f9 17f7 e0f5 f912 f500 f519 00ed 0305
        0x56389f1f3340 00000050: e905 2117 1b0c ea03 fcf3 f1dc e61b 0515
        0x56389f1f3350 00000060: f1fd 090a e0e5 f3f6 fdfa 0016 f5ef f607
        0x56389f1f3360 00000070: 020b 111d 1432 0df4 04d6 01f6 e605 0501
        0x56389f1f3370 00000080: ebe8 f61f f2f1 fe05 170d 0801 fef0 fd04
        0x56389f1f3380 00000090: 03fb 0e10 1d0b ffdf f3f7 0716 def9 f3ff
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_2_conv2_weight_fix"
    tensor_dim: 32
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 28632
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer2_2_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 32 md5sum = 675090c732ebb65eaebd19fd473f6f43
        head: 
        0x56389f1eb4a0 00000000: 3cd6 28fa ef15 071f 03f3 e031 bd3f fce5
        0x56389f1eb4b0 00000010: e820 042c 1d1a 8d17 49fd 2f29 0322 ed29
        tail: 
        0x56389f1eb4a0 00000000: 3cd6 28fa ef15 071f 03f3 e031 bd3f fce5
        0x56389f1eb4b0 00000010: e820 042c 1d1a 8d17 49fd 2f29 0322 ed29
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer2_2_conv2_bias_fix"
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 304
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 18432 md5sum = 202a2edb4cc2e389b235b4e54768aa2f
        head: 
        0x56389f1f0f90 00000000: f8f5 000f 04fb f7e8 1dfc 0e06 f8f7 00dd
        0x56389f1f0fa0 00000010: f11b fcfa fa09 0ff7 04fa 070c 06fb fe18
        0x56389f1f0fb0 00000020: f0e5 fb11 ff0d e801 0bec 0aff f403 fbfb
        0x56389f1f0fc0 00000030: e409 ebfc f8f7 0005 02ec fd07 fcec e116
        0x56389f1f0fd0 00000040: f4fb 110f 0819 e815 06e5 03f7 fe0c fc09
        0x56389f1f0fe0 00000050: f6ef ea04 09f8 ef1c 0be5 03f8 ecf6 ed10
        0x56389f1f0ff0 00000060: f9f6 faf7 fafb ed10 1601 030b eefd 04fe
        0x56389f1f1000 00000070: fced 0cfe 03fc 0401 03f6 f5fc f5f0 f117
        0x56389f1f1010 00000080: f4e9 f5fc 000d ee18 07e4 f2fc f505 020c
        0x56389f1f1020 00000090: f2ed f7f8 ffea eb02 f9ee e606 f7f2 e709
        tail: 
        0x56389f1f56f0 00000000: fafd f0fa f7e5 0dff 0b00 08fa e906 ff02
        0x56389f1f5700 00000010: fa05 13e5 f5f9 06e2 eafb fd11 f201 05f9
        0x56389f1f5710 00000020: ef0a f2f3 eeda 1202 0d05 f9f6 ed08 fe07
        0x56389f1f5720 00000030: f100 fdfc f9f5 03f0 fcf4 ec07 13fa fb04
        0x56389f1f5730 00000040: fbff 0bfa f4f3 ee16 18da 0bf0 00fe 0a08
        0x56389f1f5740 00000050: 0d0f 06f5 13ed f0e8 e9ff 0cf3 e2f8 17eb
        0x56389f1f5750 00000060: ed05 08f0 e3e5 fa18 0fed f9f4 faf8 ee16
        0x56389f1f5760 00000070: 02fc fdf1 05ee 03ec dff9 05f2 e7f5 10ea
        0x56389f1f5770 00000080: f605 0ae8 efe7 0116 0300 f5f1 f305 f50f
        0x56389f1f5780 00000090: f3f7 f2f5 f7f2 0aed f800 f9e6 f7ef 04fe
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_conv1_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 33240
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 10
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 58a21429932f951c7c7fb3fc63961bc0
        head: 
        0x56389f1cc310 00000000: 5ab5 eb49 1bbd f347 1497 5b71 a61e 5f01
        0x56389f1cc320 00000010: 3d9c 33bd b8ec 5617 4c4c 321c c042 38d1
        0x56389f1cc330 00000020: 5f05 5c57 3206 0e96 4451 ecf1 f652 9f3e
        0x56389f1cc340 00000030: 4fff 34e3 95e4 461b 1d5b 3fd3 4e99 1c65
        tail: 
        0x56389f1cc310 00000000: 5ab5 eb49 1bbd f347 1497 5b71 a61e 5f01
        0x56389f1cc320 00000010: 3d9c 33bd b8ec 5617 4c4c 321c c042 38d1
        0x56389f1cc330 00000020: 5f05 5c57 3206 0e96 4451 ecf1 f652 9f3e
        0x56389f1cc340 00000030: 4fff 34e3 95e4 461b 1d5b 3fd3 4e99 1c65
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_conv1_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 336
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 36864 md5sum = 1dc39dbe7a76870b8894c21d8650d533
        head: 
        0x56389f1f0f90 00000000: 2401 ecee fefc 04fa f9ee fecc 0eef fb0c
        0x56389f1f0fa0 00000010: cdd5 0cf7 18fe fbf7 0b11 fe0d f803 170f
        0x56389f1f0fb0 00000020: 25f7 0a38 0a07 ea08 f7eb 29f6 13fb 38fe
        0x56389f1f0fc0 00000030: ff03 f33d f2ff 11e9 05c4 fbf4 f310 fb24
        0x56389f1f0fd0 00000040: 0300 fa08 fb01 0615 faf2 0ffd 21f3 04ed
        0x56389f1f0fe0 00000050: deb1 e3e2 0901 f8e8 e820 0719 faec 150f
        0x56389f1f0ff0 00000060: 2cfb e129 06ec f00b f908 0cf6 0b1e 3303
        0x56389f1f1000 00000070: e905 eb33 0500 f005 06c6 ec14 f2de f01f
        0x56389f1f1010 00000080: 1bf9 0306 f602 f806 f81c 2205 07fc db0f
        0x56389f1f1020 00000090: e8e9 f7fd e9fe e8e3 eafe 0114 0703 1705
        tail: 
        0x56389f1f9ef0 00000000: 06ea 07f9 13f0 fd1a fe0a fcf8 0b07 040e
        0x56389f1f9f00 00000010: 0309 f6f4 e511 11fd 09eb f90e fe08 f915
        0x56389f1f9f10 00000020: 07e4 fbff f808 f0f1 fc04 f600 f402 fc02
        0x56389f1f9f20 00000030: f2f9 0a19 15f9 fd04 ecfb f7fb fffc f915
        0x56389f1f9f30 00000040: 19f9 f4fc 0806 ee0f e108 0d0e fdf8 21ef
        0x56389f1f9f40 00000050: 0301 eff8 dd18 fbfe 19ff fb14 fd04 fc2f
        0x56389f1f9f50 00000060: f2f2 07fb 0011 ed17 0008 1ffe e1fe 0303
        0x56389f1f9f60 00000070: 0a0c ee12 f2ec fa0b f5ed faf5 ee05 0300
        0x56389f1f9f70 00000080: 16fc e71d 13f7 ec05 f30f 1106 042a 1c0c
        0x56389f1f9f80 00000090: 0801 f1fa c5e7 0a00 f8f6 0214 fad1 f723
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_conv2_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 42456
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 7e1d230677516b973eaa9de704d765bd
        head: 
        0x56389f1cc310 00000000: 0e1a 03a3 2b50 1021 2935 07ea 4162 4a21
        0x56389f1cc320 00000010: 1a1b 370c 33de 77e8 f063 fd64 5c2f 5743
        0x56389f1cc330 00000020: 4c19 fa62 0af5 e8bb 451b cd1c 83f0 0201
        0x56389f1cc340 00000030: 2a2a 2c25 f60c 19e3 1448 3165 44f9 0704
        tail: 
        0x56389f1cc310 00000000: 0e1a 03a3 2b50 1021 2935 07ea 4162 4a21
        0x56389f1cc320 00000010: 1a1b 370c 33de 77e8 f063 fd64 5c2f 5743
        0x56389f1cc330 00000020: 4c19 fa62 0af5 e8bb 451b cd1c 83f0 0201
        0x56389f1cc340 00000030: 2a2a 2c25 f60c 19e3 1448 3165 44f9 0704
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_conv2_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 400
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_shortcut_0_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 2048 md5sum = aa2f590757cb00a8bf5682b5d66c23ed
        head: 
        0x56389f1f0f90 00000000: 000a 5eb7 d4d0 dd20 f9da e01e f4ff 26e5
        0x56389f1f0fa0 00000010: e2f2 e82f 0adc e209 05df cd25 c8d7 e800
        0x56389f1f0fb0 00000020: dbd5 da10 fa14 2f17 0a1c ea18 e2d4 ca20
        0x56389f1f0fc0 00000030: 2306 e2eb dbee d3fb ef1a b40c 1320 12e7
        0x56389f1f0fd0 00000040: edff e5ee 1c3a 08db 44f4 0b24 f4ef 13d7
        0x56389f1f0fe0 00000050: 1b05 fa00 06f1 1141 0c0b f8e2 1706 23f5
        0x56389f1f0ff0 00000060: c706 01fe 4c15 22e5 20fa dff3 0ff4 e609
        0x56389f1f1000 00000070: 132e e409 e116 fcec 06e2 d606 1fe8 ebc7
        0x56389f1f1010 00000080: f2da c4f6 f905 00ed fa21 0c18 f506 1710
        0x56389f1f1020 00000090: 1304 f013 1efe 05f8 f806 4602 1404 f416
        tail: 
        0x56389f1f16f0 00000000: e12f d5ed 1713 1723 2b00 e921 5b19 0900
        0x56389f1f1700 00000010: 0075 1e1a eadc c30c 0cfd b0a2 0fe6 35c5
        0x56389f1f1710 00000020: ea1b 07f2 3616 fddc ea0a 03ec 16fb f902
        0x56389f1f1720 00000030: faf0 f505 0b1e fb0d f9e2 1d08 07ea f7ff
        0x56389f1f1730 00000040: 000a 04f7 fef6 fdee ebf1 0508 fe01 0f0b
        0x56389f1f1740 00000050: 0a0d 1705 fff9 edea 18fd f6fe e3f9 1b0b
        0x56389f1f1750 00000060: e904 d4ea f8e9 01f8 f615 ed2e 3fe8 e6e6
        0x56389f1f1760 00000070: fb0b f70d f415 f802 09e2 01ec df0c 0304
        0x56389f1f1770 00000080: 02fc f4d6 cc0a 2e00 f3c7 ea1c 1826 4603
        0x56389f1f1780 00000090: fbed 1de9 f11b faca 030f fe4e 2e10 1929
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 1
        value: 1
        value: 32
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_shortcut_0_weight_fix"
    tensor_dim: 64
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 60888
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 9
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_0_shortcut_0_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = a2eb30b38b94e9a647ab5d06c6a39acc
        head: 
        0x56389f1cc310 00000000: 2122 aafa dce0 07f6 15cc e609 250d 3014
        0x56389f1cc320 00000010: 15f5 f8f2 96e3 2d03 1002 d8c4 e03f d3c4
        0x56389f1cc330 00000020: 5a19 e020 d6c1 3eff 2ff3 0ae0 e6d9 1117
        0x56389f1cc340 00000030: f0f7 f6da e0e1 1dbe d9af d4e1 e8d9 08cb
        tail: 
        0x56389f1cc310 00000000: 2122 aafa dce0 07f6 15cc e609 250d 3014
        0x56389f1cc320 00000010: 15f5 f8f2 96e3 2d03 1002 d8c4 e03f d3c4
        0x56389f1cc330 00000020: 5a19 e020 d6c1 3eff 2ff3 0ae0 e6d9 1117
        0x56389f1cc340 00000030: f0f7 f6da e0e1 1dbe d9af d4e1 e8d9 08cb
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_0_shortcut_0_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 464
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_1_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 36864 md5sum = 2615a2786a0cbb37bb241e09e7f665af
        head: 
        0x56389f1f0f90 00000000: 202b ef1d 1af6 092a edeb 1713 01f3 20e3
        0x56389f1f0fa0 00000010: f2e3 2401 e3ed 1906 e1ea 09e3 f6ed f80d
        0x56389f1f0fb0 00000020: 0b08 e615 042f 16e5 16ef fbcd 0fe9 1204
        0x56389f1f0fc0 00000030: 01f1 dede 1101 11f5 eb16 e20a f8ea 0230
        0x56389f1f0fd0 00000040: 260d f10c 0ffd f814 eb03 0f11 d0f9 1aee
        0x56389f1f0fe0 00000050: f3ec 09ff eef3 23f4 f1dd 16fd e5f7 14fb
        0x56389f1f0ff0 00000060: f6e3 db10 1611 ebf2 11e6 edde 0ede 01f4
        0x56389f1f1000 00000070: f8d6 d302 f6fd d900 e81c fd04 ffcb 0035
        0x56389f1f1010 00000080: fd16 f904 17ff d1e3 f7ed 002d e30a 2614
        0x56389f1f1020 00000090: ec0c fb0b fbf2 0705 fcd0 10f8 eb0c fbf8
        tail: 
        0x56389f1f9ef0 00000000: db1a 24e1 e929 1d0b 44f9 0b22 0c10 fc24
        0x56389f1f9f00 00000010: 1e19 563a 11dd c500 1933 dcfc 1d09 effb
        0x56389f1f9f10 00000020: 01eb 10d5 f7fc ead3 1c2f 1519 f0e8 e3bd
        0x56389f1f9f20 00000030: e6e4 f126 0700 eac3 2be3 d60f 36fc f5ed
        0x56389f1f9f30 00000040: f3f2 2ed9 f3ea 31f3 e7ea 250b e01f ed21
        0x56389f1f9f40 00000050: fefd 1d07 02e8 c8f8 f91e 0e14 e423 00f3
        0x56389f1f9f50 00000060: f1c8 f806 02ee 1802 35f6 f9f1 1cc4 19d7
        0x56389f1f9f60 00000070: f702 e123 e011 d916 16e6 04ef 0218 fc19
        0x56389f1f9f70 00000080: e1f6 3ee4 e0d7 391b c9fe f72c 200f 6220
        0x56389f1f9f80 00000090: e800 f562 0426 0de8 f31d f626 df4c dbf9
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_1_conv1_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 61912
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 9
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_1_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 1a085fa9608cf8d7b72e681162029642
        head: 
        0x56389f1cc310 00000000: 112e ada0 3b1f d522 e5ba 0559 9eb4 4f12
        0x56389f1cc320 00000010: 98a7 dafa 3f12 f1ba 27ba 10b0 f012 a6ff
        0x56389f1cc330 00000020: 0c93 31a8 aeec da30 25ad 1643 1e48 21d3
        0x56389f1cc340 00000030: 16f9 ba24 0341 c2a6 98c4 aeb1 16e7 b9bf
        tail: 
        0x56389f1cc310 00000000: 112e ada0 3b1f d522 e5ba 0559 9eb4 4f12
        0x56389f1cc320 00000010: 98a7 dafa 3f12 f1ba 27ba 10b0 f012 a6ff
        0x56389f1cc330 00000020: 0c93 31a8 aeec da30 25ad 1643 1e48 21d3
        0x56389f1cc340 00000030: 16f9 ba24 0341 c2a6 98c4 aeb1 16e7 b9bf
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_1_conv1_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 528
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_1_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 36864 md5sum = 442795b73d9417d3b8a2345bad283e69
        head: 
        0x56389f1f0f90 00000000: eff6 fe11 0208 f413 07f3 04f5 f62e 0f18
        0x56389f1f0fa0 00000010: 10c3 3114 000b 0ae8 1cea 0cf9 170f 070b
        0x56389f1f0fb0 00000020: f3ea 1112 1411 f707 0e02 09fd 102c 0b07
        0x56389f1f0fc0 00000030: f506 19fc 02ee 0929 24f7 1feb feec fef2
        0x56389f1f0fd0 00000040: fb00 0027 09fd e719 14f4 1006 0019 01f5
        0x56389f1f0fe0 00000050: 00d4 25f3 0a0b 19fd 36f6 080d 2429 130c
        0x56389f1f0ff0 00000060: 0717 ed13 21f6 f81c 10f8 f7fc 0f2d f7fa
        0x56389f1f1000 00000070: fb02 27f0 f5f5 09fc 1c0b 23e1 fa02 02f3
        0x56389f1f1010 00000080: faff 1413 1a03 df09 06fa 08e8 07fe f6e0
        0x56389f1f1020 00000090: ffe5 04e1 f910 0bec 20ff 220f 2d1f f507
        tail: 
        0x56389f1f9ef0 00000000: f0f3 1002 f6e8 ecfb 16ef fd06 07ee ffe8
        0x56389f1f9f00 00000010: fb14 f2f1 01f2 f9d9 2018 e7fe d617 01f5
        0x56389f1f9f10 00000020: fbff 04fe 0304 fe12 eef4 f905 02e1 ff1a
        0x56389f1f9f20 00000030: dd01 0d18 07f7 24eb ff10 f9fb 1003 fdfd
        0x56389f1f9f30 00000040: f9e4 41f1 04dd f20d ebe9 f2f9 14e4 ebee
        0x56389f1f9f40 00000050: fee5 f10b 1502 f503 11fd f4f2 cff8 fcec
        0x56389f1f9f50 00000060: f3ef f3f1 10ee 1901 0bfd f810 f8f5 e60c
        0x56389f1f9f60 00000070: 0800 15fb 03fe 12ed 0921 1c12 0a0d fa03
        0x56389f1f9f70 00000080: e706 0fee f8d9 1a08 dae5 e4f1 0eeb 17ef
        0x56389f1f9f80 00000090: e9e9 0111 fd03 110e 29f0 f9e3 eb07 02f6
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_1_conv2_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 80344
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_1_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 38bb70a3027d2ae1f4aec1551a3e072a
        head: 
        0x56389f1cc310 00000000: 9d2d caef 19c3 f928 2702 2125 2c2f 08f3
        0x56389f1cc320 00000010: 2e2f e517 2638 2c01 f04b 109f 4cdc 01d0
        0x56389f1cc330 00000020: c13d db34 ee00 e998 ee3b de0d e92f ebbd
        0x56389f1cc340 00000030: def7 dd11 e1f7 3712 df1a 32db fde5 0ff5
        tail: 
        0x56389f1cc310 00000000: 9d2d caef 19c3 f928 2702 2125 2c2f 08f3
        0x56389f1cc320 00000010: 2e2f e517 2638 2c01 f04b 109f 4cdc 01d0
        0x56389f1cc330 00000020: c13d db34 ee00 e998 ee3b de0d e92f ebbd
        0x56389f1cc340 00000030: def7 dd11 e1f7 3712 df1a 32db fde5 0ff5
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_1_conv2_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 592
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_2_conv1_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 36864 md5sum = ec4dfda64846294590f6e442f70a55d7
        head: 
        0x56389f1f0f90 00000000: 0b0b cf2d 050d 44d9 3005 e4d5 290a 5f04
        0x56389f1f0fa0 00000010: e509 38d8 eb0d f9ff 1cfe c5cf 09e2 1726
        0x56389f1f0fb0 00000020: 1c15 f3ed 132f f62f e2e5 9f2f 05fb 12b6
        0x56389f1f0fc0 00000030: 0ce8 0009 28eb 1cf9 0de8 d1f3 06c0 051b
        0x56389f1f0fd0 00000040: d333 033c 18ec 14d6 0ad1 ceee 1804 2c0b
        0x56389f1f0fe0 00000050: 15f4 1d9c fa49 e802 130e e9d6 dbec f83e
        0x56389f1f0ff0 00000060: 30eb d3cc 10d2 d3f1 c7cf d7e3 087f f4c4
        0x56389f1f1000 00000070: 4214 0203 2af2 3508 c20b 1e06 dfe7 0df6
        0x56389f1f1010 00000080: bd61 39cb 13be 2619 32c6 d6e5 13e2 1ef8
        0x56389f1f1020 00000090: 11f6 c88d 184d e116 162a e1b5 d914 bd37
        tail: 
        0x56389f1f9ef0 00000000: e119 fb09 180e 16ee e3f0 e414 f4ea 1b0b
        0x56389f1f9f00 00000010: 0c00 051d 12ea 0007 0cdd f2fb f8ee 0ce6
        0x56389f1f9f10 00000020: d5e4 effa fcf4 31dc d7e0 18f6 0f22 e5f0
        0x56389f1f9f20 00000030: f336 fc0b f4f0 d8e4 f2ff f51a f017 09db
        0x56389f1f9f30 00000040: f132 1917 08ff 01f6 e6e9 e708 ea01 1219
        0x56389f1f9f40 00000050: 090b f414 fbd8 ff05 1cf1 fdee 2309 05f9
        0x56389f1f9f50 00000060: c4fd e0ec 0dfb 0ef1 e7fe 1cf0 134d 05ec
        0x56389f1f9f60 00000070: 0023 f504 f8fc dae7 e909 e011 fc21 16e1
        0x56389f1f9f70 00000080: ec1c 0c12 fdfb 05f4 f3f6 eef1 fef0 1a2f
        0x56389f1f9f80 00000090: 2006 e713 01ca 0904 f9eb ddea 4211 061f
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_2_conv1_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 98776
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 9
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_2_conv1_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 3307dc244d92a5516cf5c676b453b010
        head: 
        0x56389f1cc310 00000000: e5f4 f724 e103 e0e0 3d21 e6eb f605 1bf1
        0x56389f1cc320 00000010: dac0 d905 e4d0 d70a 22ef f322 dd04 1d21
        0x56389f1cc330 00000020: d342 1806 f1db d4ce eff6 def8 d1dd 15f9
        0x56389f1cc340 00000030: 2bf8 0a06 1ee5 1e03 060d f1fb 05e9 e32e
        tail: 
        0x56389f1cc310 00000000: e5f4 f724 e103 e0e0 3d21 e6eb f605 1bf1
        0x56389f1cc320 00000010: dac0 d905 e4d0 d70a 22ef f322 dd04 1d21
        0x56389f1cc330 00000020: d342 1806 f1db d4ce eff6 def8 d1dd 15f9
        0x56389f1cc340 00000030: 2bf8 0a06 1ee5 1e03 060d f1fb 05e9 e32e
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_2_conv1_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 656
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_2_conv2_weight"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 36864 md5sum = 99a8587ff0780754a88621dfc3a9b12c
        head: 
        0x56389f1f0f90 00000000: 05ef 17e1 fd21 ee22 290c 2b0b f115 0b17
        0x56389f1f0fa0 00000010: fef9 da00 edeb 0605 e106 e515 301b f900
        0x56389f1f0fb0 00000020: e1ea f600 16f6 ee1b 04f8 130a e421 080b
        0x56389f1f0fc0 00000030: f80b fa0c fe01 020a ff23 100d ef05 0317
        0x56389f1f0fd0 00000040: fee7 22e5 012c e71b 190b 2907 0520 0d1f
        0x56389f1f0fe0 00000050: 02f6 d400 fef1 0211 e7fd f9fe 1917 fb0c
        0x56389f1f0ff0 00000060: e8d1 fdfa 1cfe f420 06f3 0c02 ee1a 0b10
        0x56389f1f1000 00000070: f001 00fe fc05 f209 0f1f 06fe f6fc 0707
        0x56389f1f1010 00000080: 01f7 13e3 0c3b eb0d 2aff 2510 081f 0e19
        0x56389f1f1020 00000090: 01f9 c1ff f5ec 010d f004 00f9 2109 0210
        tail: 
        0x56389f1f9ef0 00000000: fd02 fe0c 0d03 fdf9 fbf0 f5f5 04e6 0ff2
        0x56389f1f9f00 00000010: fa07 f6ed fcf1 f212 f8f4 fbfb 07e9 0a1c
        0x56389f1f9f10 00000020: 0b01 fc09 ec09 ff0d f4fb fbf0 e5f1 0d10
        0x56389f1f9f20 00000030: fe0b 29ff 2000 06fb 1903 fffc fff9 fd0e
        0x56389f1f9f30 00000040: 04f8 030b 1001 0ff2 f9ef effc 02e9 05fa
        0x56389f1f9f40 00000050: df07 f8f1 faf0 ed11 05f1 fbfb 04f6 0c27
        0x56389f1f9f50 00000060: 0211 f608 eaf1 fefb 00fe 08fa daf6 0711
        0x56389f1f9f60 00000070: f60a 29f6 1605 05f7 1609 fbfe f5f9 fc0a
        0x56389f1f9f70 00000080: fe16 0507 10fe 20f3 f7f4 02f1 fbf4 08f5
        0x56389f1f9f80 00000090: e503 fef3 f3f9 f415 03f0 f9f6 03ed 061b
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
        value: 3
        value: 3
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_2_conv2_weight_fix"
    tensor_dim: 64
    tensor_dim: 3
    tensor_dim: 3
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 117208
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__layer3_2_conv2_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 64 md5sum = 93e006a387fd7dec07c2b5dc3d62b876
        head: 
        0x56389f1cc310 00000000: 073b 3024 28f8 effe f40b f429 e7e9 e6e8
        0x56389f1cc320 00000010: e9ed f5fe c906 e4f8 d317 f90c 141f f60f
        0x56389f1cc330 00000020: b3f6 bbed 2a15 1be0 1619 e2dd fbf4 0adc
        0x56389f1cc340 00000030: 23e5 22e9 3503 2702 f1cc 0315 1517 fd0f
        tail: 
        0x56389f1cc310 00000000: 073b 3024 28f8 effe f40b f429 e7e9 e6e8
        0x56389f1cc320 00000010: e9ed f5fe c906 e4f8 d317 f90c 141f f60f
        0x56389f1cc330 00000020: b3f6 bbed 2a15 1be0 1619 e2dd fbf4 0adc
        0x56389f1cc340 00000030: 23e5 22e9 3503 2702 f1cc 0315 1517 fd0f
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 64
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__layer3_2_conv2_bias_fix"
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 720
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__linear_bias"
  op_type: "const-fix"
  op_attr {
    key: "data"
    value {
      bytes_value {
        value: bytes = 10 md5sum = 3b9dfbcb3997e7ec0b580c70296c7c5e
        head: 
        0x56389f1c92e0 00000000: 10ce 2342 0705 02e3 f4d8
        tail: 
        0x56389f1c92e0 00000000: 10ce 2342 0705 02e3 f4d8
        
      }
    }
  }
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 10
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__linear_bias_fix"
    tensor_dim: 10
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 784
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 7
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__input_0"
  op_type: "data-fix"
  op_attr {
    key: "data_type"
    value {
      string_value: "XINT8"
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "USER"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 1
        value: 32
        value: 32
        value: 3
      }
    }
  }
  output_tensor {
    tensor_name: "CifarResNet__input_0_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 3
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__input_0_upload_0"
  op_type: "upload"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__input_0"
  }
  output_tensor {
    tensor_name: "CifarResNet__input_0_fix_upload_0"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 3
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 8192
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 3072
          value: 96
          value: 3
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Conv2d_conv1__input_2"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 3
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 884736
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__input_0_upload_0"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_input_3_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 12288
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv1__input_4"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Conv2d_conv1__input_2"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_0_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_0_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__input_5_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 28672
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv1__input_4"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_0_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_0_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__out_2"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6"
    arg_ops: "CifarResNet__CifarResNet_Conv2d_conv1__input_2"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__input_7_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 45056
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv1__input_8"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__out_2"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_1_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_1_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__input_9_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv1__input_8"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_1_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_1_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__out_3"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__out_2"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__input_11_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 20480
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv1__input_12"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__out_3"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_2_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_2_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__input_13_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 36864
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv1__input_12"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer1_2_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer1_2_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__out_4"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__out_3"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__input_15_fix"
    tensor_dim: 1
    tensor_dim: 32
    tensor_dim: 32
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 53248
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 16384
          value: 512
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "fake_downsample_0"
  op_type: "downsample-fix"
  op_attr {
    key: "align_corners"
    value {
      bool_value: false
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "half_pixel_centers"
    value {
      bool_value: false
    }
  }
  op_attr {
    key: "mode"
    value {
      string_value: "NEAREST"
    }
  }
  op_attr {
    key: "scale"
    value {
      int32_vec_value {
        value: 2
        value: 2
      }
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__out_4"
  }
  args {
    arg_name: "size"
  }
  output_tensor {
    tensor_name: "fake_downsample_0"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 16
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 256
          value: 16
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 262144
    }
  }
  args {
    arg_name: "input"
    arg_ops: "fake_downsample_0"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_0_shortcut_0_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_0_shortcut_0_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv1__input_16"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 16
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 0
        value: 1
        value: 0
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 2
        value: 2
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 2359296
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__out_4"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_0_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_0_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__input_17_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 8192
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv1__input_16"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_0_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_0_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 16384
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__out_5"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__input_20_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 24576
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv1__input_21"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__out_5"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_1_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_1_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__input_22_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv1__input_21"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_1_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_1_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__out_6"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__out_5"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__input_24_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 12288
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv1__input_25"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__out_6"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_2_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_2_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__input_26_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 20480
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv1__input_25"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer2_2_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer2_2_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__out_7"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__out_6"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__input_28_fix"
    tensor_dim: 1
    tensor_dim: 16
    tensor_dim: 16
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 28672
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 8192
          value: 512
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "fake_downsample_1"
  op_type: "downsample-fix"
  op_attr {
    key: "align_corners"
    value {
      bool_value: false
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "half_pixel_centers"
    value {
      bool_value: false
    }
  }
  op_attr {
    key: "mode"
    value {
      string_value: "NEAREST"
    }
  }
  op_attr {
    key: "scale"
    value {
      int32_vec_value {
        value: 2
        value: 2
      }
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__out_7"
  }
  args {
    arg_name: "size"
  }
  output_tensor {
    tensor_name: "fake_downsample_1"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 32
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 2048
          value: 256
          value: 32
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 262144
    }
  }
  args {
    arg_name: "input"
    arg_ops: "fake_downsample_1"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_0_shortcut_0_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_0_shortcut_0_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 6
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv1__input_29"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 32
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 0
        value: 1
        value: 0
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 2
        value: 2
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 2359296
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__out_7"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_0_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_0_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__input_30_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 8192
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv1__input_29"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_0_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_0_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 12288
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__out_8"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__input_33_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 16384
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv1__input_34"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__out_8"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_1_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_1_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__input_35_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv1__input_34"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_1_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_1_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__out_9"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__out_8"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__input_37_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 8192
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv1__input_38"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__out_9"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_2_conv1_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_2_conv1_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__input_39_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 12288
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 4
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40"
  op_type: "conv2d-fix"
  op_attr {
    key: "bias_term"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "group"
    value {
      int32_value: 1
    }
  }
  op_attr {
    key: "in_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 3
        value: 3
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "out_dim"
    value {
      int32_value: 64
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 1
        value: 1
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4718592
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv1__input_38"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__layer3_2_conv2_weight"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__layer3_2_conv2_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 3
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__out"
  op_type: "eltwise-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "RELU"
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "ADD"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__out_9"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__501_fix"
    tensor_dim: 1
    tensor_dim: 8
    tensor_dim: 8
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 16384
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 3
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 4096
          value: 512
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_508"
  op_type: "pool-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 8
        value: 8
      }
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "type"
    value {
      string_value: "AVG"
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 4096
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__out"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_508_fix"
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 64
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 4096
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 5
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 64
          value: 64
          value: 64
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)"
  op_type: "conv2d-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "dilation"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "kernel"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "nonlinear"
    value {
      string_value: "NONE"
    }
  }
  op_attr {
    key: "pad"
    value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
  }
  op_attr {
    key: "pad_mode"
    value {
      string_value: "FLOOR"
    }
  }
  op_attr {
    key: "stride"
    value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
  }
  op_attr {
    key: "workload"
    value {
      uint64_value: 1280
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_508"
  }
  args {
    arg_name: "weights"
    arg_ops: "CifarResNet__linear_weight(reshaped)"
  }
  args {
    arg_name: "bias"
    arg_ops: "CifarResNet__linear_bias"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1"
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 1
    tensor_dim: 10
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 10
          value: 10
          value: 10
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped"
  op_type: "reshape-fix"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  op_attr {
    key: "shape"
    value {
      int32_vec_value {
        value: 1
        value: 10
      }
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Linear_linear__517_fix_download_0"
    tensor_dim: 1
    tensor_dim: 10
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "ddr_addr"
      value {
        int32_value: 0
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "location"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "reg_id"
      value {
        int32_value: 1
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
    tensor_attr {
      key: "stride"
      value {
        int32_vec_value {
          value: 10
          value: 1
        }
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped_download_0"
  op_type: "download"
  op_attr {
    key: "device"
    value {
      string_value: "DPU"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Linear_linear__517_fix"
    tensor_dim: 1
    tensor_dim: 10
    data_type: 2
    tensor_bit_width: 8
    tensor_attr {
      key: "bit_width"
      value {
        int32_value: 8
      }
    }
    tensor_attr {
      key: "fix_point"
      value {
        int32_value: 2
      }
    }
    tensor_attr {
      key: "if_signed"
      value {
        bool_value: true
      }
    }
    tensor_attr {
      key: "round_mode"
      value {
        string_value: "DPU_ROUND"
      }
    }
  }
}
op_node {
  op_name: "CifarResNet__CifarResNet_Linear_linear__517_fix_"
  op_type: "fix2float"
  op_attr {
    key: "bit_width"
    value {
      int32_value: 8
    }
  }
  op_attr {
    key: "device"
    value {
      string_value: "CPU"
    }
  }
  op_attr {
    key: "fix_point"
    value {
      int32_value: 2
    }
  }
  op_attr {
    key: "if_signed"
    value {
      bool_value: true
    }
  }
  op_attr {
    key: "round_mode"
    value {
      string_value: "DPU_ROUND"
    }
  }
  args {
    arg_name: "input"
    arg_ops: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped_download_0"
  }
  output_tensor {
    tensor_name: "CifarResNet__CifarResNet_Linear_linear__517_fix_"
    tensor_dim: 1
    tensor_dim: 10
    data_type: 4
    tensor_bit_width: 32
  }
}
subg_root {
  subgraph_name: "root"
  subg_attr {
    key: "workload"
    value {
      uint64_value: 81630464
    }
  }
  subg_child {
    subgraph_name: "subgraph_CifarResNet__input_0"
    op_name: "CifarResNet__input_0"
    subg_attr {
      key: "device"
      value {
        string_value: "USER"
      }
    }
    subg_attr {
      key: "workload"
      value {
        uint64_value: 0
      }
    }
  }
  subg_child {
    subgraph_name: "subgraph_CifarResNet__CifarResNet_508"
    subg_attr {
      key: "ac_code"
      value {
        string_vec_value {
          value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 0 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 6 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8189 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8285 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8381 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8477 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8573 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8669 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8765 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8861 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8957 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 9 jump_write 1 length 3 mode_avg 0 channel 9 reg_id 2 ddr_addr 512 ddr_mode 0 output_channel_num 16 jump_read_endl 27 reg_id_1 3 ddr_addr_1 512"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8160 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 0 pad_bottom 15 channel_offset 7 length 32 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 32 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9053 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9149 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9245 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9341 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9437 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9533 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9629 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 8 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9725 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 32 pad_bottom 15 channel_offset 7 length 32 bank_addr_in_1 32 pad_left 0 bank_addr_weights 0 bank_addr_in_2 64 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9821 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9917 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10013 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10109 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10205 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10301 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10397 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 8 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10493 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 32 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 64 pad_bottom 9 channel_offset 7 length 32 bank_addr_in_1 64 pad_left 0 bank_addr_weights 0 bank_addr_in_2 96 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10589 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10685 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10781 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10877 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10973 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 11069 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 15 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 11165 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
          value: "CONV 0101 0101 bank_id_in 15 bank_addr_in 64 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 96 pad_bottom 1 channel_offset 7 length 32 bank_addr_in_1 96 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 16 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 728 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 728"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 32 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 1880 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 1880"
          value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1001 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 48 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 3032 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 3032"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 64 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 6 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 4184 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 4184"
          value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1001 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 80 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 5336 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 5336"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 96 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 6488 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 6488"
          value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53248"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53760"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54272"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54784"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55296"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55808"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56320"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 7 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56832"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57344"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57856"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58368"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58880"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59392"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59904"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60416"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 7 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60928"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 61440"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 61952"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 62464"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 62976"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 63488"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 64000"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 64512"
          value: "SAVE 0010 0010 bank_id 7 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 65024"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 65536"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 66048"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 66560"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 67072"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 67584"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 68096"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 68608"
          value: "SAVE 0010 0011 bank_id 7 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 69120"
          value: "LOAD 0011 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 1001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEW 1001 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 9 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 1 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 11 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 3 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 13 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 5 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 61440 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 15 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 7 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 9 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 62464 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1001 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 63488 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 9 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1000 1000 bank_id_out 1 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 11 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 64512 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1001 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 65536 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 11 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1000 1000 bank_id_out 3 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 13 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 66560 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1001 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 67584 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 13 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1000 1000 bank_id_out 5 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 15 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 68608 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1001 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 15 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
          value: "ELEW 1000 1001 bank_id_out 7 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 112 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 1 stride_out 1 shift_bias 8 jump_read_endl 32 stride_h 2 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 1 jump_write 2 stride_w 2 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53760 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54784 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55808 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56832 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57856 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58880 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59904 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60928 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 7640 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 7640"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8127 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 16 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 9 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 8792 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 8792"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8127 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 33 pad_bottom 15 channel_offset 0 length 16 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 9 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 61440 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 8 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 61952 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 62464 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 9 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 62976 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 63488 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 10 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 64000 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 64512 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 11 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 65024 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 65536 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 12 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 66048 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 66560 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 13 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 67072 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 67584 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 14 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 68096 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 15 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 68608 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 15 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 69120 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 64 pad_bottom 2 channel_offset 0 length 16 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 15 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 65 pad_bottom 2 channel_offset 0 length 16 bank_addr_in_1 63 pad_left 1 bank_addr_weights 9 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 144 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 9944 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 9944"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8190 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 96 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 62 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 12248 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 12248"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8190 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 97 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 62 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 30 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 128 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 62 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 30 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 129 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 62 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 176 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 1 stride_out 1 shift_bias 7 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 2 ddr_addr 14552 ddr_mode 0 output_channel_num 16 jump_read_endl 16 reg_id_1 3 ddr_addr_1 14552"
          value: "CONV 0101 0100 bank_id_in 0 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 8 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 1 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 2 ddr_addr 14680 ddr_mode 0 output_channel_num 16 jump_read_endl 16 reg_id_1 3 ddr_addr_1 14680"
          value: "CONV 0101 1100 bank_id_in 0 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 1 pad_bottom 8 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 1 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 0100 bank_id_in 0 bank_addr_in 16 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 0 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 0 bank_addr_in 16 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 33 pad_bottom 0 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 1 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1001 bank_id_out 6 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 208 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 14808 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 14808"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 0 bank_addr_in_2 126 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 17112 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 17112"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 18 bank_addr_in_2 126 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 240 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 19416 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 19416"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 30 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 21720 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 21720"
          value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 30 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1001 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 272 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 24024 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 24024"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 0 bank_addr_in_2 126 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 26328 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 26328"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 18 bank_addr_in_2 126 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "CONV 0100 0101 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 304 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 2 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 28632 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 28632"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 30 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 30936 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 30936"
          value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 30 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 28672"
          value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29184"
          value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29696"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30208"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30720"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31232"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31744"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
          value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "SAVE 0010 0010 bank_id 7 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 32256"
          value: "SAVE 1010 0010 bank_id 0 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 32768"
          value: "SAVE 0010 0010 bank_id 1 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 33280"
          value: "SAVE 1010 0010 bank_id 2 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 33792"
          value: "SAVE 0010 0010 bank_id 3 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 34304"
          value: "SAVE 1010 0010 bank_id 4 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 34816"
          value: "SAVE 0010 0010 bank_id 5 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 35328"
          value: "SAVE 1010 0010 bank_id 6 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 35840"
          value: "SAVE 0010 0011 bank_id 7 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 36352"
          value: "LOAD 0011 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 1001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEW 1001 1000 bank_id_out 8 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 1 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 9 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 10 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 32768 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 3 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 11 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 33792 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 12 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 34816 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 5 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 13 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 0001 1001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 35840 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1001 1000 bank_id_out 14 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 7 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1001 bank_id_out 15 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 336 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 2 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 1 jump_write 4 stride_w 2 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32768 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 33280 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 33792 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 34304 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 34816 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 35328 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 35840 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 36352 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 33240 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 33240"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 16 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 35544 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 35544"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 17 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 37848 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 37848"
          value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 18 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 2 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 54 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 40152 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 40152"
          value: "CONV 0101 0101 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 19 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 54 bank_addr_in_2 0 pad_right 2 bank_addr_bias 3 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 400 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 42456 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 42456"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 48 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 47064 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 47064"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 49 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 51672 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 51672"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 50 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 56280 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 56280"
          value: "CONV 0101 0101 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 51 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 464 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 2 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 60888 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 60888"
          value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 2 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61144 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61144"
          value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 2 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 4 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61400 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61400"
          value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 2 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 4 bank_addr_in_2 0 pad_right 0 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 6 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61656 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61656"
          value: "CONV 0101 1100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 3 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 6 bank_addr_in_2 0 pad_right 0 bank_addr_bias 3 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 8 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 10 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 12 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1001 bank_id_out 14 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 528 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 61912 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 61912"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 66520 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 66520"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 71128 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 71128"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 75736 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 75736"
          value: "CONV 0101 0101 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 592 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 80344 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 80344"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 84952 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 84952"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 89560 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 89560"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 94168 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 94168"
          value: "CONV 0101 1100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 8 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 10 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 12 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1001 bank_id_out 14 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 656 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 4 stride_out 1 shift_bias 7 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 98776 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 98776"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 103384 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 103384"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 107992 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 107992"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 112600 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 112600"
          value: "CONV 0101 0101 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
          value: "LOAD 0101 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 720 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 117208 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 117208"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 121816 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 121816"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 126424 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 126424"
          value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 131032 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 131032"
          value: "CONV 0101 1100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
          value: "ELEW 1100 1000 bank_id_out 8 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 10 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 12 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
          value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
          value: "ELEW 1000 1000 bank_id_out 14 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
          value: "POOLINIT 1000 1000 shift_cut 2 kernel_w 8 kernel_h 8 jump_read 4 jump_write 4 stride_out 1 stride_offset_out 0 valid_pixel_parallel 1 stride_offset_in 0 stride_w 1 stride_h 1 pool_type 1"
          value: "POOL 1000 1001 bank_id_in 8 bank_addr_in 48 jump_read_endl 1 bank_id_out 8 pad_top 0 pad_bottom 7 pad_left 0 pad_right 7 jump_write_endl 1 channel_group 4 length 1 bank_addr_in_1 0 bank_addr_in_2 0 bank_addr_in_3 0 bank_addr_out 0"
          value: "LOAD 1001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 10 jump_write 1 length 1 mode_avg 0 channel 10 reg_id 0 ddr_addr 784 ddr_mode 0 output_channel_num 1 jump_read_endl 10 reg_id_1 0 ddr_addr_1 0"
          value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 4 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 1 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
          value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 2 ddr_addr 0 ddr_mode 0 output_channel_num 10 jump_read_endl 64 reg_id_1 3 ddr_addr_1 0"
          value: "CONV 0101 0110 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 0 channel_offset 0 length 1 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
          value: "SAVE 0110 0010 bank_id 0 bank_addr 0 jump_write 1 jump_read 1 length 1 channel 10 reg_id 1 ddr_addr 0"
          value: "END 0010 0010"
        }
      }
    }
    subg_attr {
      key: "ac_code_preload"
      value {
        string_vec_value {
        }
      }
    }
    subg_attr {
      key: "children_topological_sort"
      value {
        string_vec_value {
          value: "subgraph_CifarResNet__CifarResNet_Conv2d_conv1__input_2"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv1__input_4"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv1__input_8"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv1__input_12"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14"
          value: "subgraph_fake_downsample_0"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv1__input_16"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv1__input_21"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv1__input_25"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27"
          value: "subgraph_fake_downsample_1"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv1__input_29"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv1__input_34"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv1__input_38"
          value: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40"
          value: "subgraph_CifarResNet__CifarResNet_508"
          value: "subgraph_CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)"
          value: "subgraph_CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped"
        }
      }
    }
    subg_attr {
      key: "debug_mode"
      value {
        string_value: "function"
      }
    }
    subg_attr {
      key: "device"
      value {
        string_value: "DPU"
      }
    }
    subg_attr {
      key: "dpu_fingerprint"
      value {
        uint64_value: 144678138029277230
      }
    }
    subg_attr {
      key: "dpu_name"
      value {
        string_value: "DPUCAHX8H_ISA2_ELP2"
      }
    }
    subg_attr {
      key: "mc_code"
      value {
        bytes_value {
          value: bytes = 9924 md5sum = 29c56a8a2bca5d555825e1a4ce0ff6fd
          head: 
          0x56389f1f0f90 00000000: 0000 1801 0f00 0000 0f00 0000 0000 0000
          0x56389f1f0fa0 00000010: 0f00 0000 0000 0000 0018 4194 1fa0 0000
          0x56389f1f0fb0 00000020: 00e0 0002 0000 0000 0000 1201 0200 400d
          0x56389f1f0fc0 00000030: 08c0 0700 fd1f 0020 6500 0000 0000 0000
          0x56389f1f0fd0 00000040: 0040 1201 0200 400d 08c0 0700 5d20 0020
          0x56389f1f0fe0 00000050: 6500 0000 0000 0000 0080 1201 0200 400d
          0x56389f1f0ff0 00000060: 08c0 0700 bd20 0020 6500 0000 0000 0000
          0x56389f1f1000 00000070: 00c0 1201 0200 400d 08c0 0700 1d21 0020
          0x56389f1f1010 00000080: 6500 0000 0000 0000 0000 1301 0200 400d
          0x56389f1f1020 00000090: 08c0 0700 7d21 0020 6500 0000 0000 0000
          tail: 
          0x56389f1f35b4 00000000: 0384 83d8 3000 0000 0380 81d8 0000 0008
          0x56389f1f35c4 00000010: 0380 83e8 30c0 0303 0020 0100 03fc 8268
          0x56389f1f35d4 00000020: 0100 6000 3000 92c8 c701 0100 0018 0000
          0x56389f1f35e4 00000030: 0000 0000 0000 0000 0000 1809 0900 0000
          0x56389f1f35f4 00000040: 0900 0000 1003 0000 0900 0000 0000 0000
          0x56389f1f3604 00000050: 0324 4094 0080 0000 0000 0000 0000 0000
          0x56389f1f3614 00000060: 00c0 5f01 3f00 0000 3f00 0003 0000 0040
          0x56389f1f3624 00000070: 3f00 0900 0000 0060 0000 6285 0000 3000
          0x56389f1f3634 00000080: 0000 0000 0000 0000 0000 0000 0000 2046
          0x56389f1f3644 00000090: 0000 0000 0900 0000 0000 0020 0000 2072
          
        }
      }
    }
    subg_attr {
      key: "mc_code_preload"
      value {
        bytes_value {
        }
      }
    }
    subg_attr {
      key: "reg_id_to_context_type"
      value {
        map_string_2_string_value {
          value {
            key: "REG_0"
            value: "CONST"
          }
          value {
            key: "REG_1"
            value: "DATA"
          }
          value {
            key: "REG_2"
            value: "CONST"
          }
          value {
            key: "REG_3"
            value: "CONST"
          }
        }
      }
    }
    subg_attr {
      key: "reg_id_to_hw_segment"
      value {
        map_string_2_string_value {
          value {
            key: "REG_0"
            value: "W0"
          }
          value {
            key: "REG_1"
            value: "D0"
          }
          value {
            key: "REG_2"
            value: "W0"
          }
          value {
            key: "REG_3"
            value: "W1"
          }
        }
      }
    }
    subg_attr {
      key: "reg_id_to_parameter_value"
      value {
        map_string_2_bytes_value {
          value {
            key: "REG_0"
            value {
              value: bytes = 794 md5sum = 1669a35ef08520585ee55a89ec0372ce
              head: 
              0x56389f235b90 00000000: fb1d 2b2c 3d2a 2972 c742 f7fb 1a20 1b00
              0x56389f235ba0 00000010: 3725 d434 f669 edc8 0e23 3a45 2cff 2f2f
              0x56389f235bb0 00000020: c601 10fc 0ff8 1846 48ea 2b4b 0415 d04f
              0x56389f235bc0 00000030: 30d9 fdc5 bd6c e61b 322a 3832 fe27 2822
              0x56389f235bd0 00000040: 010e 0410 2922 1c14 1d00 0970 f112 2217
              0x56389f235be0 00000050: e0f8 04be 2973 ca01 19fa 8e56 c44d 2ec9
              0x56389f235bf0 00000060: 4f19 d8ec fa07 4bf3 45da fc44 0b03 47fa
              0x56389f235c00 00000070: f825 2a30 0311 34e0 25de fe41 bb31 cd21
              0x56389f235c10 00000080: 14ec 3fcc dc3b 42f9 ef27 2147 de43 18eb
              0x56389f235c20 00000090: 2521 d0fc eefd 311d f900 1818 4a11 1012
              tail: 
              0x56389f235e0a 00000000: de0d e92f ebbd def7 dd11 e1f7 3712 df1a
              0x56389f235e1a 00000010: 32db fde5 0ff5 e5f4 f724 e103 e0e0 3d21
              0x56389f235e2a 00000020: e6eb f605 1bf1 dac0 d905 e4d0 d70a 22ef
              0x56389f235e3a 00000030: f322 dd04 1d21 d342 1806 f1db d4ce eff6
              0x56389f235e4a 00000040: def8 d1dd 15f9 2bf8 0a06 1ee5 1e03 060d
              0x56389f235e5a 00000050: f1fb 05e9 e32e 073b 3024 28f8 effe f40b
              0x56389f235e6a 00000060: f429 e7e9 e6e8 e9ed f5fe c906 e4f8 d317
              0x56389f235e7a 00000070: f90c 141f f60f b3f6 bbed 2a15 1be0 1619
              0x56389f235e8a 00000080: e2dd fbf4 0adc 23e5 22e9 3503 2702 f1cc
              0x56389f235e9a 00000090: 0315 1517 fd0f 10ce 2342 0705 02e3 f4d8
              
            }
          }
          value {
            key: "REG_2"
            value {
              value: bytes = 135640 md5sum = 667bba2bcfd918508ece126a1a9fd76c
              head: 
              0x56389f235ec0 00000000: d126 dfeb ca07 1915 cff9 4bc1 2d43 d32d
              0x56389f235ed0 00000010: f3e1 21df e508 2634 faf1 0ef1 1fe6 04dc
              0x56389f235ee0 00000020: e3ff 1740 1f35 0226 c5e9 2ff4 e1f4 0721
              0x56389f235ef0 00000030: 33f1 d3f6 fb16 e7f2 07e3 c92f fceb 0ae5
              0x56389f235f00 00000040: e7e0 e4f3 f2e3 fce0 2702 fde6 16fb dd36
              0x56389f235f10 00000050: e342 fde4 f6fa ef0b 25e9 29f6 e4ef 3605
              0x56389f235f20 00000060: 46fb 0308 cddc db04 ffd3 f6ea 5801 e229
              0x56389f235f30 00000070: ffec e728 e233 eff4 136a fad5 defc e402
              0x56389f235f40 00000080: 0cd2 c7f0 2ef7 5739 091c fcde f207 29d9
              0x56389f235f50 00000090: c6d1 de3a 0fe4 05f6 03c3 fb20 fe18 ed2a
              tail: 
              0x56389f256ff8 00000000: f8e6 0401 2ef0 0c05 f0f7 04f6 faf2 05fc
              0x56389f257008 00000010: f705 00f3 1cfe ff00 1ffc ef02 00f1 f2f2
              0x56389f257018 00000020: 0514 1b00 08ed eff7 f9fb 02f3 e2fb f613
              0x56389f257028 00000030: f4f0 0a03 1701 3000 090d d924 0d01 04fc
              0x56389f257038 00000040: f7e8 0f08 1bf0 07f6 f6f9 1200 f8f2 03f8
              0x56389f257048 00000050: f302 f2f2 1403 0003 1ff3 ef02 fdf1 f0fb
              0x56389f257058 00000060: fb1a 0ff7 0cf3 f2ff 00fd 00f7 def3 f208
              0x56389f257068 00000070: f0f2 f2ff 0c04 3606 0b00 e925 0b08 0208
              0x56389f257078 00000080: f4f2 0f15 16e7 0efd f9fa 0907 f5f0 02f0
              0x56389f257088 00000090: f9f8 eff1 0d08 08ff 16f4 f105 fce5 ec04
              
            }
          }
          value {
            key: "REG_3"
            value {
              value: bytes = 135640 md5sum = 1f0831f40f53b2e189a48093656b507f
              head: 
              0x56389f2149a0 00000000: 12ee eae1 da01 f317 05d9 02d4 1bdb 0530
              0x56389f2149b0 00000010: 3203 00e2 54f7 1807 2a0c e1ff d707 c1f2
              0x56389f2149c0 00000020: 48e9 1427 d7e4 d237 e8d5 eb20 d7e6 012c
              0x56389f2149d0 00000030: c820 f2e5 d8f0 3413 f810 fd2d dae2 41e4
              0x56389f2149e0 00000040: e320 eaf5 0a20 f6fc ebef f9d0 fbde eaeb
              0x56389f2149f0 00000050: 1fdc 0af3 f614 de0c e8de 61dd ee15 2adf
              0x56389f214a00 00000060: 0808 f1f1 2ff2 ebf3 e1e3 e9e7 20f1 2221
              0x56389f214a10 00000070: dad9 fe50 dbe6 4af2 e849 2936 f9f9 ff28
              0x56389f214a20 00000080: 0000 0000 0000 0000 0000 0000 0000 0000
              0x56389f214a30 00000090: 0000 0000 0000 0000 0000 0000 0000 0000
              tail: 
              0x56389f235ad8 00000000: fd02 fe0c 0d03 fdf9 fbf0 f5f5 04e6 0ff2
              0x56389f235ae8 00000010: fa07 f6ed fcf1 f212 f8f4 fbfb 07e9 0a1c
              0x56389f235af8 00000020: 0b01 fc09 ec09 ff0d f4fb fbf0 e5f1 0d10
              0x56389f235b08 00000030: fe0b 29ff 2000 06fb 1903 fffc fff9 fd0e
              0x56389f235b18 00000040: 04f8 030b 1001 0ff2 f9ef effc 02e9 05fa
              0x56389f235b28 00000050: df07 f8f1 faf0 ed11 05f1 fbfb 04f6 0c27
              0x56389f235b38 00000060: 0211 f608 eaf1 fefb 00fe 08fa daf6 0711
              0x56389f235b48 00000070: f60a 29f6 1605 05f7 1609 fbfe f5f9 fc0a
              0x56389f235b58 00000080: fe16 0507 10fe 20f3 f7f4 02f1 fbf4 08f5
              0x56389f235b68 00000090: e503 fef3 f3f9 f415 03f0 f9f6 03ed 061b
              
            }
          }
        }
      }
    }
    subg_attr {
      key: "reg_id_to_shared"
      value {
        map_string_2_string_value {
          value {
            key: "REG_0"
            value: "LOCAL"
          }
          value {
            key: "REG_1"
            value: "LOCAL"
          }
          value {
            key: "REG_2"
            value: "LOCAL"
          }
          value {
            key: "REG_3"
            value: "LOCAL"
          }
        }
      }
    }
    subg_attr {
      key: "reg_id_to_size"
      value {
        map_string_2_int32_value {
          value {
            key: "REG_0"
            value: 794
          }
          value {
            key: "REG_1"
            value: 69632
          }
          value {
            key: "REG_2"
            value: 135640
          }
          value {
            key: "REG_3"
            value: 135640
          }
        }
      }
    }
    subg_attr {
      key: "runner"
      value {
        map_string_2_string_value {
          value {
            key: "ref"
            value: "libvart-cpu-runner.so"
          }
          value {
            key: "run"
            value: "libvart-dpu-runner.so"
          }
          value {
            key: "sim"
            value: "libvart-sim-runner.so"
          }
        }
      }
    }
    subg_attr {
      key: "workload"
      value {
        uint64_value: 81630464
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__input_0_upload_0"
      op_name: "CifarResNet__input_0_upload_0"
      subg_attr {
        key: "skip_code_gen"
        value {
          bool_value: true
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 0
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Conv2d_conv1__input_2"
      op_name: "CifarResNet__conv1_weight"
      op_name: "CifarResNet__conv1_bias"
      op_name: "CifarResNet__CifarResNet_Conv2d_conv1__input_2"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 0 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 6 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8189 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8285 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8381 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8477 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8573 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8669 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8765 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8861 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 8957 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 9 jump_write 1 length 3 mode_avg 0 channel 9 reg_id 2 ddr_addr 512 ddr_mode 0 output_channel_num 16 jump_read_endl 27 reg_id_1 3 ddr_addr_1 512"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8160 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 0 pad_bottom 15 channel_offset 7 length 32 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 32 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9053 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9149 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9245 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9341 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9437 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9533 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 32 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9629 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 8 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9725 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 32 pad_bottom 15 channel_offset 7 length 32 bank_addr_in_1 32 pad_left 0 bank_addr_weights 0 bank_addr_in_2 64 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9821 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 9917 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10013 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10109 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10205 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10301 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 64 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10397 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 8 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10493 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 32 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 64 pad_bottom 9 channel_offset 7 length 32 bank_addr_in_1 64 pad_left 0 bank_addr_weights 0 bank_addr_in_2 96 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10589 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10685 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10781 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10877 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 10973 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 11069 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 15 bank_addr 96 pad_start 3 pad_end 10 pad_idx 1 jump_read 3 jump_write 1 length 32 mode_avg 0 channel 9 reg_id 1 ddr_addr 11165 ddr_mode 0 output_channel_num 1 jump_read_endl 102 reg_id_1 0 ddr_addr_1 0"
            value: "CONV 0101 0110 bank_id_in 15 bank_addr_in 64 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 96 pad_bottom 1 channel_offset 7 length 32 bank_addr_in_1 96 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 15872"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 19968"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 20480"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 20992"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 21504"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 22016"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 22528"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 23040"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 23552"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 24064"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 24576"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 25088"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 25600"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 26112"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 26624"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 27136"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 27648"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 28160"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_input_3_fix.sim save_fmt 0 reg_id 1 ddr_start 12288 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 12288 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1428 md5sum = 914f3d48395acb2ae1691d7fc9aba906
            head: 
            0x56389f1f4f70 00000000: 0000 1801 0f00 0000 0f00 0000 0000 0000
            0x56389f1f4f80 00000010: 0f00 0000 0000 0000 0018 4194 1fa0 0000
            0x56389f1f4f90 00000020: 00e0 0002 0000 0000 0000 1201 0200 400d
            0x56389f1f4fa0 00000030: 08c0 0700 fd1f 0020 6500 0000 0000 0000
            0x56389f1f4fb0 00000040: 0040 1201 0200 400d 08c0 0700 5d20 0020
            0x56389f1f4fc0 00000050: 6500 0000 0000 0000 0080 1201 0200 400d
            0x56389f1f4fd0 00000060: 08c0 0700 bd20 0020 6500 0000 0000 0000
            0x56389f1f4fe0 00000070: 00c0 1201 0200 400d 08c0 0700 1d21 0020
            0x56389f1f4ff0 00000080: 6500 0000 0000 0000 0000 1301 0200 400d
            0x56389f1f5000 00000090: 08c0 0700 7d21 0020 6500 0000 0000 0000
            tail: 
            0x56389f1f5464 00000000: 0f00 0000 0fc0 0700 005c 0020 40c0 2142
            0x56389f1f5474 00000010: 0f00 0000 0fc0 0700 005e 0020 6000 2042
            0x56389f1f5484 00000020: 0f00 0000 0fc0 0700 0060 0020 6040 2042
            0x56389f1f5494 00000030: 0f00 0000 0fc0 0700 0062 0020 6080 2042
            0x56389f1f54a4 00000040: 0f00 0000 0fc0 0700 0064 0020 60c0 2042
            0x56389f1f54b4 00000050: 0f00 0000 0fc0 0700 0066 0020 6000 2142
            0x56389f1f54c4 00000060: 0f00 0000 0fc0 0700 0068 0020 6040 2142
            0x56389f1f54d4 00000070: 0f00 0000 0fc0 0700 006a 0020 6080 2142
            0x56389f1f54e4 00000080: 0f00 0000 0fc0 0700 006c 0020 60c0 2142
            0x56389f1f54f4 00000090: 0f00 0000 0fc0 0700 006e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 884736
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv1__input_4"
      op_name: "CifarResNet__layer1_0_conv1_weight"
      op_name: "CifarResNet__layer1_0_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv1__input_4"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 16 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 728 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 728"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 28672"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 29184"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 29696"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 30208"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 30720"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 31232"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 31744"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 32256"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 32768"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 33280"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 33792"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 34304"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 34816"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 35328"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 35840"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 36352"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 36864"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 37376"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 37888"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 38400"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 38912"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 39424"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 39936"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 40448"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 40960"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 41472"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 41984"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 42496"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 43008"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 43520"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 44032"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 44544"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__input_5_fix.sim save_fmt 0 reg_id 1 ddr_start 28672 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 28672 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1428 md5sum = 500d4314cd3b35d53f4696cf6025dc55
            head: 
            0x56389f1f4f70 00000000: 0000 1001 0f00 0000 0fc0 0700 0030 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 0040 1001 0f00 0000
            0x56389f1f4f90 00000020: 0fc0 0700 0032 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 0080 1001 0f00 0000 0fc0 0700 0034 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 00c0 1001 0f00 0000
            0x56389f1f4fc0 00000050: 0fc0 0700 0036 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 0000 1101 0f00 0000 0fc0 0700 0038 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 0040 1101 0f00 0000
            0x56389f1f4ff0 00000080: 0fc0 0700 003a 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 0080 1101 0f00 0000 0fc0 0700 003c 0020
            tail: 
            0x56389f1f5464 00000000: 0f00 0000 0fc0 0700 009c 0020 c0c0 2142
            0x56389f1f5474 00000010: 0f00 0000 0fc0 0700 009e 0020 e000 2042
            0x56389f1f5484 00000020: 0f00 0000 0fc0 0700 00a0 0020 e040 2042
            0x56389f1f5494 00000030: 0f00 0000 0fc0 0700 00a2 0020 e080 2042
            0x56389f1f54a4 00000040: 0f00 0000 0fc0 0700 00a4 0020 e0c0 2042
            0x56389f1f54b4 00000050: 0f00 0000 0fc0 0700 00a6 0020 e000 2142
            0x56389f1f54c4 00000060: 0f00 0000 0fc0 0700 00a8 0020 e040 2142
            0x56389f1f54d4 00000070: 0f00 0000 0fc0 0700 00aa 0020 e080 2142
            0x56389f1f54e4 00000080: 0f00 0000 0fc0 0700 00ac 0020 e0c0 2142
            0x56389f1f54f4 00000090: 0f00 0000 0fc0 0700 00ae 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6"
      op_name: "CifarResNet__layer1_0_conv2_weight"
      op_name: "CifarResNet__layer1_0_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__Conv2d_conv2__input_6"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__out_2"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32768 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33280 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33792 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34304 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34816 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35328 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35840 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 36352 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 36864 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 37376 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 37888 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 38400 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 38912 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 39424 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 39936 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 40448 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 40960 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 41472 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 41984 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 42496 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 43008 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 43520 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 44032 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 44544 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 32 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 1880 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 1880"
            value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 9 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 45056"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 45568"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 46080"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 46592"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 47104"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 47616"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 48128"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 48640"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 49152"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 49664"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 50176"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 50688"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 51200"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 51712"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 52224"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 52736"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53248"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53760"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54272"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54784"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55296"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55808"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56320"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56832"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57344"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57856"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58368"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58880"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59392"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59904"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60416"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60928"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_0__input_7_fix.sim save_fmt 0 reg_id 1 ddr_start 45056 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 45056 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 2644 md5sum = c4d126e6530066075b290522dd4e919e
            head: 
            0x56389f1f12a0 00000000: 8000 1001 0f00 0000 0fc0 0700 0070 0020
            0x56389f1f12b0 00000010: ff01 0000 0000 0000 8040 1001 0f00 0000
            0x56389f1f12c0 00000020: 0fc0 0700 0072 0020 ff01 0000 0000 0000
            0x56389f1f12d0 00000030: 8080 1001 0f00 0000 0fc0 0700 0074 0020
            0x56389f1f12e0 00000040: ff01 0000 0000 0000 80c0 1001 0f00 0000
            0x56389f1f12f0 00000050: 0fc0 0700 0076 0020 ff01 0000 0000 0000
            0x56389f1f1300 00000060: 8000 1101 0f00 0000 0fc0 0700 0078 0020
            0x56389f1f1310 00000070: ff01 0000 0000 0000 8040 1101 0f00 0000
            0x56389f1f1320 00000080: 0fc0 0700 007a 0020 ff01 0000 0000 0000
            0x56389f1f1330 00000090: 8080 1101 0f00 0000 0fc0 0700 007c 0020
            tail: 
            0x56389f1f1c54 00000000: 0f00 0000 0fc0 0700 00dc 0020 40c0 2142
            0x56389f1f1c64 00000010: 0f00 0000 0fc0 0700 00de 0020 6000 2042
            0x56389f1f1c74 00000020: 0f00 0000 0fc0 0700 00e0 0020 6040 2042
            0x56389f1f1c84 00000030: 0f00 0000 0fc0 0700 00e2 0020 6080 2042
            0x56389f1f1c94 00000040: 0f00 0000 0fc0 0700 00e4 0020 60c0 2042
            0x56389f1f1ca4 00000050: 0f00 0000 0fc0 0700 00e6 0020 6000 2142
            0x56389f1f1cb4 00000060: 0f00 0000 0fc0 0700 00e8 0020 6040 2142
            0x56389f1f1cc4 00000070: 0f00 0000 0fc0 0700 00ea 0020 6080 2142
            0x56389f1f1cd4 00000080: 0f00 0000 0fc0 0700 00ec 0020 60c0 2142
            0x56389f1f1ce4 00000090: 0f00 0000 0fc0 0700 00ee 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv1__input_8"
      op_name: "CifarResNet__layer1_1_conv1_weight"
      op_name: "CifarResNet__layer1_1_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv1__input_8"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45056 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45568 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46080 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46592 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47104 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47616 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48128 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48640 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49152 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49664 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50176 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50688 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51200 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51712 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52224 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52736 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53760 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54784 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55808 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56832 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57856 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58880 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59904 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60928 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 48 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 3032 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 3032"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 4096"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 4608"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 5120"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 5632"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 6144"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 6656"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 7168"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 7680"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 8192"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 8704"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 9216"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 9728"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 10240"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 10752"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 11264"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 11776"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 15872"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 19968"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__input_9_fix.sim save_fmt 0 reg_id 1 ddr_start 4096 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1428 md5sum = 0dd4955d4be7013dac74faf6fd04c05f
            head: 
            0x56389f1f4f70 00000000: 0000 1001 0f00 0000 0fc0 0700 00b0 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 0040 1001 0f00 0000
            0x56389f1f4f90 00000020: 0fc0 0700 00b2 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 0080 1001 0f00 0000 0fc0 0700 00b4 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 00c0 1001 0f00 0000
            0x56389f1f4fc0 00000050: 0fc0 0700 00b6 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 0000 1101 0f00 0000 0fc0 0700 00b8 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 0040 1101 0f00 0000
            0x56389f1f4ff0 00000080: 0fc0 0700 00ba 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 0080 1101 0f00 0000 0fc0 0700 00bc 0020
            tail: 
            0x56389f1f5464 00000000: 0f00 0000 0fc0 0700 003c 0020 c0c0 2142
            0x56389f1f5474 00000010: 0f00 0000 0fc0 0700 003e 0020 e000 2042
            0x56389f1f5484 00000020: 0f00 0000 0fc0 0700 0040 0020 e040 2042
            0x56389f1f5494 00000030: 0f00 0000 0fc0 0700 0042 0020 e080 2042
            0x56389f1f54a4 00000040: 0f00 0000 0fc0 0700 0044 0020 e0c0 2042
            0x56389f1f54b4 00000050: 0f00 0000 0fc0 0700 0046 0020 e000 2142
            0x56389f1f54c4 00000060: 0f00 0000 0fc0 0700 0048 0020 e040 2142
            0x56389f1f54d4 00000070: 0f00 0000 0fc0 0700 004a 0020 e080 2142
            0x56389f1f54e4 00000080: 0f00 0000 0fc0 0700 004c 0020 e0c0 2142
            0x56389f1f54f4 00000090: 0f00 0000 0fc0 0700 004e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10"
      op_name: "CifarResNet__layer1_1_conv2_weight"
      op_name: "CifarResNet__layer1_1_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__Conv2d_conv2__input_10"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__out_3"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 4608 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 5120 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 5632 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 6144 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 6656 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 7168 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 7680 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45056 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45568 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46080 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46592 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47104 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47616 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48128 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48640 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49152 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49664 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50176 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50688 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51200 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51712 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52224 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52736 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53760 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54784 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55808 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56832 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57856 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58880 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59904 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60928 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 64 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 6 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 4184 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 4184"
            value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 0 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 32 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 64 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 20480"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 20992"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 21504"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 22016"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 22528"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 23040"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 23552"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 24064"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 24576"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 25088"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 25600"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 26112"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 26624"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 27136"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 27648"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 28160"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 28672"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 29184"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 29696"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 30208"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 30720"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 31232"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 31744"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 64 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 32256"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 32768"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 33280"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 33792"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 34304"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 34816"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 35328"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 35840"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 36352"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_1__input_11_fix.sim save_fmt 0 reg_id 1 ddr_start 20480 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 20480 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 2644 md5sum = 74708b9a2dde4c382a1d554167f2b05a
            head: 
            0x56389f1f5d80 00000000: 8000 1001 0f00 0000 0fc0 0700 0010 0020
            0x56389f1f5d90 00000010: ff01 0000 0000 0000 8040 1001 0f00 0000
            0x56389f1f5da0 00000020: 0fc0 0700 0012 0020 ff01 0000 0000 0000
            0x56389f1f5db0 00000030: 8080 1001 0f00 0000 0fc0 0700 0014 0020
            0x56389f1f5dc0 00000040: ff01 0000 0000 0000 80c0 1001 0f00 0000
            0x56389f1f5dd0 00000050: 0fc0 0700 0016 0020 ff01 0000 0000 0000
            0x56389f1f5de0 00000060: 8000 1101 0f00 0000 0fc0 0700 0018 0020
            0x56389f1f5df0 00000070: ff01 0000 0000 0000 8040 1101 0f00 0000
            0x56389f1f5e00 00000080: 0fc0 0700 001a 0020 ff01 0000 0000 0000
            0x56389f1f5e10 00000090: 8080 1101 0f00 0000 0fc0 0700 001c 0020
            tail: 
            0x56389f1f6734 00000000: 0f00 0000 0fc0 0700 007c 0020 40c0 2142
            0x56389f1f6744 00000010: 0f00 0000 0fc0 0700 007e 0020 6000 2042
            0x56389f1f6754 00000020: 0f00 0000 0fc0 0700 0080 0020 6040 2042
            0x56389f1f6764 00000030: 0f00 0000 0fc0 0700 0082 0020 6080 2042
            0x56389f1f6774 00000040: 0f00 0000 0fc0 0700 0084 0020 60c0 2042
            0x56389f1f6784 00000050: 0f00 0000 0fc0 0700 0086 0020 6000 2142
            0x56389f1f6794 00000060: 0f00 0000 0fc0 0700 0088 0020 6040 2142
            0x56389f1f67a4 00000070: 0f00 0000 0fc0 0700 008a 0020 6080 2142
            0x56389f1f67b4 00000080: 0f00 0000 0fc0 0700 008c 0020 60c0 2142
            0x56389f1f67c4 00000090: 0f00 0000 0fc0 0700 008e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv1__input_12"
      op_name: "CifarResNet__layer1_2_conv1_weight"
      op_name: "CifarResNet__layer1_2_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv1__input_12"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32768 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33280 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33792 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34304 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34816 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35328 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35840 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 36352 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 80 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 1 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 5336 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 5336"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8159 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 128 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 31 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 160 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 31 pad_left 1 bank_addr_weights 0 bank_addr_in_2 63 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 31 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 192 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 95 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 63 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 224 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 95 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 36864"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 37376"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 37888"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 38400"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 38912"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 39424"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 39936"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 40448"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 40960"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 41472"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 41984"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 42496"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 43008"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 43520"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 44032"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 160 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 44544"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 45056"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 45568"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 46080"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 46592"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 47104"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 47616"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 48128"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 192 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 48640"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 49152"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 49664"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 50176"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 50688"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 51200"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 51712"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 52224"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 224 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 52736"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__input_13_fix.sim save_fmt 0 reg_id 1 ddr_start 36864 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 36864 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1428 md5sum = a23835bc3c0b6d2131058f5c0833af54
            head: 
            0x56389f1f4f70 00000000: 0000 1001 0f00 0000 0fc0 0700 0050 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 0040 1001 0f00 0000
            0x56389f1f4f90 00000020: 0fc0 0700 0052 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 0080 1001 0f00 0000 0fc0 0700 0054 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 00c0 1001 0f00 0000
            0x56389f1f4fc0 00000050: 0fc0 0700 0056 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 0000 1101 0f00 0000 0fc0 0700 0058 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 0040 1101 0f00 0000
            0x56389f1f4ff0 00000080: 0fc0 0700 005a 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 0080 1101 0f00 0000 0fc0 0700 005c 0020
            tail: 
            0x56389f1f5464 00000000: 0f00 0000 0fc0 0700 00bc 0020 c0c0 2142
            0x56389f1f5474 00000010: 0f00 0000 0fc0 0700 00be 0020 e000 2042
            0x56389f1f5484 00000020: 0f00 0000 0fc0 0700 00c0 0020 e040 2042
            0x56389f1f5494 00000030: 0f00 0000 0fc0 0700 00c2 0020 e080 2042
            0x56389f1f54a4 00000040: 0f00 0000 0fc0 0700 00c4 0020 e0c0 2042
            0x56389f1f54b4 00000050: 0f00 0000 0fc0 0700 00c6 0020 e000 2142
            0x56389f1f54c4 00000060: 0f00 0000 0fc0 0700 00c8 0020 e040 2142
            0x56389f1f54d4 00000070: 0f00 0000 0fc0 0700 00ca 0020 e080 2142
            0x56389f1f54e4 00000080: 0f00 0000 0fc0 0700 00cc 0020 e0c0 2142
            0x56389f1f54f4 00000090: 0f00 0000 0fc0 0700 00ce 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14"
      op_name: "CifarResNet__layer1_2_conv2_weight"
      op_name: "CifarResNet__layer1_2_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__Conv2d_conv2__input_14"
      op_name: "CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__out_4"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 36864 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 37376 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 37888 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 38400 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 38912 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 39424 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 39936 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 40448 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 40960 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 41472 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 41984 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 42496 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 43008 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 43520 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 44032 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 160 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 44544 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45056 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 45568 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46080 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 46592 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47104 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 47616 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48128 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 192 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 48640 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49152 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 49664 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50176 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 50688 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51200 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 51712 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52224 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 224 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 52736 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 32768 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33280 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 33792 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34304 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 34816 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35328 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 35840 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 36352 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 0 ddr_addr 96 ddr_mode 0 output_channel_num 1 jump_read_endl 16 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 1 stride_out 1 shift_bias 6 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 6488 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 6488"
            value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 95 pad_top 1 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 127 pad_left 1 bank_addr_weights 0 bank_addr_in_2 159 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53248"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 127 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 32 bank_addr_in_1 159 pad_left 1 bank_addr_weights 0 bank_addr_in_2 191 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 53760"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 159 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 64 pad_bottom 9 channel_offset 0 length 32 bank_addr_in_1 191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 223 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54272"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 191 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 96 pad_bottom 1 channel_offset 0 length 32 bank_addr_in_1 223 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 256 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 54784"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55296"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 55808"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56320"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 32"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 288 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 256 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 56832"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57344"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 57856"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58368"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 64"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 64"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 320 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 58880"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59392"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 59904"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60416"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 1 jump_read_endl 1 bank_addr_in 96"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 32 act_type 1 bank_addr_out 352 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 288 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 60928"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 61440"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 61952"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 62464"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 62976"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 63488"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 64000"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 64512"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 320 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 65024"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 65536"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 66048"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 66560"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 67072"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 67584"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 68096"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 68608"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 352 jump_write 16 jump_read 1 length 32 channel 16 reg_id 1 ddr_addr 69120"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer1__BasicBlock_2__input_15_fix.sim save_fmt 0 reg_id 1 ddr_start 53248 height 32 height_stride 32 width 32 width_stride 32 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 53248 ddr_size 16384"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 2644 md5sum = 3099fe9b68df1af058232537ed8df04e
            head: 
            0x56389f1f6e70 00000000: 8000 1001 0f00 0000 0fc0 0700 0090 0020
            0x56389f1f6e80 00000010: ff01 0000 0000 0000 8040 1001 0f00 0000
            0x56389f1f6e90 00000020: 0fc0 0700 0092 0020 ff01 0000 0000 0000
            0x56389f1f6ea0 00000030: 8080 1001 0f00 0000 0fc0 0700 0094 0020
            0x56389f1f6eb0 00000040: ff01 0000 0000 0000 80c0 1001 0f00 0000
            0x56389f1f6ec0 00000050: 0fc0 0700 0096 0020 ff01 0000 0000 0000
            0x56389f1f6ed0 00000060: 8000 1101 0f00 0000 0fc0 0700 0098 0020
            0x56389f1f6ee0 00000070: ff01 0000 0000 0000 8040 1101 0f00 0000
            0x56389f1f6ef0 00000080: 0fc0 0700 009a 0020 ff01 0000 0000 0000
            0x56389f1f6f00 00000090: 8080 1101 0f00 0000 0fc0 0700 009c 0020
            tail: 
            0x56389f1f7824 00000000: 0f00 0000 0fc0 0700 00fc 0020 40c1 2142
            0x56389f1f7834 00000010: 0f00 0000 0fc0 0700 00fe 0020 6001 204a
            0x56389f1f7844 00000020: 0f00 0000 0fc0 0700 0000 0120 6041 2042
            0x56389f1f7854 00000030: 0f00 0000 0fc0 0700 0002 0120 6081 204a
            0x56389f1f7864 00000040: 0f00 0000 0fc0 0700 0004 0120 60c1 2042
            0x56389f1f7874 00000050: 0f00 0000 0fc0 0700 0006 0120 6001 214a
            0x56389f1f7884 00000060: 0f00 0000 0fc0 0700 0008 0120 6041 2142
            0x56389f1f7894 00000070: 0f00 0000 0fc0 0700 000a 0120 6081 214a
            0x56389f1f78a4 00000080: 0f00 0000 0fc0 0700 000c 0120 60c1 2142
            0x56389f1f78b4 00000090: 0f00 0000 0fc0 0700 000e 0120 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_fake_downsample_0"
      op_name: "fake_downsample_0"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 1001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEW 1001 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 9 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 1 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 11 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 3 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 13 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 5 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 61440 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 15 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 7 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 9 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 62464 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1001 1000 bank_id_out 0 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 63488 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 9 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1000 1000 bank_id_out 1 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 11 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 64512 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1001 1000 bank_id_out 2 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 65536 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 11 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1000 1000 bank_id_out 3 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 13 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 66560 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1001 1000 bank_id_out 4 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 67584 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 13 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1000 1000 bank_id_out 5 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 15 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 68608 ddr_mode 1 output_channel_num 1 jump_read_endl 496 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1001 1000 bank_id_out 6 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 15 shift_read 0 jump_read 1 id 0 jump_read_endl 1 bank_addr_in 16"
            value: "ELEW 1000 1010 bank_id_out 7 shift_write 0 jump_write 1 channel_group 1 length 16 act_type 0 bank_addr_out 16 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 4096"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 4352"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 4608"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 4864"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 5120"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 5376"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 5632"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 5888"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 6144"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 6400"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 6656"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 6912"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 7168"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 7424"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 7680"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 16 jump_write 16 jump_read 1 length 16 channel 16 reg_id 1 ddr_addr 7936"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/fake_downsample_0.sim save_fmt 0 reg_id 1 ddr_start 4096 height 16 height_stride 16 width 16 width_stride 16 channel 16 channel_stride 16"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 964 md5sum = e6fdb31149d52e9cec598d9e56f8c9c1
            head: 
            0x56389f1f0bc0 00000000: 0000 1201 1f00 0000 0fc0 0300 00d0 0020
            0x56389f1f0bd0 00000010: ef01 8000 0000 0000 0000 82d8 0000 0000
            0x56389f1f0be0 00000020: 0040 9201 1f00 0000 0fc0 0300 00d4 0020
            0x56389f1f0bf0 00000030: ef01 8000 0000 0000 0000 80e9 0080 0700
            0x56389f1f0c00 00000040: 0000 0000 0080 1201 1f00 0000 0fc0 0300
            0x56389f1f0c10 00000050: 00d8 0020 ef01 8000 0000 0000 0040 82d8
            0x56389f1f0c20 00000060: 0000 0000 0040 80e8 0080 0700 0000 0000
            0x56389f1f0c30 00000070: 00c0 9201 1f00 0000 0fc0 0300 00dc 0020
            0x56389f1f0c40 00000080: ef01 8000 0000 0000 0080 82d8 0000 0000
            0x56389f1f0c50 00000090: 0080 80e9 0080 0700 0000 0000 0000 1301
            tail: 
            0x56389f1f0ee4 00000000: 0f00 0000 0fc0 0300 0016 0020 00c0 2142
            0x56389f1f0ef4 00000010: 0f00 0000 0fc0 0300 0017 0020 1000 2042
            0x56389f1f0f04 00000020: 0f00 0000 0fc0 0300 0018 0020 1040 2042
            0x56389f1f0f14 00000030: 0f00 0000 0fc0 0300 0019 0020 1080 2042
            0x56389f1f0f24 00000040: 0f00 0000 0fc0 0300 001a 0020 10c0 2042
            0x56389f1f0f34 00000050: 0f00 0000 0fc0 0300 001b 0020 1000 2142
            0x56389f1f0f44 00000060: 0f00 0000 0fc0 0300 001c 0020 1040 2142
            0x56389f1f0f54 00000070: 0f00 0000 0fc0 0300 001d 0020 1080 2142
            0x56389f1f0f64 00000080: 0f00 0000 0fc0 0300 001e 0020 10c0 2142
            0x56389f1f0f74 00000090: 0f00 0000 0fc0 0300 001f 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 0
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv1__input_16"
      op_name: "CifarResNet__layer2_0_conv1_weight"
      op_name: "CifarResNet__layer2_0_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv1__input_16"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 112 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 1 stride_out 1 shift_bias 8 jump_read_endl 32 stride_h 2 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 1 jump_write 2 stride_w 2 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53248 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 53760 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54272 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 54784 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55296 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 55808 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56320 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 56832 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57344 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 57856 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58368 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 58880 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59392 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 59904 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60416 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 60928 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 7640 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 7640"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8127 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 32 pad_bottom 15 channel_offset 0 length 16 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 9 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 9 mode_avg 0 channel 16 reg_id 2 ddr_addr 8792 ddr_mode 0 output_channel_num 16 jump_read_endl 144 reg_id_1 3 ddr_addr_1 8792"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8127 pad_top 1 channel_group 1 bank_id_out 0 bank_addr_out 33 pad_bottom 15 channel_offset 0 length 16 bank_addr_in_1 8191 pad_left 1 bank_addr_weights 9 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 61440 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 61952 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 62464 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 62976 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 63488 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 64000 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 64512 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 65024 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 65536 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 66048 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 66560 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 67072 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 67584 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 68096 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 68608 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 15 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 32 mode_avg 0 channel 16 reg_id 1 ddr_addr 69120 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 64 pad_bottom 2 channel_offset 0 length 16 bank_addr_in_1 63 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 15 bank_addr_in 8191 pad_top 0 channel_group 1 bank_id_out 0 bank_addr_out 65 pad_bottom 2 channel_offset 0 length 16 bank_addr_in_1 63 pad_left 1 bank_addr_weights 9 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 8192"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 8704"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 9216"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 9728"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 10240"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 10752"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 11264"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 11776"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 64 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 15872"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__input_17_fix.sim save_fmt 0 reg_id 1 ddr_start 8192 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 8192 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1196 md5sum = a4bda31d3e7775c7da39424ab63737b8
            head: 
            0x56389f1f7d10 00000000: 0000 1801 1f00 0000 1f00 0001 7000 0000
            0x56389f1f7d20 00000010: 1f00 0000 0000 0000 0024 4194 1f00 0100
            0x56389f1f7d30 00000020: 01e4 0012 0000 0012 0000 1201 0f00 0000
            0x56389f1f7d40 00000030: 0fc0 0700 00d0 0020 ff01 0000 0000 0000
            0x56389f1f7d50 00000040: 2000 1201 0f00 0000 0fc0 0700 00d2 0020
            0x56389f1f7d60 00000050: ff01 0000 0000 0000 0040 1201 0f00 0000
            0x56389f1f7d70 00000060: 0fc0 0700 00d4 0020 ff01 0000 0000 0000
            0x56389f1f7d80 00000070: 2040 1201 0f00 0000 0fc0 0700 00d6 0020
            0x56389f1f7d90 00000080: ff01 0000 0000 0000 0080 1201 0f00 0000
            0x56389f1f7da0 00000090: 0fc0 0700 00d8 0020 ff01 0000 0000 0000
            tail: 
            0x56389f1f811c 00000000: 1f00 0000 1fc0 0301 002c 0020 20c0 2142
            0x56389f1f812c 00000010: 1f00 0000 1fc0 0301 002e 0020 4000 2042
            0x56389f1f813c 00000020: 1f00 0000 1fc0 0301 0030 0020 4040 2042
            0x56389f1f814c 00000030: 1f00 0000 1fc0 0301 0032 0020 4080 2042
            0x56389f1f815c 00000040: 1f00 0000 1fc0 0301 0034 0020 40c0 2042
            0x56389f1f816c 00000050: 1f00 0000 1fc0 0301 0036 0020 4000 2142
            0x56389f1f817c 00000060: 1f00 0000 1fc0 0301 0038 0020 4040 2142
            0x56389f1f818c 00000070: 1f00 0000 1fc0 0301 003a 0020 4080 2142
            0x56389f1f819c 00000080: 1f00 0000 1fc0 0301 003c 0020 40c0 2142
            0x56389f1f81ac 00000090: 1f00 0000 1fc0 0301 003e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 2359296
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18"
      op_name: "CifarResNet__layer2_0_conv2_weight"
      op_name: "CifarResNet__layer2_0_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 64 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 144 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 9944 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 9944"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8190 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 96 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 62 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 12248 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 12248"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8190 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 97 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 62 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 30 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 128 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 62 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 30 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 129 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 62 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 19968"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 20480"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 20992"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 21504"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 22016"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 22528"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 23040"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 23552"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 24064"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Conv2d_conv2__input_18_fix.sim save_fmt 0 reg_id 1 ddr_start 16384 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 16384 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 812 md5sum = 8f3d829801d27c23669f6e152cf85113
            head: 
            0x56389f1f7d10 00000000: 2000 1001 1f00 0000 1fc0 0301 0020 0020
            0x56389f1f7d20 00000010: ff01 0000 0000 0000 2040 1001 1f00 0000
            0x56389f1f7d30 00000020: 1fc0 0301 0022 0020 ff01 0000 0000 0000
            0x56389f1f7d40 00000030: 2080 1001 1f00 0000 1fc0 0301 0024 0020
            0x56389f1f7d50 00000040: ff01 0000 0000 0000 20c0 1001 1f00 0000
            0x56389f1f7d60 00000050: 1fc0 0301 0026 0020 ff01 0000 0000 0000
            0x56389f1f7d70 00000060: 2000 1101 1f00 0000 1fc0 0301 0028 0020
            0x56389f1f7d80 00000070: ff01 0000 0000 0000 2040 1101 1f00 0000
            0x56389f1f7d90 00000080: 1fc0 0301 002a 0020 ff01 0000 0000 0000
            0x56389f1f7da0 00000090: 2080 1101 1f00 0000 1fc0 0301 002c 0020
            tail: 
            0x56389f1f7f9c 00000000: 1f00 0000 1fc0 0301 004c 0020 60c0 2142
            0x56389f1f7fac 00000010: 1f00 0000 1fc0 0301 004e 0020 8000 2042
            0x56389f1f7fbc 00000020: 1f00 0000 1fc0 0301 0050 0020 8040 2042
            0x56389f1f7fcc 00000030: 1f00 0000 1fc0 0301 0052 0020 8080 2042
            0x56389f1f7fdc 00000040: 1f00 0000 1fc0 0301 0054 0020 80c0 2042
            0x56389f1f7fec 00000050: 1f00 0000 1fc0 0301 0056 0020 8000 2142
            0x56389f1f7ffc 00000060: 1f00 0000 1fc0 0301 0058 0020 8040 2142
            0x56389f1f800c 00000070: 1f00 0000 1fc0 0301 005a 0020 8080 2142
            0x56389f1f801c 00000080: 1f00 0000 1fc0 0301 005c 0020 80c0 2142
            0x56389f1f802c 00000090: 1f00 0000 1fc0 0301 005e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19"
      op_name: "CifarResNet__layer2_0_shortcut_0_weight"
      op_name: "CifarResNet__layer2_0_shortcut_0_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_19"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__out_5"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 4352 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 4608 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 4864 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 5120 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 5376 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 5632 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 5888 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 6144 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 6400 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 6656 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 6912 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 7168 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 7424 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 7680 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 16 mode_avg 0 channel 16 reg_id 1 ddr_addr 7936 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 176 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 1 stride_out 1 shift_bias 7 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 2 ddr_addr 14552 ddr_mode 0 output_channel_num 16 jump_read_endl 16 reg_id_1 3 ddr_addr_1 14552"
            value: "CONV 0101 0100 bank_id_in 0 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 0 pad_bottom 8 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 1 pad_start 0 pad_end 0 pad_idx 1 jump_read 16 jump_write 1 length 1 mode_avg 0 channel 16 reg_id 2 ddr_addr 14680 ddr_mode 0 output_channel_num 16 jump_read_endl 16 reg_id_1 3 ddr_addr_1 14680"
            value: "CONV 0101 1100 bank_id_in 0 bank_addr_in 0 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 1 pad_bottom 8 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 1 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 0100 bank_id_in 0 bank_addr_in 16 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 32 pad_bottom 0 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 0 bank_addr_in 16 pad_top 0 channel_group 1 bank_id_out 8 bank_addr_out 33 pad_bottom 0 channel_offset 0 length 16 bank_addr_in_1 0 pad_left 0 bank_addr_weights 1 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 9 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 24576"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 25088"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 25600"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 26112"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 26624"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 27136"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 27648"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 28160"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 28672"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29184"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29696"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30208"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30720"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31232"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31744"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 32256"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_0__input_20_fix.sim save_fmt 0 reg_id 1 ddr_start 24576 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 24576 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1420 md5sum = f281a511ac77484b40973db69d52479e
            head: 
            0x56389f1f5cf0 00000000: 0000 1001 0f00 0000 0fc0 0300 0010 0020
            0x56389f1f5d00 00000010: ff00 0000 0000 0000 0040 1001 0f00 0000
            0x56389f1f5d10 00000020: 0fc0 0300 0011 0020 ff00 0000 0000 0000
            0x56389f1f5d20 00000030: 0080 1001 0f00 0000 0fc0 0300 0012 0020
            0x56389f1f5d30 00000040: ff00 0000 0000 0000 00c0 1001 0f00 0000
            0x56389f1f5d40 00000050: 0fc0 0300 0013 0020 ff00 0000 0000 0000
            0x56389f1f5d50 00000060: 0000 1101 0f00 0000 0fc0 0300 0014 0020
            0x56389f1f5d60 00000070: ff00 0000 0000 0000 0040 1101 0f00 0000
            0x56389f1f5d70 00000080: 0fc0 0300 0015 0020 ff00 0000 0000 0000
            0x56389f1f5d80 00000090: 0080 1101 0f00 0000 0fc0 0300 0016 0020
            tail: 
            0x56389f1f61dc 00000000: 1f00 0000 1fc0 0301 006c 0020 60c0 2142
            0x56389f1f61ec 00000010: 1f00 0000 1fc0 0301 006e 0020 8000 2042
            0x56389f1f61fc 00000020: 1f00 0000 1fc0 0301 0070 0020 8040 2042
            0x56389f1f620c 00000030: 1f00 0000 1fc0 0301 0072 0020 8080 2042
            0x56389f1f621c 00000040: 1f00 0000 1fc0 0301 0074 0020 80c0 2042
            0x56389f1f622c 00000050: 1f00 0000 1fc0 0301 0076 0020 8000 2142
            0x56389f1f623c 00000060: 1f00 0000 1fc0 0301 0078 0020 8040 2142
            0x56389f1f624c 00000070: 1f00 0000 1fc0 0301 007a 0020 8080 2142
            0x56389f1f625c 00000080: 1f00 0000 1fc0 0301 007c 0020 80c0 2142
            0x56389f1f626c 00000090: 1f00 0000 1fc0 0301 007e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 262144
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv1__input_21"
      op_name: "CifarResNet__layer2_1_conv1_weight"
      op_name: "CifarResNet__layer2_1_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv1__input_21"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 208 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 14808 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 14808"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 0 bank_addr_in_2 126 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 17112 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 17112"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 18 bank_addr_in_2 126 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 4096"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 4608"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 5120"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 5632"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 6144"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 6656"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 7168"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 7680"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 8192"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 8704"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 9216"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 9728"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 10240"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 10752"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 11264"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 11776"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__input_22_fix.sim save_fmt 0 reg_id 1 ddr_start 4096 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 812 md5sum = f67539a6b425b9e5d7ab0c15dc64b1fb
            head: 
            0x56389f1f7d10 00000000: 6000 1001 1f00 0000 1fc0 0301 0060 0020
            0x56389f1f7d20 00000010: ff01 0000 0000 0000 6040 1001 1f00 0000
            0x56389f1f7d30 00000020: 1fc0 0301 0062 0020 ff01 0000 0000 0000
            0x56389f1f7d40 00000030: 6080 1001 1f00 0000 1fc0 0301 0064 0020
            0x56389f1f7d50 00000040: ff01 0000 0000 0000 60c0 1001 1f00 0000
            0x56389f1f7d60 00000050: 1fc0 0301 0066 0020 ff01 0000 0000 0000
            0x56389f1f7d70 00000060: 6000 1101 1f00 0000 1fc0 0301 0068 0020
            0x56389f1f7d80 00000070: ff01 0000 0000 0000 6040 1101 1f00 0000
            0x56389f1f7d90 00000080: 1fc0 0301 006a 0020 ff01 0000 0000 0000
            0x56389f1f7da0 00000090: 6080 1101 1f00 0000 1fc0 0301 006c 0020
            tail: 
            0x56389f1f7f9c 00000000: 1f00 0000 1fc0 0301 001c 0020 00c0 2142
            0x56389f1f7fac 00000010: 1f00 0000 1fc0 0301 001e 0020 2000 2042
            0x56389f1f7fbc 00000020: 1f00 0000 1fc0 0301 0020 0020 2040 2042
            0x56389f1f7fcc 00000030: 1f00 0000 1fc0 0301 0022 0020 2080 2042
            0x56389f1f7fdc 00000040: 1f00 0000 1fc0 0301 0024 0020 20c0 2042
            0x56389f1f7fec 00000050: 1f00 0000 1fc0 0301 0026 0020 2000 2142
            0x56389f1f7ffc 00000060: 1f00 0000 1fc0 0301 0028 0020 2040 2142
            0x56389f1f800c 00000070: 1f00 0000 1fc0 0301 002a 0020 2080 2142
            0x56389f1f801c 00000080: 1f00 0000 1fc0 0301 002c 0020 20c0 2142
            0x56389f1f802c 00000090: 1f00 0000 1fc0 0301 002e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23"
      op_name: "CifarResNet__layer2_1_conv2_weight"
      op_name: "CifarResNet__layer2_1_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__Conv2d_conv2__input_23"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__out_6"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 4608 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 5120 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 5632 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 6144 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 6656 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 7168 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 7680 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 240 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 19416 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 19416"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 30 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 21720 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 21720"
            value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 30 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 96 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1000 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1000 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 128 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 96 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 15872"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 128 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 19968"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_1__input_24_fix.sim save_fmt 0 reg_id 1 ddr_start 12288 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 12288 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1420 md5sum = 227ed0d4a210e59afec9654a09fbc252
            head: 
            0x56389f1f81c0 00000000: 0000 1001 1f00 0000 1fc0 0301 0010 0020
            0x56389f1f81d0 00000010: ff01 0000 0000 0000 0040 1001 1f00 0000
            0x56389f1f81e0 00000020: 1fc0 0301 0012 0020 ff01 0000 0000 0000
            0x56389f1f81f0 00000030: 0080 1001 1f00 0000 1fc0 0301 0014 0020
            0x56389f1f8200 00000040: ff01 0000 0000 0000 00c0 1001 1f00 0000
            0x56389f1f8210 00000050: 1fc0 0301 0016 0020 ff01 0000 0000 0000
            0x56389f1f8220 00000060: 0000 1101 1f00 0000 1fc0 0301 0018 0020
            0x56389f1f8230 00000070: ff01 0000 0000 0000 0040 1101 1f00 0000
            0x56389f1f8240 00000080: 1fc0 0301 001a 0020 ff01 0000 0000 0000
            0x56389f1f8250 00000090: 0080 1101 1f00 0000 1fc0 0301 001c 0020
            tail: 
            0x56389f1f86ac 00000000: 1f00 0000 1fc0 0301 003c 0020 60c0 2142
            0x56389f1f86bc 00000010: 1f00 0000 1fc0 0301 003e 0020 8000 2042
            0x56389f1f86cc 00000020: 1f00 0000 1fc0 0301 0040 0020 8040 2042
            0x56389f1f86dc 00000030: 1f00 0000 1fc0 0301 0042 0020 8080 2042
            0x56389f1f86ec 00000040: 1f00 0000 1fc0 0301 0044 0020 80c0 2042
            0x56389f1f86fc 00000050: 1f00 0000 1fc0 0301 0046 0020 8000 2142
            0x56389f1f870c 00000060: 1f00 0000 1fc0 0301 0048 0020 8040 2142
            0x56389f1f871c 00000070: 1f00 0000 1fc0 0301 004a 0020 8080 2142
            0x56389f1f872c 00000080: 1f00 0000 1fc0 0301 004c 0020 80c0 2142
            0x56389f1f873c 00000090: 1f00 0000 1fc0 0301 004e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv1__input_25"
      op_name: "CifarResNet__layer2_2_conv1_weight"
      op_name: "CifarResNet__layer2_2_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv1__input_25"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 272 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 24024 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 24024"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 0 bank_addr_in_2 126 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 26328 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 26328"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 62 pad_top 1 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 94 pad_left 1 bank_addr_weights 18 bank_addr_in_2 126 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "CONV 0100 0110 bank_id_in 7 bank_addr_in 94 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 126 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 20480"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 20992"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 21504"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 22016"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 22528"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 23040"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 23552"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 0 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 24064"
            value: "SAVE 0010 0010 bank_id 0 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 24576"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 25088"
            value: "SAVE 0010 0010 bank_id 2 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 25600"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 26112"
            value: "SAVE 0010 0010 bank_id 4 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 26624"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 27136"
            value: "SAVE 0010 0010 bank_id 6 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 27648"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 32 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 28160"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__input_26_fix.sim save_fmt 0 reg_id 1 ddr_start 20480 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 20480 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 812 md5sum = 9d392c18c2419a683cd768f8c7c8a7a8
            head: 
            0x56389f1f7d10 00000000: 6000 1001 1f00 0000 1fc0 0301 0030 0020
            0x56389f1f7d20 00000010: ff01 0000 0000 0000 6040 1001 1f00 0000
            0x56389f1f7d30 00000020: 1fc0 0301 0032 0020 ff01 0000 0000 0000
            0x56389f1f7d40 00000030: 6080 1001 1f00 0000 1fc0 0301 0034 0020
            0x56389f1f7d50 00000040: ff01 0000 0000 0000 60c0 1001 1f00 0000
            0x56389f1f7d60 00000050: 1fc0 0301 0036 0020 ff01 0000 0000 0000
            0x56389f1f7d70 00000060: 6000 1101 1f00 0000 1fc0 0301 0038 0020
            0x56389f1f7d80 00000070: ff01 0000 0000 0000 6040 1101 1f00 0000
            0x56389f1f7d90 00000080: 1fc0 0301 003a 0020 ff01 0000 0000 0000
            0x56389f1f7da0 00000090: 6080 1101 1f00 0000 1fc0 0301 003c 0020
            tail: 
            0x56389f1f7f9c 00000000: 1f00 0000 1fc0 0301 005c 0020 00c0 2142
            0x56389f1f7fac 00000010: 1f00 0000 1fc0 0301 005e 0020 2000 2042
            0x56389f1f7fbc 00000020: 1f00 0000 1fc0 0301 0060 0020 2040 2042
            0x56389f1f7fcc 00000030: 1f00 0000 1fc0 0301 0062 0020 2080 2042
            0x56389f1f7fdc 00000040: 1f00 0000 1fc0 0301 0064 0020 20c0 2042
            0x56389f1f7fec 00000050: 1f00 0000 1fc0 0301 0066 0020 2000 2142
            0x56389f1f7ffc 00000060: 1f00 0000 1fc0 0301 0068 0020 2040 2142
            0x56389f1f800c 00000070: 1f00 0000 1fc0 0301 006a 0020 2080 2142
            0x56389f1f801c 00000080: 1f00 0000 1fc0 0301 006c 0020 20c0 2142
            0x56389f1f802c 00000090: 1f00 0000 1fc0 0301 006e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27"
      op_name: "CifarResNet__layer2_2_conv2_weight"
      op_name: "CifarResNet__layer2_2_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__Conv2d_conv2__input_27"
      op_name: "CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__out_7"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 20480 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 20992 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 21504 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 22016 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 22528 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 23040 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 23552 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 24064 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 24576 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25088 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 25600 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26112 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 26624 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27136 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 27648 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28160 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 96 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 128 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 0 ddr_addr 304 ddr_mode 0 output_channel_num 1 jump_read_endl 32 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 2 stride_out 1 shift_bias 5 jump_read_endl 32 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 2 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 28632 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 28632"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 0 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 30 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 30936 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 30936"
            value: "CONV 0101 1100 bank_id_in 7 bank_addr_in 8158 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 1 pad_bottom 9 channel_offset 0 length 16 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 30 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 28672"
            value: "CONV 0100 0100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 32 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29184"
            value: "CONV 0100 1100 bank_id_in 7 bank_addr_in 8190 pad_top 0 channel_group 2 bank_id_out 8 bank_addr_out 33 pad_bottom 1 channel_offset 0 length 16 bank_addr_in_1 30 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 29696"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 96"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 160 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30208"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1100 1010 bank_id_out 0 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 30720"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 2 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31232"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 4 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 31744"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 128"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 2 id 1 jump_read_endl 1 bank_addr_in 32"
            value: "ELEW 1000 1010 bank_id_out 6 shift_write 0 jump_write 2 channel_group 2 length 16 act_type 1 bank_addr_out 192 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 160 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 32256"
            value: "SAVE 1010 0010 bank_id 0 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 32768"
            value: "SAVE 0010 0010 bank_id 1 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 33280"
            value: "SAVE 1010 0010 bank_id 2 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 33792"
            value: "SAVE 0010 0010 bank_id 3 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 34304"
            value: "SAVE 1010 0010 bank_id 4 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 34816"
            value: "SAVE 0010 0010 bank_id 5 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 35328"
            value: "SAVE 1010 0010 bank_id 6 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 35840"
            value: "SAVE 0010 0010 bank_id 7 bank_addr 192 jump_write 32 jump_read 2 length 16 channel 32 reg_id 1 ddr_addr 36352"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer2__BasicBlock_2__input_28_fix.sim save_fmt 0 reg_id 1 ddr_start 28672 height 16 height_stride 16 width 16 width_stride 16 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 28672 ddr_size 8192"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 1420 md5sum = bafe3203c81475eb19dabbc0a6e6fdd4
            head: 
            0x56389f1f81c0 00000000: 0000 1001 1f00 0000 1fc0 0301 0050 0020
            0x56389f1f81d0 00000010: ff01 0000 0000 0000 0040 1001 1f00 0000
            0x56389f1f81e0 00000020: 1fc0 0301 0052 0020 ff01 0000 0000 0000
            0x56389f1f81f0 00000030: 0080 1001 1f00 0000 1fc0 0301 0054 0020
            0x56389f1f8200 00000040: ff01 0000 0000 0000 00c0 1001 1f00 0000
            0x56389f1f8210 00000050: 1fc0 0301 0056 0020 ff01 0000 0000 0000
            0x56389f1f8220 00000060: 0000 1101 1f00 0000 1fc0 0301 0058 0020
            0x56389f1f8230 00000070: ff01 0000 0000 0000 0040 1101 1f00 0000
            0x56389f1f8240 00000080: 1fc0 0301 005a 0020 ff01 0000 0000 0000
            0x56389f1f8250 00000090: 0080 1101 1f00 0000 1fc0 0301 005c 0020
            tail: 
            0x56389f1f86ac 00000000: 0180 a1e8 c0c0 0701 0020 0100 a0c0 2142
            0x56389f1f86bc 00000010: 1f00 0000 1fc0 0301 007e 0020 c000 204a
            0x56389f1f86cc 00000020: 1f00 0000 1fc0 0301 0080 0020 c040 2042
            0x56389f1f86dc 00000030: 1f00 0000 1fc0 0301 0082 0020 c080 204a
            0x56389f1f86ec 00000040: 1f00 0000 1fc0 0301 0084 0020 c0c0 2042
            0x56389f1f86fc 00000050: 1f00 0000 1fc0 0301 0086 0020 c000 214a
            0x56389f1f870c 00000060: 1f00 0000 1fc0 0301 0088 0020 c040 2142
            0x56389f1f871c 00000070: 1f00 0000 1fc0 0301 008a 0020 c080 214a
            0x56389f1f872c 00000080: 1f00 0000 1fc0 0301 008c 0020 c0c0 2142
            0x56389f1f873c 00000090: 1f00 0000 1fc0 0301 008e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_fake_downsample_1"
      op_name: "fake_downsample_1"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 1001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEW 1001 1000 bank_id_out 8 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 1 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 9 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 10 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 32768 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 3 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 11 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 33792 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 12 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 34816 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 5 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 13 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "LOAD 0001 1001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 35840 ddr_mode 1 output_channel_num 1 jump_read_endl 480 reg_id_1 0 ddr_addr_1 0"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1001 1000 bank_id_out 14 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 7 shift_read 0 jump_read 2 id 0 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 15 shift_write 0 jump_write 2 channel_group 2 length 8 act_type 0 bank_addr_out 0 num 1 valid_pixel_parallel 1 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 8 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 4096"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 4352"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 4608"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 4864"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 5120"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 5376"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 5632"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 0 jump_write 32 jump_read 2 length 8 channel 32 reg_id 1 ddr_addr 5888"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/fake_downsample_1.sim save_fmt 0 reg_id 1 ddr_start 4096 height 8 height_stride 8 width 8 width_stride 8 channel 32 channel_stride 32"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 2048"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 484 md5sum = 906406d83711c6515c816ca213696309
            head: 
            0x56389f068c90 00000000: 0000 1001 3f00 0000 1fc0 0101 0070 0020
            0x56389f068ca0 00000010: df01 8000 0000 0000 0100 80d8 0000 0000
            0x56389f068cb0 00000020: 0040 9001 3f00 0000 1fc0 0101 0074 0020
            0x56389f068cc0 00000030: df01 8000 0000 0000 0100 82e9 0080 0301
            0x56389f068cd0 00000040: 0000 0000 0080 1001 3f00 0000 1fc0 0101
            0x56389f068ce0 00000050: 0078 0020 df01 8000 0000 0000 0140 80d8
            0x56389f068cf0 00000060: 0000 0000 0140 82e8 0080 0301 0000 0000
            0x56389f068d00 00000070: 00c0 9001 3f00 0000 1fc0 0101 007c 0020
            0x56389f068d10 00000080: df01 8000 0000 0000 0180 80d8 0000 0000
            0x56389f068d20 00000090: 0180 82e9 0080 0301 0000 0000 0000 1101
            tail: 
            0x56389f068dd4 00000000: 0080 0301 0000 0000 01c0 81d8 0000 0000
            0x56389f068de4 00000010: 01c0 a3e8 0080 0301 0000 0000 0000 224a
            0x56389f068df4 00000020: 1f00 0000 1fc0 0101 0010 0020 0040 2242
            0x56389f068e04 00000030: 1f00 0000 1fc0 0101 0011 0020 0080 2242
            0x56389f068e14 00000040: 1f00 0000 1fc0 0101 0012 0020 00c0 2242
            0x56389f068e24 00000050: 1f00 0000 1fc0 0101 0013 0020 0000 2342
            0x56389f068e34 00000060: 1f00 0000 1fc0 0101 0014 0020 0040 2342
            0x56389f068e44 00000070: 1f00 0000 1fc0 0101 0015 0020 0080 2342
            0x56389f068e54 00000080: 1f00 0000 1fc0 0101 0016 0020 00c0 2342
            0x56389f068e64 00000090: 1f00 0000 1fc0 0101 0017 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 0
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv1__input_29"
      op_name: "CifarResNet__layer3_0_conv1_weight"
      op_name: "CifarResNet__layer3_0_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv1__input_29"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 336 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 2 stride_out 1 shift_bias 7 jump_read_endl 32 stride_h 2 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 1 jump_write 4 stride_w 2 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 28672 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 0 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29184 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 29696 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 1 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30208 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 30720 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 2 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31232 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 31744 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 3 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32256 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 32768 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 4 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 33280 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 33792 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 5 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 34304 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 34816 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 6 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 35328 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 35840 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 7 bank_addr 32 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 16 mode_avg 0 channel 32 reg_id 1 ddr_addr 36352 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 33240 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 33240"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 16 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 2 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 18 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 35544 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 35544"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 17 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 18 bank_addr_in_2 0 pad_right 2 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 37848 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 37848"
            value: "CONV 0101 0100 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 18 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 2 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 54 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 9 mode_avg 0 channel 32 reg_id 2 ddr_addr 40152 ddr_mode 0 output_channel_num 16 jump_read_endl 288 reg_id_1 3 ddr_addr_1 40152"
            value: "CONV 0101 0110 bank_id_in 7 bank_addr_in 8126 pad_top 1 channel_group 2 bank_id_out 8 bank_addr_out 19 pad_bottom 2 channel_offset 0 length 8 bank_addr_in_1 8190 pad_left 1 bank_addr_weights 54 bank_addr_in_2 0 pad_right 2 bank_addr_bias 3 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 8 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 8192"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 8704"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 9216"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 9728"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 10240"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 10752"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 11264"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 16 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 11776"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__input_30_fix.sim save_fmt 0 reg_id 1 ddr_start 8192 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 8192 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 732 md5sum = 67214dc41d531649a80368aa7fc1a317
            head: 
            0x56389f07f8d0 00000000: 0000 1801 3f00 0000 3f00 0003 5001 0000
            0x56389f07f8e0 00000010: 3f00 0000 0000 0000 0124 4194 1fe0 0000
            0x56389f07f8f0 00000020: 03e4 0012 0000 0012 0000 1001 1f00 0000
            0x56389f07f900 00000030: 1fc0 0301 0070 0020 ff01 0000 0000 0000
            0x56389f07f910 00000040: 2000 1001 1f00 0000 1fc0 0301 0072 0020
            0x56389f07f920 00000050: ff01 0000 0000 0000 0040 1001 1f00 0000
            0x56389f07f930 00000060: 1fc0 0301 0074 0020 ff01 0000 0000 0000
            0x56389f07f940 00000070: 2040 1001 1f00 0000 1fc0 0301 0076 0020
            0x56389f07f950 00000080: ff01 0000 0000 0000 0080 1001 1f00 0000
            0x56389f07f960 00000090: 1fc0 0301 0078 0020 ff01 0000 0000 0000
            tail: 
            0x56389f07fb0c 00000000: 1f01 0f00 d89c 0060 bedf 6185 1300 1210
            0x56389f07fb1c 00000010: fedf 0120 0080 0d10 00c0 0020 1000 2246
            0x56389f07fb2c 00000020: 3f00 0000 3fc0 0103 0020 0020 1040 2242
            0x56389f07fb3c 00000030: 3f00 0000 3fc0 0103 0022 0020 1080 2242
            0x56389f07fb4c 00000040: 3f00 0000 3fc0 0103 0024 0020 10c0 2242
            0x56389f07fb5c 00000050: 3f00 0000 3fc0 0103 0026 0020 1000 2342
            0x56389f07fb6c 00000060: 3f00 0000 3fc0 0103 0028 0020 1040 2342
            0x56389f07fb7c 00000070: 3f00 0000 3fc0 0103 002a 0020 1080 2342
            0x56389f07fb8c 00000080: 3f00 0000 3fc0 0103 002c 0020 10c0 2342
            0x56389f07fb9c 00000090: 3f00 0000 3fc0 0103 002e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 2359296
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31"
      op_name: "CifarResNet__layer3_0_conv2_weight"
      op_name: "CifarResNet__layer3_0_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 16 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 400 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 8 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 42456 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 42456"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 48 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 47064 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 47064"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 49 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 51672 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 51672"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 50 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 56280 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 56280"
            value: "CONV 0101 0110 bank_id_in 15 bank_addr_in 11 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 51 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 12 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 8 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 15872"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Conv2d_conv2__input_31_fix.sim save_fmt 0 reg_id 1 ddr_start 12288 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 12288 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 540 md5sum = c62e3bf282d3df0d31dffe7db372872e
            head: 
            0x56389f1f4f70 00000000: 1000 1201 3f00 0000 3fc0 0103 0020 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 1040 1201 3f00 0000
            0x56389f1f4f90 00000020: 3fc0 0103 0022 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 1080 1201 3f00 0000 3fc0 0103 0024 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 10c0 1201 3f00 0000
            0x56389f1f4fc0 00000050: 3fc0 0103 0026 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 1000 1301 3f00 0000 3fc0 0103 0028 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 1040 1301 3f00 0000
            0x56389f1f4ff0 00000080: 3fc0 0103 002a 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 1080 1301 3f00 0000 3fc0 0103 002c 0020
            tail: 
            0x56389f1f50ec 00000000: 3f02 0f00 d8db 0060 0bc0 6385 3300 3210
            0x56389f1f50fc 00000010: 0cc0 0110 0000 1b10 00c0 0010 3000 2246
            0x56389f1f510c 00000020: 3f00 0000 3fc0 0103 0030 0020 3040 2242
            0x56389f1f511c 00000030: 3f00 0000 3fc0 0103 0032 0020 3080 2242
            0x56389f1f512c 00000040: 3f00 0000 3fc0 0103 0034 0020 30c0 2242
            0x56389f1f513c 00000050: 3f00 0000 3fc0 0103 0036 0020 3000 2342
            0x56389f1f514c 00000060: 3f00 0000 3fc0 0103 0038 0020 3040 2342
            0x56389f1f515c 00000070: 3f00 0000 3fc0 0103 003a 0020 3080 2342
            0x56389f1f516c 00000080: 3f00 0000 3fc0 0103 003c 0020 30c0 2342
            0x56389f1f517c 00000090: 3f00 0000 3fc0 0103 003e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32"
      op_name: "CifarResNet__layer3_0_shortcut_0_weight"
      op_name: "CifarResNet__layer3_0_shortcut_0_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__Sequential_shortcut__Conv2d_0__input_32"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__out_8"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 4352 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 4608 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 4864 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 5120 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 5376 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 5632 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 8 mode_avg 0 channel 32 reg_id 1 ddr_addr 5888 ddr_mode 0 output_channel_num 1 jump_read_endl 256 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 464 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 7 jump_read 2 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 60888 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 60888"
            value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 0 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 2 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61144 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61144"
            value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 1 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 2 bank_addr_in_2 0 pad_right 0 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 4 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61400 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61400"
            value: "CONV 0101 0100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 2 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 4 bank_addr_in_2 0 pad_right 0 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 6 pad_start 0 pad_end 0 pad_idx 1 jump_read 32 jump_write 2 length 1 mode_avg 0 channel 32 reg_id 2 ddr_addr 61656 ddr_mode 0 output_channel_num 16 jump_read_endl 32 reg_id_1 3 ddr_addr_1 61656"
            value: "CONV 0101 1100 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 2 bank_id_out 0 bank_addr_out 3 pad_bottom 0 channel_offset 0 length 8 bank_addr_in_1 0 pad_left 0 bank_addr_weights 6 bank_addr_in_2 0 pad_right 0 bank_addr_bias 3 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 8 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 10 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 12 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 1 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 14 shift_write 9 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 8 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 19968"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_0__input_33_fix.sim save_fmt 0 reg_id 1 ddr_start 16384 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 16384 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 844 md5sum = 65677a6e142df6b353208473725e1ce1
            head: 
            0x56389f1c8df0 00000000: 0000 1201 1f00 0000 1fc0 0101 0010 0020
            0x56389f1c8e00 00000010: ff00 0000 0000 0000 0040 1201 1f00 0000
            0x56389f1c8e10 00000020: 1fc0 0101 0011 0020 ff00 0000 0000 0000
            0x56389f1c8e20 00000030: 0080 1201 1f00 0000 1fc0 0101 0012 0020
            0x56389f1c8e30 00000040: ff00 0000 0000 0000 00c0 1201 1f00 0000
            0x56389f1c8e40 00000050: 1fc0 0101 0013 0020 ff00 0000 0000 0000
            0x56389f1c8e50 00000060: 0000 1301 1f00 0000 1fc0 0101 0014 0020
            0x56389f1c8e60 00000070: ff00 0000 0000 0000 0040 1301 1f00 0000
            0x56389f1c8e70 00000080: 1fc0 0101 0015 0020 ff00 0000 0000 0000
            0x56389f1c8e80 00000090: 0080 1301 1f00 0000 1fc0 0101 0016 0020
            tail: 
            0x56389f1c909c 00000000: 0380 83d8 3000 0000 0384 81d8 0000 0008
            0x56389f1c90ac 00000010: 03a4 a3e8 30c0 0303 0020 0100 3000 224a
            0x56389f1c90bc 00000020: 3f00 0000 3fc0 0103 0040 0020 3040 2242
            0x56389f1c90cc 00000030: 3f00 0000 3fc0 0103 0042 0020 3080 2242
            0x56389f1c90dc 00000040: 3f00 0000 3fc0 0103 0044 0020 30c0 2242
            0x56389f1c90ec 00000050: 3f00 0000 3fc0 0103 0046 0020 3000 2342
            0x56389f1c90fc 00000060: 3f00 0000 3fc0 0103 0048 0020 3040 2342
            0x56389f1c910c 00000070: 3f00 0000 3fc0 0103 004a 0020 3080 2342
            0x56389f1c911c 00000080: 3f00 0000 3fc0 0103 004c 0020 30c0 2342
            0x56389f1c912c 00000090: 3f00 0000 3fc0 0103 004e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 262144
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv1__input_34"
      op_name: "CifarResNet__layer3_1_conv1_weight"
      op_name: "CifarResNet__layer3_1_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv1__input_34"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 528 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 8 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 61912 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 61912"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 66520 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 66520"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 71128 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 71128"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 75736 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 75736"
            value: "CONV 0101 0110 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 8 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 4096"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 4608"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 5120"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 5632"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 6144"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 6656"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 7168"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 7680"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__input_35_fix.sim save_fmt 0 reg_id 1 ddr_start 4096 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 540 md5sum = f1a9e653198366e21eefbe4a87c4134e
            head: 
            0x56389f1f4f70 00000000: 3000 1201 3f00 0000 3fc0 0103 0040 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 3040 1201 3f00 0000
            0x56389f1f4f90 00000020: 3fc0 0103 0042 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 3080 1201 3f00 0000 3fc0 0103 0044 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 30c0 1201 3f00 0000
            0x56389f1f4fc0 00000050: 3fc0 0103 0046 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 3000 1301 3f00 0000 3fc0 0103 0048 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 3040 1301 3f00 0000
            0x56389f1f4ff0 00000080: 3fc0 0103 004a 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 3080 1301 3f00 0000 3fc0 0103 004c 0020
            tail: 
            0x56389f1f50ec 00000000: 3f02 0f00 d827 0160 2bc0 6385 0300 3210
            0x56389f1f50fc 00000010: 2cc0 0110 0000 1b10 00c0 0010 0000 2246
            0x56389f1f510c 00000020: 3f00 0000 3fc0 0103 0010 0020 0040 2242
            0x56389f1f511c 00000030: 3f00 0000 3fc0 0103 0012 0020 0080 2242
            0x56389f1f512c 00000040: 3f00 0000 3fc0 0103 0014 0020 00c0 2242
            0x56389f1f513c 00000050: 3f00 0000 3fc0 0103 0016 0020 0000 2342
            0x56389f1f514c 00000060: 3f00 0000 3fc0 0103 0018 0020 0040 2342
            0x56389f1f515c 00000070: 3f00 0000 3fc0 0103 001a 0020 0080 2342
            0x56389f1f516c 00000080: 3f00 0000 3fc0 0103 001c 0020 00c0 2342
            0x56389f1f517c 00000090: 3f00 0000 3fc0 0103 001e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36"
      op_name: "CifarResNet__layer3_1_conv2_weight"
      op_name: "CifarResNet__layer3_1_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__Conv2d_conv2__input_36"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__out_9"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 4608 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 5120 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 5632 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 6144 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 6656 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 7168 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 7680 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 592 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 80344 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 80344"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 84952 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 84952"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 89560 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 89560"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 94168 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 94168"
            value: "CONV 0101 1100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 8 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 10 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 12 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 0 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 14 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 8 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 8192"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 8704"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 9216"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 9728"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 10240"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 10752"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 11264"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 11776"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_1__input_37_fix.sim save_fmt 0 reg_id 1 ddr_start 8192 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 8192 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 844 md5sum = 688dfa2c765ace97ade8232b126ca640
            head: 
            0x56389f1f51a0 00000000: 0000 1201 3f00 0000 3fc0 0103 0010 0020
            0x56389f1f51b0 00000010: ff01 0000 0000 0000 0040 1201 3f00 0000
            0x56389f1f51c0 00000020: 3fc0 0103 0012 0020 ff01 0000 0000 0000
            0x56389f1f51d0 00000030: 0080 1201 3f00 0000 3fc0 0103 0014 0020
            0x56389f1f51e0 00000040: ff01 0000 0000 0000 00c0 1201 3f00 0000
            0x56389f1f51f0 00000050: 3fc0 0103 0016 0020 ff01 0000 0000 0000
            0x56389f1f5200 00000060: 0000 1301 3f00 0000 3fc0 0103 0018 0020
            0x56389f1f5210 00000070: ff01 0000 0000 0000 0040 1301 3f00 0000
            0x56389f1f5220 00000080: 3fc0 0103 001a 0020 ff01 0000 0000 0000
            0x56389f1f5230 00000090: 0080 1301 3f00 0000 3fc0 0103 001c 0020
            tail: 
            0x56389f1f544c 00000000: 0380 83d8 3000 0000 0380 81d8 0000 0008
            0x56389f1f545c 00000010: 0380 a3e8 30c0 0303 0020 0100 3000 224a
            0x56389f1f546c 00000020: 3f00 0000 3fc0 0103 0020 0020 3040 2242
            0x56389f1f547c 00000030: 3f00 0000 3fc0 0103 0022 0020 3080 2242
            0x56389f1f548c 00000040: 3f00 0000 3fc0 0103 0024 0020 30c0 2242
            0x56389f1f549c 00000050: 3f00 0000 3fc0 0103 0026 0020 3000 2342
            0x56389f1f54ac 00000060: 3f00 0000 3fc0 0103 0028 0020 3040 2342
            0x56389f1f54bc 00000070: 3f00 0000 3fc0 0103 002a 0020 3080 2342
            0x56389f1f54cc 00000080: 3f00 0000 3fc0 0103 002c 0020 30c0 2342
            0x56389f1f54dc 00000090: 3f00 0000 3fc0 0103 002e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv1__input_38"
      op_name: "CifarResNet__layer3_2_conv1_weight"
      op_name: "CifarResNet__layer3_2_conv1_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv1__input_38"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 656 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 1 shift_cut 9 jump_read 4 stride_out 1 shift_bias 7 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 98776 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 98776"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 103384 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 103384"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 107992 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 107992"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 112600 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 112600"
            value: "CONV 0101 0110 bank_id_in 15 bank_addr_in 43 pad_top 1 channel_group 4 bank_id_out 8 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 44 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 8 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 12288"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 12800"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 13312"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 13824"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 14336"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 14848"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 15360"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 0 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 15872"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__input_39_fix.sim save_fmt 0 reg_id 1 ddr_start 12288 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 12288 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 540 md5sum = 67ac6b69f0223815c707fa244675cef7
            head: 
            0x56389f1f4f70 00000000: 3000 1201 3f00 0000 3fc0 0103 0020 0020
            0x56389f1f4f80 00000010: ff01 0000 0000 0000 3040 1201 3f00 0000
            0x56389f1f4f90 00000020: 3fc0 0103 0022 0020 ff01 0000 0000 0000
            0x56389f1f4fa0 00000030: 3080 1201 3f00 0000 3fc0 0103 0024 0020
            0x56389f1f4fb0 00000040: ff01 0000 0000 0000 30c0 1201 3f00 0000
            0x56389f1f4fc0 00000050: 3fc0 0103 0026 0020 ff01 0000 0000 0000
            0x56389f1f4fd0 00000060: 3000 1301 3f00 0000 3fc0 0103 0028 0020
            0x56389f1f4fe0 00000070: ff01 0000 0000 0000 3040 1301 3f00 0000
            0x56389f1f4ff0 00000080: 3fc0 0103 002a 0020 ff01 0000 0000 0000
            0x56389f1f5000 00000090: 3080 1301 3f00 0000 3fc0 0103 002c 0020
            tail: 
            0x56389f1f50ec 00000000: 3f02 0f00 d8b7 0160 2bc0 6385 0300 3210
            0x56389f1f50fc 00000010: 2cc0 0110 0000 1b10 00c0 0010 0000 2246
            0x56389f1f510c 00000020: 3f00 0000 3fc0 0103 0030 0020 0040 2242
            0x56389f1f511c 00000030: 3f00 0000 3fc0 0103 0032 0020 0080 2242
            0x56389f1f512c 00000040: 3f00 0000 3fc0 0103 0034 0020 00c0 2242
            0x56389f1f513c 00000050: 3f00 0000 3fc0 0103 0036 0020 0000 2342
            0x56389f1f514c 00000060: 3f00 0000 3fc0 0103 0038 0020 0040 2342
            0x56389f1f515c 00000070: 3f00 0000 3fc0 0103 003a 0020 0080 2342
            0x56389f1f516c 00000080: 3f00 0000 3fc0 0103 003c 0020 00c0 2342
            0x56389f1f517c 00000090: 3f00 0000 3fc0 0103 003e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40"
      op_name: "CifarResNet__layer3_2_conv2_weight"
      op_name: "CifarResNet__layer3_2_conv2_bias"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__Conv2d_conv2__input_40"
      op_name: "CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__out"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 12288 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 12800 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 13312 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 13824 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 14336 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 14848 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 15360 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 15872 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8192 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 8704 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9216 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 9728 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10240 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 10752 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11264 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 11776 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 0 ddr_addr 720 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 6 jump_read_endl 1 stride_h 1 kernel_h 3 valid_pixel_parallel 8 stride_offset_in 0 jump_write 4 stride_w 1 kernel_w 3 stride_offset_out 0 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 8 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 0 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 117208 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 117208"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 0 bank_addr_in_2 0 pad_right 1 bank_addr_bias 0 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 36 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 121816 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 121816"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 1 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 36 bank_addr_in_2 0 pad_right 1 bank_addr_bias 1 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 72 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 126424 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 126424"
            value: "CONV 0101 0100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 2 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 72 bank_addr_in_2 0 pad_right 1 bank_addr_bias 2 bank_addr_in_3 0"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 108 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 9 mode_avg 0 channel 64 reg_id 2 ddr_addr 131032 ddr_mode 0 output_channel_num 16 jump_read_endl 576 reg_id_1 3 ddr_addr_1 131032"
            value: "CONV 0101 1100 bank_id_in 15 bank_addr_in 8187 pad_top 1 channel_group 4 bank_id_out 0 bank_addr_out 3 pad_bottom 1 channel_offset 0 length 8 bank_addr_in_1 8188 pad_left 1 bank_addr_weights 108 bank_addr_in_2 0 pad_right 1 bank_addr_bias 3 bank_addr_in_3 0"
            value: "ELEW 1100 1000 bank_id_out 8 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 10 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 2 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 10 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 12 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 4 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1000 bank_id_out 12 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "ELEWINIT 1000 1000 bank_id_in 14 shift_read 1 jump_read 4 id 0 jump_read_endl 1 bank_addr_in 48"
            value: "ELEWINIT 1000 1000 bank_id_in 6 shift_read 0 jump_read 4 id 1 jump_read_endl 1 bank_addr_in 0"
            value: "ELEW 1000 1010 bank_id_out 14 shift_write 0 jump_write 4 channel_group 4 length 8 act_type 1 bank_addr_out 48 num 2 valid_pixel_parallel 2 jump_write_endl 1"
            value: "SAVE 1010 0010 bank_id 8 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 16384"
            value: "SAVE 0010 0010 bank_id 9 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 16896"
            value: "SAVE 0010 0010 bank_id 10 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 17408"
            value: "SAVE 0010 0010 bank_id 11 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 17920"
            value: "SAVE 0010 0010 bank_id 12 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 18432"
            value: "SAVE 0010 0010 bank_id 13 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 18944"
            value: "SAVE 0010 0010 bank_id 14 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 19456"
            value: "SAVE 0010 0010 bank_id 15 bank_addr 48 jump_write 64 jump_read 4 length 8 channel 64 reg_id 1 ddr_addr 19968"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Sequential_layer3__BasicBlock_2__501_fix.sim save_fmt 0 reg_id 1 ddr_start 16384 height 8 height_stride 8 width 8 width_stride 8 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 16384 ddr_size 4096"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 844 md5sum = 87ad7c701b649c1d8095b443a6b7310d
            head: 
            0x56389f1f0f90 00000000: 0000 1201 3f00 0000 3fc0 0103 0030 0020
            0x56389f1f0fa0 00000010: ff01 0000 0000 0000 0040 1201 3f00 0000
            0x56389f1f0fb0 00000020: 3fc0 0103 0032 0020 ff01 0000 0000 0000
            0x56389f1f0fc0 00000030: 0080 1201 3f00 0000 3fc0 0103 0034 0020
            0x56389f1f0fd0 00000040: ff01 0000 0000 0000 00c0 1201 3f00 0000
            0x56389f1f0fe0 00000050: 3fc0 0103 0036 0020 ff01 0000 0000 0000
            0x56389f1f0ff0 00000060: 0000 1301 3f00 0000 3fc0 0103 0038 0020
            0x56389f1f1000 00000070: ff01 0000 0000 0000 0040 1301 3f00 0000
            0x56389f1f1010 00000080: 3fc0 0103 003a 0020 ff01 0000 0000 0000
            0x56389f1f1020 00000090: 0080 1301 3f00 0000 3fc0 0103 003c 0020
            tail: 
            0x56389f1f123c 00000000: 0384 83d8 3000 0000 0380 81d8 0000 0008
            0x56389f1f124c 00000010: 0380 a3e8 30c0 0303 0020 0100 3000 224a
            0x56389f1f125c 00000020: 3f00 0000 3fc0 0103 0040 0020 3040 2242
            0x56389f1f126c 00000030: 3f00 0000 3fc0 0103 0042 0020 3080 2242
            0x56389f1f127c 00000040: 3f00 0000 3fc0 0103 0044 0020 30c0 2242
            0x56389f1f128c 00000050: 3f00 0000 3fc0 0103 0046 0020 3000 2342
            0x56389f1f129c 00000060: 3f00 0000 3fc0 0103 0048 0020 3040 2342
            0x56389f1f12ac 00000070: 3f00 0000 3fc0 0103 004a 0020 3080 2342
            0x56389f1f12bc 00000080: 3f00 0000 3fc0 0103 004c 0020 30c0 2342
            0x56389f1f12cc 00000090: 3f00 0000 3fc0 0103 004e 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4718592
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_508"
      op_name: "CifarResNet__CifarResNet_508"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16384 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 9 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 16896 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 10 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17408 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 11 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 17920 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 12 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18432 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 13 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 18944 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 14 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19456 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 1001 bank_id 15 bank_addr 48 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 8 mode_avg 0 channel 64 reg_id 1 ddr_addr 19968 ddr_mode 0 output_channel_num 1 jump_read_endl 512 reg_id_1 0 ddr_addr_1 0"
            value: "POOLINIT 1000 1000 shift_cut 2 kernel_w 8 kernel_h 8 jump_read 4 jump_write 4 stride_out 1 stride_offset_out 0 valid_pixel_parallel 1 stride_offset_in 0 stride_w 1 stride_h 1 pool_type 1"
            value: "POOL 1001 1010 bank_id_in 8 bank_addr_in 48 jump_read_endl 1 bank_id_out 8 pad_top 0 pad_bottom 7 pad_left 0 pad_right 7 jump_write_endl 1 channel_group 4 length 1 bank_addr_in_1 0 bank_addr_in_2 0 bank_addr_in_3 0 bank_addr_out 0"
            value: "SAVE 1010 0010 bank_id 8 bank_addr 0 jump_write 1 jump_read 4 length 1 channel 64 reg_id 1 ddr_addr 4096"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_508_fix.sim save_fmt 0 reg_id 1 ddr_start 4096 height 1 height_stride 1 width 1 width_stride 1 channel 64 channel_stride 64"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 4096 ddr_size 64"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 240 md5sum = d640ef46136f7f5e7253004038d9cf36
            head: 
            0x56389f1f4e70 00000000: 3000 1201 3f00 0000 3fc0 0103 0040 0020
            0x56389f1f4e80 00000010: ff01 0000 0000 0000 3040 1201 3f00 0000
            0x56389f1f4e90 00000020: 3fc0 0103 0042 0020 ff01 0000 0000 0000
            0x56389f1f4ea0 00000030: 3080 1201 3f00 0000 3fc0 0103 0044 0020
            0x56389f1f4eb0 00000040: ff01 0000 0000 0000 30c0 1201 3f00 0000
            0x56389f1f4ec0 00000050: 3fc0 0103 0046 0020 ff01 0000 0000 0000
            0x56389f1f4ed0 00000060: 3000 1301 3f00 0000 3fc0 0103 0048 0020
            0x56389f1f4ee0 00000070: ff01 0000 0000 0000 3040 1301 3f00 0000
            0x56389f1f4ef0 00000080: 3fc0 0103 004a 0020 ff01 0000 0000 0000
            0x56389f1f4f00 00000090: 3080 1301 3f00 0000 3fc0 0103 004c 0020
            tail: 
            0x56389f1f4ec0 00000000: 3fc0 0103 0046 0020 ff01 0000 0000 0000
            0x56389f1f4ed0 00000010: 3000 1301 3f00 0000 3fc0 0103 0048 0020
            0x56389f1f4ee0 00000020: ff01 0000 0000 0000 3040 1301 3f00 0000
            0x56389f1f4ef0 00000030: 3fc0 0103 004a 0020 ff01 0000 0000 0000
            0x56389f1f4f00 00000040: 3080 1301 3f00 0000 3fc0 0103 004c 0020
            0x56389f1f4f10 00000050: ff01 0000 0000 0000 30c0 9301 3f00 0000
            0x56389f1f4f20 00000060: 3fc0 0103 004e 0020 ff01 0000 0000 0000
            0x56389f1f4f30 00000070: 03fc 8268 0100 6000 3000 a2c9 c701 0100
            0x56389f1f4f40 00000080: 0018 0000 0000 0000 0000 0000 0000 224a
            0x56389f1f4f50 00000090: 0000 0000 3f00 0003 0010 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 4096
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)"
      op_name: "CifarResNet__linear_weight(reshaped)"
      op_name: "CifarResNet__linear_bias"
      op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)"
      subg_attr {
        key: "ac_code"
        value {
          string_vec_value {
            value: "LOAD 0001 0001 bank_id 8 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 1 ddr_addr 4096 ddr_mode 0 output_channel_num 1 jump_read_endl 64 reg_id_1 0 ddr_addr_1 0"
            value: "LOAD 0001 0001 bank_id 32 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 10 jump_write 1 length 1 mode_avg 0 channel 10 reg_id 0 ddr_addr 784 ddr_mode 0 output_channel_num 1 jump_read_endl 10 reg_id_1 0 ddr_addr_1 0"
            value: "CONVINIT 0100 0100 act_type 0 shift_cut 9 jump_read 4 stride_out 1 shift_bias 4 jump_read_endl 1 stride_h 1 kernel_h 1 valid_pixel_parallel 1 stride_offset_in 0 jump_write 1 stride_w 1 kernel_w 1 stride_offset_out 0 jump_write_endl 1"
            value: "LOAD 0001 0101 bank_id 63 bank_addr 0 pad_start 0 pad_end 0 pad_idx 1 jump_read 64 jump_write 4 length 1 mode_avg 0 channel 64 reg_id 2 ddr_addr 0 ddr_mode 0 output_channel_num 10 jump_read_endl 64 reg_id_1 3 ddr_addr_1 0"
            value: "CONV 0101 0110 bank_id_in 8 bank_addr_in 0 pad_top 0 channel_group 4 bank_id_out 0 bank_addr_out 0 pad_bottom 0 channel_offset 0 length 1 bank_addr_in_1 0 pad_left 0 bank_addr_weights 0 bank_addr_in_2 0 pad_right 0 bank_addr_bias 0 bank_addr_in_3 0"
            value: "SAVE 0110 0010 bank_id 0 bank_addr 0 jump_write 1 jump_read 1 length 1 channel 10 reg_id 1 ddr_addr 0"
            value: "END 0010 0010"
            value: "DUMPDDRSLICE 0000 0000 save_name log/CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1.sim save_fmt 0 reg_id 1 ddr_start 0 height 1 height_stride 1 width 1 width_stride 1 channel 10 channel_stride 10"
            value: "DUMPDDR 0000 0000 save_name log/ddr_end.txt save_fmt 6 reg_id 1 ddr_start 0 ddr_size 10"
          }
        }
      }
      subg_attr {
        key: "ac_code_preload"
        value {
          string_vec_value {
          }
        }
      }
      subg_attr {
        key: "mc_code"
        value {
          bytes_value {
            value: bytes = 128 md5sum = 80205bb1c9569bf135b4e1e18b91445d
            head: 
            0x56389f07f450 00000000: 0000 1201 3f00 0000 3f00 0003 0010 0020
            0x56389f07f460 00000010: 3f00 0000 0000 0000 0000 1801 0900 0000
            0x56389f07f470 00000020: 0900 0000 1003 0000 0900 0000 0000 0000
            0x56389f07f480 00000030: 0324 4094 0080 0000 0000 0000 0000 0000
            0x56389f07f490 00000040: 00c0 5f01 3f00 0000 3f00 0003 0000 0040
            0x56389f07f4a0 00000050: 3f00 0900 0000 0060 0000 6285 0000 3000
            0x56389f07f4b0 00000060: 0000 0000 0000 0000 0000 0000 0000 2046
            0x56389f07f4c0 00000070: 0000 0000 0900 0000 0000 0020 0000 2072
            tail: 
            0x56389f07f450 00000000: 0000 1201 3f00 0000 3f00 0003 0010 0020
            0x56389f07f460 00000010: 3f00 0000 0000 0000 0000 1801 0900 0000
            0x56389f07f470 00000020: 0900 0000 1003 0000 0900 0000 0000 0000
            0x56389f07f480 00000030: 0324 4094 0080 0000 0000 0000 0000 0000
            0x56389f07f490 00000040: 00c0 5f01 3f00 0000 3f00 0003 0000 0040
            0x56389f07f4a0 00000050: 3f00 0900 0000 0060 0000 6285 0000 3000
            0x56389f07f4b0 00000060: 0000 0000 0000 0000 0000 0000 0000 2046
            0x56389f07f4c0 00000070: 0000 0000 0900 0000 0000 0020 0000 2072
            
          }
        }
      }
      subg_attr {
        key: "mc_code_preload"
        value {
          bytes_value {
          }
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 1280
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped"
      op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped"
      subg_attr {
        key: "skip_code_gen"
        value {
          bool_value: true
        }
      }
      subg_attr {
        key: "workload"
        value {
          uint64_value: 0
        }
      }
    }
    subg_child {
      subgraph_name: "subgraph_CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped_download_0"
      op_name: "CifarResNet__CifarResNet_Linear_linear__517(TransferMatMulToConv2d)_inserted_fix_1_reshaped_download_0"
      subg_attr {
        key: "workload"
        value {
          uint64_value: 0
        }
      }
    }
  }
  subg_child {
    subgraph_name: "subgraph_CifarResNet__CifarResNet_Linear_linear__517_fix_"
    op_name: "CifarResNet__CifarResNet_Linear_linear__517_fix_"
    subg_attr {
      key: "device"
      value {
        string_value: "CPU"
      }
    }
    subg_attr {
      key: "runner"
      value {
        map_string_2_string_value {
          value {
            key: "ref"
            value: "libvart-cpu-runner.so"
          }
          value {
            key: "run"
            value: "libvart-cpu-runner.so"
          }
          value {
            key: "sim"
            value: "libvart-cpu-runner.so"
          }
        }
      }
    }
    subg_attr {
      key: "workload"
      value {
        uint64_value: 0
      }
    }
  }
}
graph_attr {
  key: "files_md5sum"
  value {
    map_string_2_string_value {
      value {
        key: "/workspace/experiment/kelvin-wu/vitis-ai/model/./quantize_result/CifarResNet_int.xmodel"
        value: "1cd5e4610c5a24bb8f814e3ef9785945"
      }
    }
  }
}
graph_attr {
  key: "libs_info"
  value {
    map_string_2_string_value {
      value {
        key: "xcompiler.1.2.0"
        value: "fd2785a988f39f4af3fec95d1253d62eef9837c4"
      }
      value {
        key: "xcompiler.1.2.0 : target-factory.1.3.0"
        value: "bf887233b2a00579270fbefa709808a195b9c1e0"
      }
      value {
        key: "xcompiler.1.2.0 : xir.1.3.0"
        value: "4a77afdfb185cc6e089b1f2b50a4eff0ddfa5819"
      }
    }
  }
}
graph_attr {
  key: "return_ops"
  value {
    string_vec_value {
      value: "CifarResNet__CifarResNet_Linear_linear__517_fix"
    }
  }
}
op_defs {
  name: "neg"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "This function computes the numerical negative value element-wise.\n\n    f(x) = -x\n"
}
op_defs {
  name: "tile-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "4-dimension, N H W C"
  }
  attrs {
    name: "reverse"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif reverse"
  }
  attrs {
    name: "stride"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nstride for feature maps"
  }
}
op_defs {
  name: "priorbox"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "`[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "min_sizes"
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nminimum box size (in pixels)"
  }
  attrs {
    name: "max_sizes"
    occur_type: OPTIONAL
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nmaximum box size (in pixels)"
  }
  attrs {
    name: "aspect_ratio"
    occur_type: OPTIONAL
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nvarious of aspect ratios"
  }
  attrs {
    name: "flip"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif true, will flip each aspect ratio, default True"
  }
  attrs {
    name: "clip"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif true, will clip the prior so that it is within [0, 1]."
  }
  attrs {
    name: "variance"
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nvariance for adjusting the prior bboxes"
  }
  attrs {
    name: "step"
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nstep size"
  }
  attrs {
    name: "offset"
    default_value {
      float_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `vector<float>`\n\noffset to the top left corner of each cell."
  }
}
op_defs {
  name: "eltwise-fix"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 2
    annotation: "The feature maps, can be x-dimension. eltwise-fix operator implements element-wise add."
  }
  attrs {
    name: "nonlinear"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nnonlinear type, \"NONE\", \"RELU\", \"PRELU\", \"LEAKYRELU\",\"RELU6\"."
  }
}
op_defs {
  name: "strided_slice"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "begin"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nstart location of slicing"
  }
  attrs {
    name: "end"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nend location of slicing"
  }
  attrs {
    name: "strides"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nstrides of slicing"
  }
  annotation: "This operator is NumPy-style slicing syntax,\n\n    output = input[begin:end:strides]\n"
}
op_defs {
  name: "batchnorm"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "gamma"
    data_type: 4
    annotation: "`[in.shape[axis]]`"
  }
  input_args {
    name: "beta"
    data_type: 4
    annotation: "`[in.shape[axis]]`"
  }
  input_args {
    name: "moving_mean"
    data_type: 4
    annotation: "`[in.shape[axis]]`"
  }
  input_args {
    name: "moving_var"
    data_type: 4
    annotation: "`[in.shape[axis]]`"
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nthe axis of the input to implement batchnorm"
  }
  attrs {
    name: "epsilon"
    default_value {
      float_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `float`\n\na value added to the denominator for numerical stability"
  }
  annotation: "implements batchnorm along the last dimension of input feature maps.\n\n    output = (input - moving_mean) /\n             sqrt(moving_var + epsilon) * gamma + beta"
}
op_defs {
  name: "pad"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "paddings"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\npad along different dimensions, the number of value in paddings should be 2 times the number of dimensions of input feature maps.The n-th dimension of the output feature maps equals to:\n\n    (n-th dim) out =\n        paddings[2n] + (n-th dim) in + paddings[2n + 1]"
  }
  attrs {
    name: "mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\n`CONSTANT`,`REFLECT` or `SYMMETRIC`"
  }
  attrs {
    name: "constant_values"
    default_value {
      float_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<float>`\n\nthe value set into the padded locations, 2 * len(paddings)"
  }
  annotation: "For example,\n\nif the mode = \"CONSTANT\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[0, 1, 2],\n              [0, 3, 4],\n              [0, 0, 0]]\nif the mode = \"REFLECT\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[2, 1, 2],\n              [4, 3, 4],\n              [2, 1, 2]]\nif the mode = \"SYMMETRIC\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[1, 1, 2],\n              [3, 3, 4],\n              [3, 3, 4]]\n"
}
op_defs {
  name: "softmax"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nthe dimension softmax would be performed on."
  }
  annotation: "Softmax Operator performs softmax along the dimension of axis.\n\n    f(o) = exp(o) / sum_{i}(exp(i))"
}
op_defs {
  name: "leaky-relu"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "alpha"
    default_value {
      float_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `float`\n\nSlope of the activation function at x < 0."
  }
  annotation: "Computes the leaky relu function element-wise:\n\n    f(x) = min(x, 0) + alpha * min(x, 0).\n"
}
op_defs {
  name: "l2_normalize"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nDimension along which to normalize."
  }
  attrs {
    name: "epsilon"
    occur_type: OPTIONAL
    default_value {
      double_value: 1e-12
    }
    list_length: 1
    annotation: "`Datatype`: `double`\n\nA lower bound value for the norm."
  }
  annotation: "For a 1-D tensor with `axis = 0`, computes\n\n    output = x / sqrt(max(sum(x ^ 2), epsilon))\nFor x with more dimensions,\nindependently normalizes each 1-D slice along dimension axis.\n"
}
op_defs {
  name: "concat-fix"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nDimension along which to concatenate."
  }
}
op_defs {
  name: "mul"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "We support broadcasting operations:\n\n    \"add\": input[0] + input[1]\n    \"sub\": input[0] - input[1]\n    \"mul\": input[0] * input[1]\n    \"div\": input[0] / input[1]\nWhat is broadcasting?\n\nWhen operating on two arrays, we compare their shapes element-wise. \nIt starts with the trailing dimensions, and works its way forward.\n\nTwo dimensions are compatible when:\n\n1. they are equal, or\n2. one of them is 1\nIf these conditions are not met, a mismatch would be thrown, \nindicating that the arrays have incompatible shapes. \nThe size of the resulting array is the maximum size \nalong each dimension of the input arrays.\nFor example,\n\n(1). bias_add, which is a channel-wise operation:\n\n    input[0] (4d tensor): 1 x 112 x 112 x 64\n    input[1] (1d tensor):                 64\n    result   (4d tensor): 1 x 112 x 112 x 64\n(2). element-wise add, which is an element-wise operation:\n\n    input[0] (3d tensor): 32 x 32 x 10\n    input[1] (3d tensor): 32 x 32 x 10\n    result   (3d tensor): 32 x 32 x 10\n(3). more examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):     32 x  1 x  1\n    result   (4d tensor): 1 x 32 x 32 x 10\n(4). mismatched examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):      1 x 32 x  2\n    result              :         mismatch\n"
}
op_defs {
  name: "relu6"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "Computes the relu6 function element-wise:\n\n    f(x) = min(max(x, 0), 6).\n"
}
op_defs {
  name: "sigmoid"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "Computes the sigmoid function element-wise:\n\n    f(x) = 1 / (1 + exp(-x)).\n"
}
op_defs {
  name: "transposed-depthwise-conv2d-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 2
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 2
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "nonlinear"
    occur_type: OPTIONAL
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nnonlinear type, \"NONE\", \"RELU\", \"PRELU\", \"LEAKYRELU\",\"RELU6\"."
  }
}
op_defs {
  name: "const-fix"
  attrs {
    name: "shape"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe shape of the output tensor"
  }
  attrs {
    name: "data_type"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe data type of the data of output feature maps, we use FLOAT32 as the default."
  }
  attrs {
    name: "data"
    default_value {
      bytes_value {
      }
    }
    annotation: "Constant values stored in this operator, \nfixed-point data in vector<char>.\n"
  }
  annotation: "A placeholder which stores the parameters, \nsuch as fixed-point weights, bias, etc."
}
op_defs {
  name: "exp"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "This function computes the exponential of the input tensor element-wise.\n\n    f(x) = exp(x)\n"
}
op_defs {
  name: "downsample-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "size"
    occur_type: OPTIONAL
    annotation: "Constant values denotes the shape of the output feature maps."
  }
  attrs {
    name: "mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nNEAREST or BILINEAR"
  }
  attrs {
    name: "align_corners"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, preserving the values at the corner pixels. Defaults to false."
  }
  attrs {
    name: "half_pixel_centers"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, use half-pixel as centers."
  }
  attrs {
    name: "scale"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`DataType` : `std::vector<std::int32_t>` {scale_w, scale_h}"
  }
}
op_defs {
  name: "data-fix"
  attrs {
    name: "shape"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe shape of the output tensor"
  }
  attrs {
    name: "data_type"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe data type of the data of output feature maps, we use FLOAT32 as the default."
  }
  annotation: "A placeholder which stores the fixed-point input data, \ndata operator would always be fed by users."
}
op_defs {
  name: "tanh"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "Computes the tanh function element-wise:\n\n    f(x) = tanh(x).\n"
}
op_defs {
  name: "relu"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "Computes the rectified linear element-wise:\n\n    f(x) = max(0, x).\n"
}
op_defs {
  name: "sub"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "We support broadcasting operations:\n\n    \"add\": input[0] + input[1]\n    \"sub\": input[0] - input[1]\n    \"mul\": input[0] * input[1]\n    \"div\": input[0] / input[1]\nWhat is broadcasting?\n\nWhen operating on two arrays, we compare their shapes element-wise. \nIt starts with the trailing dimensions, and works its way forward.\n\nTwo dimensions are compatible when:\n\n1. they are equal, or\n2. one of them is 1\nIf these conditions are not met, a mismatch would be thrown, \nindicating that the arrays have incompatible shapes. \nThe size of the resulting array is the maximum size \nalong each dimension of the input arrays.\nFor example,\n\n(1). bias_add, which is a channel-wise operation:\n\n    input[0] (4d tensor): 1 x 112 x 112 x 64\n    input[1] (1d tensor):                 64\n    result   (4d tensor): 1 x 112 x 112 x 64\n(2). element-wise add, which is an element-wise operation:\n\n    input[0] (3d tensor): 32 x 32 x 10\n    input[1] (3d tensor): 32 x 32 x 10\n    result   (3d tensor): 32 x 32 x 10\n(3). more examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):     32 x  1 x  1\n    result   (4d tensor): 1 x 32 x 32 x 10\n(4). mismatched examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):      1 x 32 x  2\n    result              :         mismatch\n"
}
op_defs {
  name: "data"
  attrs {
    name: "shape"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe shape of the output tensor"
  }
  attrs {
    name: "data_type"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe data type of the data of output feature maps, we use FLOAT32 as the default."
  }
  annotation: "A placeholder which stores the float-point input data, \ndata operator would always be fed by users."
}
op_defs {
  name: "pool-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`. This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "type"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nDpu pooling type, \"MAX\", \"AVG\"."
  }
}
op_defs {
  name: "threshold"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "threshold"
    data_type: 2
    annotation: "1-dimension, 24-bit XINT"
  }
  annotation: "Threshold operator is used to transform fixed-point values \nto fixed-point values of different bit width.\n\n    24 bit threshold = 13-bit base + 10-bit delta + 1-bit signal.\nbase is a channel-wise parameter, an int_13 number.\n11 bit interger and 2 bit decimal.\n\ndelta is a channel-wise parameter, an uint_10 number.\n8 bit interger and 2 bit decimal.\n\nThe output can be calculated by this function:\n\n    base + out * delta <= in < base + (out + 1) * delta\nIn addition, signal indicates whether actual step is a positive number.\n0 indicates positive, 1 is negative.\n"
}
op_defs {
  name: "reduction_mean"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe dimensions to reduce."
  }
  attrs {
    name: "keep_dims"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nspecify whether the reduced dimension is kept or not."
  }
  annotation: "Implement the mean along each of the axis dimensions."
}
op_defs {
  name: "conv2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 4
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: `FLOOR, CEIL, SAME, VALID`. For example, when you parsing models from other frameworks, `caffe, pytorch->\"FLOOR\", tensorflow->\"SAME\" or \"VALID\"`."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  annotation: "2D convolution.\n\n    output[batch, oh, ow, oc] =\n        sum_{kw, kh, ic} input[batch, strides[1] * oh + kh, strides[0] * ow + kw, ic] *\n                        filter[oc, kh, kw, ic]\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = floor((input_shape + pad - (kernel - 1) * dilation + 1) / stride) + 1\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = ceil((input_shape + pad - (kernel - 1) * dilation + 1) / stride) + 1\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = ceil((input_shape + pad) / stride)\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = ceil((input_shape + pad - (kernel - 1) * dilation) / stride)\n"
}
op_defs {
  name: "depthwise-conv2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 4
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: `FLOOR, CEIL, SAME, VALID`. For example, when you parsing models from other frameworks, `caffe, pytorch->\"FLOOR\", tensorflow->\"SAME\" or \"VALID\"`."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  annotation: "Depth-wise 2D convolution.\n\n    output[batch, oh, ow, b * c] =\n        sum_{kw, kh} input[batch, strides[1] * oh + kh, strides[0] * ow + kw, c] *\n                        filter[b, kh, kw, c]\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = floor((input_shape + pad - (kernel - 1) * dilation + 1) / stride) + 1\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = ceil((input_shape + pad - (kernel - 1) * dilation + 1) / stride) + 1\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = ceil((input_shape + pad) / stride)\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = ceil((input_shape + pad - (kernel - 1) * dilation) / stride)\nFor example, in Tensorflow, tf.nn.depthwise_conv2d is:\n\n    output[b, i, j, k * channel_multiplier + q] = sum_{di, dj}\n        filter[di, dj, k, q] * input[b, stride[1] * i + rate[0] * di,\n                                        stride[2] * j + rate[1] * dk, k]\nGiven a 4D input tensor (\'NHWC\' or \'NCHW\' data formats) and a filter tensor of shape [filter_height, filter_width, in_channels, channel_multiplier]if we want to transform tf.nn.depthwise_conv2d into XIR depthwise-conv2d, then in XIR\n\n    output[b, i, j, k * channel_multiplier + q] = sum_{di, dj}\n        filter[q, di, dj, k] * input[b, stride[1] * i + rate[0] * di,\n                                        stride[0] * j + rate[1] * dk, k]\nIn another example, for convolution in caffe, if the attribute `group` euqals to the input channels of the input feature maps, then this convolutioncan be transformed into a XIR depthwise-conv2d."
}
op_defs {
  name: "pad-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "paddings"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\npad along different dimensions, the number of value in paddings should be 2 times the number of dimensions of input feature maps.The n-th dimension of the output feature maps equals to:\n\n    (n-th dim) out =\n        paddings[2n] + (n-th dim) in + paddings[2n + 1]"
  }
  attrs {
    name: "mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\n`CONSTANT`,`REFLECT` or `SYMMETRIC`"
  }
  attrs {
    name: "constant_values"
    default_value {
      bytes_value {
      }
    }
    annotation: "`Datatype`: `vector<char>`\n\nthe value set into the padded locations, 2 * len(paddings)"
  }
  annotation: "For example,\n\nif the mode = \"CONSTANT\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[0, 1, 2],\n              [0, 3, 4],\n              [0, 0, 0]]\nif the mode = \"REFLECT\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[2, 1, 2],\n              [4, 3, 4],\n              [2, 1, 2]]\nif the mode = \"SYMMETRIC\"\n\n    input = [[1, 2],\n             [3, 4]]\n    paddings = [0, 1, 1, 0]\n    output = [[1, 1, 2],\n              [3, 3, 4],\n              [3, 3, 4]]\n"
}
op_defs {
  name: "resize"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "size"
    occur_type: OPTIONAL
    annotation: "Constant values denotes the shape of the output feature maps."
  }
  attrs {
    name: "mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nNEAREST or BILINEAR"
  }
  attrs {
    name: "align_corners"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, preserving the values at the corner pixels. Defaults to false."
  }
  attrs {
    name: "half_pixel_centers"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, use half-pixel as centers."
  }
  attrs {
    name: "scale"
    occur_type: OPTIONAL
    default_value {
      float_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<float>`\n\nConstant values denotes the scale to resize the input. scale = out / in"
  }
  annotation: "Operator resize the feature maps. For example, if the input is an image, and the shape of this image is [h, w, c], after resize, the shape of the output image is [oh, ow, c].\n\n    scale = (align_corners && out > 1)\n            ? (in - 1) / (out - 1)\n            : in / out\nWhen given the index of output, how to find the corresponding input pixels:\n\n    scaler = half_pixel_centers\n             ? (out + 0.5) * scale - 0.5\n             : out * scale\n(1). for NEAREST resize:\n\n    w_idx[ow] = min((w - 1),\n                    align_corners ? round(scaler(ow))\n                                  : floor(scaler(ow)))\n    h_idx[oh] = min((h - 1),\n                    align_corners ? round(scaler(oh))\n                                  : floor(scaler(oh)))\n    resize[oh, ow, c] = image[h_idx[oh], w_idx[ow], c]\n(2). for BILINEAR resize:\n\n    top = floor(scaler(oh))\n    bottom = min(h - 1, top + 1)\n    left = floor(scaler(ow))\n    right = min(w - 1, left + 1)\n    x_lerp = scaler(ow) - left\n    y_lerp = scaler(oh) - top\n    reisze[oh, ow, c] = (image[top, left, c] * (1 - x_lerp) +\n                         image[top, right, c] * x_lerp) * (1 - y_lerp)\n                        (image[bottom, left, c] * (1 - x_lerp) +\n                         image[bottom, right, c] * x_lerp) * y_lerp\n"
}
op_defs {
  name: "transposed-conv2d-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 2
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 2
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "nonlinear"
    occur_type: OPTIONAL
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nnonlinear type, \"NONE\", \"RELU\", \"PRELU\", \"LEAKYRELU\",\"RELU6\"."
  }
}
op_defs {
  name: "reorg-fix"
  input_args {
    name: "input"
    data_type: 4
    annotation: "`[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "scale"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nscale for reorg"
  }
  attrs {
    name: "reverse"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nreorg or reversed reorg"
  }
}
op_defs {
  name: "const"
  attrs {
    name: "shape"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe shape of the output tensor"
  }
  attrs {
    name: "data_type"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe data type of the data of output feature maps, we use FLOAT32 as the default."
  }
  attrs {
    name: "data"
    default_value {
      bytes_value {
      }
    }
    annotation: "Constant values stored in this operator, \nfloat-point data in vector<char>.\n"
  }
  annotation: "A placeholder which stores the parameters, \nsuch as weights, bias, etc.\n\nHow to transform float-point values into vector<char>: \n\n    const std::vector<float> float_data = {...};\n    std::vector<char> data;\n    for (uint outer = 0; outer < float_data.size(); outer++)\n      for (auto inner = 0; inner < sizeof(float) / sizeof(char); inner++)\n        data.push_back(*(reinterpret_cast<char*>(&float_data) + inner));\n"
}
op_defs {
  name: "conv2d-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 2
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 2
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "nonlinear"
    occur_type: OPTIONAL
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nnonlinear type, \"NONE\", \"RELU\", \"PRELU\", \"LEAKYRELU\",\"RELU6\"."
  }
}
op_defs {
  name: "transposed-conv2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 4
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: `FLOOR, CEIL, SAME, VALID`. For example, when you parsing models from other frameworks, `caffe, pytorch->\"FLOOR\", tensorflow->\"SAME\" or \"VALID\"`."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  annotation: "2D transposed convolution, our equivalent implementations:\nFirstly, we dilate the input feature maps by `stride`:\n\n    dilated_input[batch, h, w, c] =\n        ((h mod stride[1] == 0) && (w mod stride[0] == 0))\n        ? input[batch, h / stride[1], h / stride[0], ic]\n        : 0\nSecondly, we do 2D-convolution on the feature maps:\n\n    output[batch, oh, ow, oc] =\n        sum_{kw, kh, ic} dilated_input[batch, oh + kh, ow + kw, ic] *\n                        filter[oc, kh, kw, ic]\nIf pad is set:\n\n    actual_padding[n] = kernel (h or w) - 1 - pad[n]\n    padded_dilated_input[batch, h - actual_padding[2], w - actual_padding[0], c] =\n        dilated_input[batch, h, w, c]\n    padded_dilated_input[batch, 0 : actual_padding[2], 0 : actual_padding[0], c] = 0\n    padded_dilated_input[batch, h + actual_padding[2] : h + actual_padding[2] + actual_padding[3]\n                         w + actual_padding[0] : w + actual_padding[0] + actual_padding[1], c] = 0\nAnd here is how to calculate the output shape according to the attributes:\n\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = (in_shape - 1) * stride + dilation * (kernel - 1) + 1 - pad\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = (in_shape - 1) * stride + dilation * (kernel - 1) + 1 - pad\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = in_shape * stride\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = (in_shape - 1) * stride + kernel\nFor example, to transform a conv2d_transpose or Conv2DBackpropInput in Tensorflow into XIR:\nwe only need to change the filter in tensorflow into XIR format.\n\n(1). flip the filter along the dimension of width and height,\n\n(2). transpose the filter into `{oc, h, w, ic}`, ic equals the channel of input feature maps and oc equals to the channel of output feature maps."
}
op_defs {
  name: "transposed-depthwise-conv2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 4
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: `FLOOR, CEIL, SAME, VALID`. For example, when you parsing models from other frameworks, `caffe, pytorch->\"FLOOR\", tensorflow->\"SAME\" or \"VALID\"`."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  annotation: "2D depth-wise transposed convolution, our equivalent implementations::\nFirstly, we dilate the input feature maps by `stride`:\n\n    dilated_input[batch, h, w, c] =\n        ((h mod stride[1] == 0) && (w mod stride[0] == 0))\n        ? input[batch, h / stride[1], h / stride[0], ic]\n        : 0\nSecondly, we do 2D-convolution on the feature maps:\n\n    output[batch, oh, ow, b * c] =\n        sum_{kw, kh} dilated_input[batch, oh + kh, ow + kw, c] *\n                     filter[b, kh, kw, c]\nIf pad is set:\n\n    actual_padding[n] = kernel (h or w) - 1 - pad[n]\n    padded_dilated_input[batch, h - actual_padding[2], w - actual_padding[0], c] =\n        dilated_input[batch, h, w, c]\n    padded_dilated_input[batch, 0 : actual_padding[2], 0 : actual_padding[0], c] = 0\n    padded_dilated_input[batch, h + actual_padding[2] : h + actual_padding[2] + actual_padding[3]\n                         w + actual_padding[0] : w + actual_padding[0] + actual_padding[1], c] = 0\nAnd here is how to calculate the output shape according to the attributes:\n\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = (in_shape - 1) * stride + dilation * (kernel - 1) + 1 - pad\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = (in_shape - 1) * stride + dilation * (kernel - 1) + 1 - pad\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = in_shape * stride\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = (in_shape - 1) * stride + kernel\n"
}
op_defs {
  name: "fix"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "fix_point"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe fixed position of the output feature maps."
  }
  attrs {
    name: "bit_width"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe bit width of the output feature maps."
  }
  attrs {
    name: "round_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe round mode function for transforming the float data.The round mode is one of `{STD_ROUND, DPU_ROUND, PY3_ROUND}`\n\n(1). If the round_mode = `STD_ROUND`:\n\n    f(x) = std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -3, f(-2.6) = -3.\n\n(2). If the round_mode = `DPU_ROUND`:\n\n    f(x) = ((x < 0) && (x - floor(x) == 0.5))\n           ? std::ceil(x)\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -2, f(-2.6) = -3.\n\n(3). If the round_mode = `PY3_ROUND`:\n\n    f(x) = ((x - floor(x) == 0.5)\n           ? x / abs(x) * std::floor(std::abs(x))\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 2, f(-2.5) = -2, f(-2.6) = -3."
  }
  attrs {
    name: "if_signed"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf the output feature maps is signed, this attr is set to be true."
  }
  annotation: "fix operator transforms float-point value into fixed-point value into float-point format.\n\n(1). Firstly, we transform the float input feature map x into fixed value:\n\n    fixed_value = round(x * pow(2, fix_point))\nand then\n\n(2) transform the fixed value into float-point format:\n\n-> if_signed == true:\n\n    output = max(-pow(2, bit_width - 1),\n                 min(fixed_value, pow(2, bit_width - 1) - 1)))\n               * pow(2, -fix_point)\n-> if_signed == false:\n\n    output = max(0, min(fixed_value, pow(2, bit_width) - 1)))\n               * pow(2, -fix_point)\n"
}
op_defs {
  name: "reduction_product"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe dimensions to reduce."
  }
  attrs {
    name: "keep_dims"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nspecify whether the reduced dimension is kept or not."
  }
  annotation: "Implement the product along each of the axis dimensions."
}
op_defs {
  name: "fix2float"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "fix_point"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe fixed position of the output feature maps."
  }
  attrs {
    name: "bit_width"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe bit width of the output feature maps."
  }
  attrs {
    name: "round_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe round mode function for transforming the float data.The round mode is one of `{STD_ROUND, DPU_ROUND, PY3_ROUND}`\n\n(1). If the round_mode = `STD_ROUND`:\n\n    f(x) = std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -3, f(-2.6) = -3.\n\n(2). If the round_mode = `DPU_ROUND`:\n\n    f(x) = ((x < 0) && (x - floor(x) == 0.5))\n           ? std::ceil(x)\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -2, f(-2.6) = -3.\n\n(3). If the round_mode = `PY3_ROUND`:\n\n    f(x) = ((x - floor(x) == 0.5)\n           ? x / abs(x) * std::floor(std::abs(x))\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 2, f(-2.5) = -2, f(-2.6) = -3."
  }
  attrs {
    name: "if_signed"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf the output feature maps is signed, this attr is set to be true."
  }
  annotation: "Transform the fixed value x into float output:\n\n(1). if_signed == true:\n\n    output = max(-pow(2, bit_width - 1),\n                 min(x, pow(2, bit_width - 1) - 1)))\n               * pow(2, -fix_point)\n(2). if_signed == false:\n\n    output = max(0, min(x, pow(2, bit_width) - 1)))\n               * pow(2, -fix_point)\n"
}
op_defs {
  name: "float2fix"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "fix_point"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe fixed position of the output feature maps."
  }
  attrs {
    name: "bit_width"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nThe bit width of the output feature maps."
  }
  attrs {
    name: "round_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nThe round mode function for transforming the float data.The round mode is one of `{STD_ROUND, DPU_ROUND, PY3_ROUND}`\n\n(1). If the round_mode = `STD_ROUND`:\n\n    f(x) = std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -3, f(-2.6) = -3.\n\n(2). If the round_mode = `DPU_ROUND`:\n\n    f(x) = ((x < 0) && (x - floor(x) == 0.5))\n           ? std::ceil(x)\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 3, f(-2.5) = -2, f(-2.6) = -3.\n\n(3). If the round_mode = `PY3_ROUND`:\n\n    f(x) = ((x - floor(x) == 0.5)\n           ? x / abs(x) * std::floor(std::abs(x))\n           : std::round(x)\nFor example, f(2.3) = 2, f(2.5) = 2, f(-2.5) = -2, f(-2.6) = -3."
  }
  attrs {
    name: "if_signed"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf the output feature maps is signed, this attr is set to be true."
  }
  annotation: "Transform the float value x into fixed value:\n\n    f(x) = round(x * pow(2, fix_point))\nThe round function is determined by the round_mode.\n\n(1). if_signed == true:\n\n    output = max(-pow(2, bit_width - 1),\n                 min(f(x), pow(2, bit_width - 1) - 1)))\n(2). if_signed == false:\n\n    output = max(0, min(f(x), pow(2, bit_width) - 1)))\n"
}
op_defs {
  name: "reduction_sum"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe dimensions to reduce."
  }
  attrs {
    name: "keep_dims"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nspecify whether the reduced dimension is kept or not."
  }
  annotation: "Implement the sum along each of the axis dimensions."
}
op_defs {
  name: "div"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "We support broadcasting operations:\n\n    \"add\": input[0] + input[1]\n    \"sub\": input[0] - input[1]\n    \"mul\": input[0] * input[1]\n    \"div\": input[0] / input[1]\nWhat is broadcasting?\n\nWhen operating on two arrays, we compare their shapes element-wise. \nIt starts with the trailing dimensions, and works its way forward.\n\nTwo dimensions are compatible when:\n\n1. they are equal, or\n2. one of them is 1\nIf these conditions are not met, a mismatch would be thrown, \nindicating that the arrays have incompatible shapes. \nThe size of the resulting array is the maximum size \nalong each dimension of the input arrays.\nFor example,\n\n(1). bias_add, which is a channel-wise operation:\n\n    input[0] (4d tensor): 1 x 112 x 112 x 64\n    input[1] (1d tensor):                 64\n    result   (4d tensor): 1 x 112 x 112 x 64\n(2). element-wise add, which is an element-wise operation:\n\n    input[0] (3d tensor): 32 x 32 x 10\n    input[1] (3d tensor): 32 x 32 x 10\n    result   (3d tensor): 32 x 32 x 10\n(3). more examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):     32 x  1 x  1\n    result   (4d tensor): 1 x 32 x 32 x 10\n(4). mismatched examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):      1 x 32 x  2\n    result              :         mismatch\n"
}
op_defs {
  name: "depthwise-conv2d-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "weights"
    data_type: 2
    annotation: "A filter tensor with shape `[output_channels, kernel_height, kernel_width, in_channels]`."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 2
    annotation: "A bias tensor with shape `[output_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "dilation"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 1
        value: 1
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe dilation of the filter. The value must be: `{dilation_width, dilation_height}`, The dilation in the batch or depth are 1 in default."
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`.\n\nFor transposed convolutions, the padding here denotes the `{kernel_size - 1 - actual_padding}`.This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "nonlinear"
    occur_type: OPTIONAL
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nnonlinear type, \"NONE\", \"RELU\", \"PRELU\", \"LEAKYRELU\",\"RELU6\"."
  }
}
op_defs {
  name: "shape"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "Return the shape of the input feature maps."
}
op_defs {
  name: "avgpool2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: FLOOR, CEIL, SAME, VALID. For example, when you parsing models from other frameworks, `caffe->\"CEIL\",  tensorflow->\"SAME\" or \"VALID\", pytorch->\"FLOOR\"(default) or \"CEIL\".`"
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`. This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "global"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nGlobal pooling, if global is set to be true, the width and height of output feature maps would be {1, 1}."
  }
  attrs {
    name: "count_include_pad"
    occur_type: OPTIONAL
    default_value {
      bool_value: true
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif count data in the pad position for avg_pool?For example, caffe is `true`, tensorflow is `false`,pytorch uses `true` as default."
  }
  attrs {
    name: "count_include_invalid"
    occur_type: OPTIONAL
    default_value {
      bool_value: true
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif count data outside the padded input feature maps?For example, caffe is `false`, tf is `true`,pytorch is `true`."
  }
  annotation: "2D average-pooling.\n\n    output[batch, oh, ow, c] =\n        avg_{kw, kh} input[batch, strides[1] * oh + kh,\n           strides[0] * ow + kw, c] *\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = floor((input_shape + pad - kernel) / stride) + 1\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = ceil((input_shape + pad - kernel) / stride) + 1\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = ceil((input_shape + pad) / stride)\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = ceil((input_shape + pad - kernel) / stride)\n"
}
op_defs {
  name: "identity"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "An interface operator that holds the data. Do nothing here."
}
op_defs {
  name: "reorg"
  input_args {
    name: "input"
    data_type: 4
    annotation: "`[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "scale"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nscale for reorg"
  }
  attrs {
    name: "reverse"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nreorg or reversed reorg"
  }
  annotation: "Reorg Operator in YOLO.The implementations can be seen in https://github.com/intel/caffe/blob/master/include/caffe/layers/reorg_layer.hpp."
}
op_defs {
  name: "upload"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "An interface operator that holds the data achieved by a CPU-runner, and would be sent to a DPU-runner later."
}
op_defs {
  name: "upsample-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "size"
    occur_type: OPTIONAL
    annotation: "Constant values denotes the shape of the output feature maps."
  }
  attrs {
    name: "mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nNEAREST or BILINEAR"
  }
  attrs {
    name: "align_corners"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, preserving the values at the corner pixels. Defaults to false."
  }
  attrs {
    name: "half_pixel_centers"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, use half-pixel as centers."
  }
  attrs {
    name: "scale"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`DataType` : `std::vector<std::int32_t>` {scale_w, scale_h}"
  }
}
op_defs {
  name: "download"
  input_args {
    name: "input"
    data_type: 2
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "An interface operator that holds the data achieved by a DPU-runner, and would be sent to a CPU-runner later."
}
op_defs {
  name: "reshape"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "shape"
    occur_type: OPTIONAL
    annotation: "Constant values that define the shape of the output."
  }
  attrs {
    name: "shape"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nConstant values that define the shape of the output."
  }
  annotation: "Reshape the feature maps or constant data into new shape without changing the layout of data in memory."
}
op_defs {
  name: "scale"
  input_args {
    name: "input"
    data_type: 4
    annotation: "`[batch, in_height, in_width, in_channels]`."
  }
  input_args {
    name: "scale"
    data_type: 4
    annotation: "1-dimension, channel-wise."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "1-dimension, channel-wise."
  }
  annotation: "This function computes the channel-wise dot product and adds the bias.\n\n    output[b, h, w, c] = input[b, h, w, c] * scale[c] + bias[c]\n"
}
op_defs {
  name: "gstiling"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "reverse"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nif reverse"
  }
  attrs {
    name: "stride"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nstride for feature maps"
  }
}
op_defs {
  name: "reshape-fix"
  input_args {
    name: "input"
    data_type: 2
    annotation: "x-dimension"
  }
  attrs {
    name: "shape"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nshape"
  }
}
op_defs {
  name: "matmul"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "1-dimension"
  }
  attrs {
    name: "transpose_a"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, input[0] is transposed before multiplication.\n\ntranspose(input[0]):\n\n    [..., a, b] -> [..., b, a]\n"
  }
  attrs {
    name: "transpose_b"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nIf true, input[1] is transposed before multiplication.\n\ntranspose(input[1]):\n\n    [..., b, c] -> [..., c, b]\n"
  }
  annotation: "This operator is batched matmul.\n\n    input[0] : [..., a, b]\n    input[1] : [..., b, c]\n    output   : [..., a, c]\n    output[..., a, c] = sum_{i}\n                      input[0][..., a, i] * input[1][..., i, b]\nIn this operator, ... denotes non-matrix dimensions,\nand non-matrix dimensions are broadcasted.\nFor example,  if input[0].shape is `(1, j, m, n)`, and the other is `(k, 1, n, p)`, the out.shape would be `(k, j, m, p)`."
}
op_defs {
  name: "stack"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nDimension along which to pack. Negative values wrap around, so the valid range is [-(R+1), R+1)"
  }
  annotation: "Stacks a list of `rank-R` tensors into one `rank-(R+1)` tensor.\n\nFor example, given a list of length N of tensors of shape `(A, B, C)`;\n\nif axis == 0 then the output tensor will have the shape `(N, A, B, C)`.\n\nif axis == 1 then the output tensor will have the shape `(A, N, B, C)`."
}
op_defs {
  name: "squeeze"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe dimensions to be squeezed.\nIf axis is not specified, all dimensions equal to 1 would be squeezed."
  }
  annotation: "For example:\n\n    input.shape  = [32, 2, 1, 1]\n    axis = {2, 3}\n    output.shape = [32, 2]"
}
op_defs {
  name: "add"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  annotation: "We support broadcasting operations:\n\n    \"add\": input[0] + input[1]\n    \"sub\": input[0] - input[1]\n    \"mul\": input[0] * input[1]\n    \"div\": input[0] / input[1]\nWhat is broadcasting?\n\nWhen operating on two arrays, we compare their shapes element-wise. \nIt starts with the trailing dimensions, and works its way forward.\n\nTwo dimensions are compatible when:\n\n1. they are equal, or\n2. one of them is 1\nIf these conditions are not met, a mismatch would be thrown, \nindicating that the arrays have incompatible shapes. \nThe size of the resulting array is the maximum size \nalong each dimension of the input arrays.\nFor example,\n\n(1). bias_add, which is a channel-wise operation:\n\n    input[0] (4d tensor): 1 x 112 x 112 x 64\n    input[1] (1d tensor):                 64\n    result   (4d tensor): 1 x 112 x 112 x 64\n(2). element-wise add, which is an element-wise operation:\n\n    input[0] (3d tensor): 32 x 32 x 10\n    input[1] (3d tensor): 32 x 32 x 10\n    result   (3d tensor): 32 x 32 x 10\n(3). more examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):     32 x  1 x  1\n    result   (4d tensor): 1 x 32 x 32 x 10\n(4). mismatched examples:\n\n    input[0] (4d tensor): 1 x 32 x 32 x 10\n    input[1] (3d tensor):      1 x 32 x  2\n    result              :         mismatch\n"
}
op_defs {
  name: "reduction_max"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe dimensions to reduce."
  }
  attrs {
    name: "keep_dims"
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nspecify whether the reduced dimension is kept or not."
  }
  annotation: "Find the maximum value along each of the axis dimensions."
}
op_defs {
  name: "transpose"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "order"
    default_value {
      int32_vec_value {
      }
    }
    annotation: "`Datatype`: `vector<int>`\n\nThe order to be transposed."
  }
  annotation: "For example:\n\n    input.shape  = [32, 2, 64, 4]\n    order = {0, 3, 2, 1}\n    output = input.transpose([0, 3, 2, 1]\n    output.shape = [32, 4, 64, 2]"
}
op_defs {
  name: "maxpool2d"
  input_args {
    name: "input"
    data_type: 4
    annotation: "An input tensor with shape `[batch, in_height, in_width, in_channels]`."
  }
  attrs {
    name: "kernel"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe kernel sizes of the filter. The value must be: `{kernel_width, kernel_height}`."
  }
  attrs {
    name: "stride"
    default_value {
      int32_vec_value {
      }
    }
    list_length: 2
    annotation: "`Datatype`: `vector<int>`\n\nThe strides of the filter. The value must be: `{stride_width, stride_height}`."
  }
  attrs {
    name: "pad_mode"
    default_value {
      string_value: ""
    }
    list_length: 1
    annotation: "`Datatype`: `string`\n\nWe support 4 padding mode: FLOOR, CEIL, SAME, VALID. For example, when you parsing models from other frameworks, `caffe->\"CEIL\",  tensorflow->\"SAME\" or \"VALID\", pytorch->\"FLOOR\"(default) or \"CEIL\".`"
  }
  attrs {
    name: "pad"
    occur_type: OPTIONAL
    default_value {
      int32_vec_value {
        value: 0
        value: 0
        value: 0
        value: 0
      }
    }
    list_length: 4
    annotation: "`Datatype`: `vector<int>`\n\nThe padding sizes of input feature maps. The value must be `{left, right, top, bottom}`. This is an optional attribute, when the pad_mode is SAME or VALID, you don\'t need to specify this attribute."
  }
  attrs {
    name: "global"
    occur_type: OPTIONAL
    default_value {
      bool_value: false
    }
    list_length: 1
    annotation: "`Datatype`: `bool`\n\nGlobal pooling, if global is set to be true, the width and height of output feature maps would be {1, 1}."
  }
  annotation: "2D max-pooling.\n\n    output[batch, oh, ow, c] =\n        max_{kw, kh} input[batch, strides[1] * oh + kh,\n           strides[0] * ow + kw, c] *\n(1). if pad_mode == \"`FLOOR`\":\n\n    output_shape = floor((input_shape + pad - kernel) / stride) + 1\n(2). if pad_mode == \"`CEIL`\":\n\n    output_shape = ceil((input_shape + pad - kernel) / stride) + 1\n(3). if pad_mode == \"`SAME`\":\n\n    output_shape = ceil((input_shape + pad) / stride)\n(4). if pad_mode == \"`VALID`\":\n\n    output_shape = ceil((input_shape + pad - kernel) / stride)\n"
}
op_defs {
  name: "flatten"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "start_axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nstart axis to be flattened"
  }
  attrs {
    name: "end_axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nend axis to be flattened"
  }
  annotation: "For example:\n\n    input.shape  = [32, 5, 5, 2, 4]\n    start_axis = 1\n    end_axis = -1\n    output.shape = [32, 200]"
}
op_defs {
  name: "inner-product"
  input_args {
    name: "input"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "weights"
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  input_args {
    name: "bias"
    occur_type: OPTIONAL
    data_type: 4
    annotation: "1-dimension, OC"
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\n[axis:-1] for flatten"
  }
  annotation: "Do inner-product for the input feature maps.\n\nFor example, the shape of the input is [n, a, b, c], axis = 1, Firstly, flatten the input feature maps starting from the `axis` dimension to the end. the input would be reshaped to [n, a * b * c].\n\nSecondly, the weights would be reshaped to [k, a * b * c], \n\nThirdly, the inner-product would be implemented:\n\n    output[n, k] = sum_{i} input(n, i) * weights(k, i)\nThe number of bias equals to k."
}
op_defs {
  name: "concat"
  input_args {
    name: "input"
    occur_type: REQUIRED_AND_REPEATED
    data_type: 4
    annotation: "The feature maps, can be x-dimension."
  }
  attrs {
    name: "axis"
    default_value {
      int32_value: 0
    }
    list_length: 1
    annotation: "`Datatype`: `int`\n\nDimension along which to concatenate."
  }
  annotation: "Concatenates different feature maps along the dimension `axis`.\nAll dimensions except axis must be equal."
}
