# AES_128
AES 128 encryption module

## **âš¡ Overview :**
This project is a Verilog implementation of the AES-128 encryption and decryption core. <br>
A key feature of this design is the inclusion of a standard AMBA APB interface, <br>
allowing this core to be easily integrated into a larger System-on-a-Chip (SoC).

## **ğŸ›  Tools :**
Verilog, Xcelium, Linux

## **ğŸ›ï¸ Architecture :**
The architecture is controlled by a central FSM, **AesCtrl**, which manages the overall encryption/decryption process. <br>
The **AesCore** module contains the main datapath, which iteratively performs the AES rounds. <br>
Each round consists of four fundamental transformations: SubBytes, ShiftRows, MixColumns, and AddRoundKey <br>
The entire IP is wrapped with an ApbIfBlk to handle communication with a system bus.

## **ğŸ“œ Results :**
A functional AES-128 core capable of encrypting and decrypting 128-bit data blocks was successfully implemented and verified through simulation.

<br>

#### *Referenced Document*
[Docs](https://github.com/J-HanRyang/AES_128/tree/main/Docs)

<br>

ë³¸ í”„ë¡œì íŠ¸ëŠ” 2024ë…„ ê²¨ìš¸í•™ê¸° 'í•™ë¶€ ì—°êµ¬ìƒ ì¸í„´'ê³¼ì •ì˜ í”„ë¡œì íŠ¸ë¡œ ì§„í–‰ë˜ì—ˆìŠµë‹ˆë‹¤. <br>
ë³¸ ìë£ŒëŠ” í¬íŠ¸í´ë¦¬ì˜¤ ëª©ì ìœ¼ë¡œ ê³µê°œí•˜ë©°, ë¹„ìœ¤ë¦¬ì  ëª©ì ìœ¼ë¡œ ì‚¬ìš©ë  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.
