OpenROAD v2.0-17013-gf7f634f88 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/rvmyth/base/5_route_drc.rpt -output_maze ./results/sky130hd/rvmyth/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net95 has 152 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net94 has 113 pins which may impact routing performance. Consider optimization.

Design:                   RV_CPU
Die area:                 ( 0 0 ) ( 450000 450000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     10850
Number of terminals:      12
Number of snets:          2
Number of nets:           8546

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 275.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 264577.
[INFO DRT-0033] mcon shape region query size = 326625.
[INFO DRT-0033] met1 shape region query size = 34795.
[INFO DRT-0033] via shape region query size = 11550.
[INFO DRT-0033] met2 shape region query size = 6930.
[INFO DRT-0033] via2 shape region query size = 9240.
[INFO DRT-0033] met3 shape region query size = 6942.
[INFO DRT-0033] via3 shape region query size = 9240.
[INFO DRT-0033] met4 shape region query size = 2790.
[INFO DRT-0033] via4 shape region query size = 450.
[INFO DRT-0033] met5 shape region query size = 480.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2212 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 275 unique inst patterns.
[INFO DRT-0084]   Complete 4001 groups.
#scanned instances     = 10850
#unique  instances     = 275
#stdCellGenAp          = 9069
#stdCellValidPlanarAp  = 98
#stdCellValidViaAp     = 6454
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27952
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:00, elapsed time = 00:00:16, memory = 290.66 (MB), peak = 291.85 (MB)

[INFO DRT-0157] Number of guides:     66066

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 65 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23272.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 15692.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7449.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 982.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 324.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 6.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.04 (MB), peak = 307.04 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31045 vertical wires in 2 frboxes and 16680 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4226 vertical wires in 2 frboxes and 6500 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 491.76 (MB), peak = 491.76 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 491.76 (MB), peak = 491.76 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 1008.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 999.89 (MB).
    Completing 30% with 2600 violations.
    elapsed time = 00:00:21, memory = 1170.82 (MB).
    Completing 40% with 2600 violations.
    elapsed time = 00:00:26, memory = 1292.95 (MB).
    Completing 50% with 2600 violations.
    elapsed time = 00:00:40, memory = 1051.67 (MB).
    Completing 60% with 5066 violations.
    elapsed time = 00:00:44, memory = 1245.54 (MB).
    Completing 70% with 5066 violations.
    elapsed time = 00:00:55, memory = 1243.95 (MB).
    Completing 80% with 7600 violations.
    elapsed time = 00:01:13, memory = 1452.44 (MB).
    Completing 90% with 7600 violations.
    elapsed time = 00:01:14, memory = 1447.47 (MB).
    Completing 100% with 9967 violations.
    elapsed time = 00:01:31, memory = 1162.07 (MB).
[INFO DRT-0199]   Number of violations = 11023.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4   via4   met5
Cut Spacing          0     21      0      0      0      2      0      0      0      0      0
Metal Spacing        7      0   1208      0    664      0     41      0      1      0      0
Min Hole             0      0      4      0      0      0      0      0      0      0      0
NS Metal             0      0      1      0      0      0      0      0      0      0      0
Recheck             31      0    657      0    326      0     23      0     13      0      6
Short               10     10   6410      5   1513      0     63      1      0      3      3
[INFO DRT-0267] cpu time = 00:09:58, elapsed time = 00:01:31, memory = 1394.57 (MB), peak = 1452.44 (MB)
Total wire length = 289049 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 125154 um.
Total wire length on LAYER met2 = 117404 um.
Total wire length on LAYER met3 = 31313 um.
Total wire length on LAYER met4 = 14926 um.
Total wire length on LAYER met5 = 249 um.
Total number of vias = 65264.
Up-via summary (total 65264):

------------------------
 FR_MASTERSLICE        0
            li1    28285
           met1    32594
           met2     3382
           met3      994
           met4        9
------------------------
                   65264


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11023 violations.
    elapsed time = 00:00:01, memory = 1610.70 (MB).
    Completing 20% with 11023 violations.
    elapsed time = 00:00:09, memory = 1544.74 (MB).
    Completing 30% with 9789 violations.
    elapsed time = 00:00:22, memory = 1658.93 (MB).
    Completing 40% with 9789 violations.
    elapsed time = 00:00:28, memory = 1739.47 (MB).
    Completing 50% with 9789 violations.
    elapsed time = 00:00:45, memory = 1408.05 (MB).
    Completing 60% with 8786 violations.
    elapsed time = 00:00:47, memory = 1665.80 (MB).
    Completing 70% with 8786 violations.
    elapsed time = 00:00:56, memory = 1576.64 (MB).
    Completing 80% with 7469 violations.
    elapsed time = 00:01:17, memory = 1731.28 (MB).
    Completing 90% with 7469 violations.
    elapsed time = 00:01:18, memory = 1659.35 (MB).
    Completing 100% with 6639 violations.
    elapsed time = 00:01:26, memory = 1439.58 (MB).
[INFO DRT-0199]   Number of violations = 6641.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         12      0      0      0      0      0
Metal Spacing        0    840      0    409     23      1
Recheck              0      0      0      2      0      0
Short                0   4622      1    719     12      0
[INFO DRT-0267] cpu time = 00:08:42, elapsed time = 00:01:27, memory = 1442.58 (MB), peak = 1743.80 (MB)
Total wire length = 285165 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 122039 um.
Total wire length on LAYER met2 = 115732 um.
Total wire length on LAYER met3 = 32031 um.
Total wire length on LAYER met4 = 15119 um.
Total wire length on LAYER met5 = 242 um.
Total number of vias = 64523.
Up-via summary (total 64523):

------------------------
 FR_MASTERSLICE        0
            li1    28302
           met1    31727
           met2     3460
           met3     1025
           met4        9
------------------------
                   64523


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6641 violations.
    elapsed time = 00:00:02, memory = 1761.96 (MB).
    Completing 20% with 6641 violations.
    elapsed time = 00:00:11, memory = 1586.91 (MB).
    Completing 30% with 6696 violations.
    elapsed time = 00:00:18, memory = 1444.02 (MB).
    Completing 40% with 6696 violations.
    elapsed time = 00:00:25, memory = 1700.77 (MB).
    Completing 50% with 6696 violations.
    elapsed time = 00:00:39, memory = 1445.75 (MB).
    Completing 60% with 6726 violations.
    elapsed time = 00:00:45, memory = 1685.12 (MB).
    Completing 70% with 6726 violations.
    elapsed time = 00:00:49, memory = 1618.96 (MB).
    Completing 80% with 6626 violations.
    elapsed time = 00:01:04, memory = 1661.35 (MB).
    Completing 90% with 6626 violations.
    elapsed time = 00:01:08, memory = 1669.47 (MB).
    Completing 100% with 6574 violations.
    elapsed time = 00:01:20, memory = 1445.77 (MB).
[INFO DRT-0199]   Number of violations = 6574.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          6      0      0      0      0      0
Metal Spacing        0    819      0    344     24      1
Short                0   4590      3    754     30      3
[INFO DRT-0267] cpu time = 00:08:51, elapsed time = 00:01:20, memory = 1448.77 (MB), peak = 1761.96 (MB)
Total wire length = 284406 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 121685 um.
Total wire length on LAYER met2 = 115292 um.
Total wire length on LAYER met3 = 31872 um.
Total wire length on LAYER met4 = 15313 um.
Total wire length on LAYER met5 = 242 um.
Total number of vias = 64118.
Up-via summary (total 64118):

------------------------
 FR_MASTERSLICE        0
            li1    28312
           met1    31334
           met2     3408
           met3     1055
           met4        9
------------------------
                   64118


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6574 violations.
    elapsed time = 00:00:03, memory = 1686.64 (MB).
    Completing 20% with 6574 violations.
    elapsed time = 00:00:11, memory = 1647.93 (MB).
    Completing 30% with 5569 violations.
    elapsed time = 00:00:18, memory = 1701.66 (MB).
    Completing 40% with 5569 violations.
    elapsed time = 00:00:20, memory = 1740.66 (MB).
    Completing 50% with 5569 violations.
    elapsed time = 00:00:34, memory = 1448.88 (MB).
    Completing 60% with 4583 violations.
    elapsed time = 00:00:37, memory = 1751.25 (MB).
    Completing 70% with 4583 violations.
    elapsed time = 00:00:44, memory = 1656.35 (MB).
    Completing 80% with 3436 violations.
    elapsed time = 00:00:58, memory = 1781.73 (MB).
    Completing 90% with 3436 violations.
    elapsed time = 00:01:00, memory = 1757.35 (MB).
    Completing 100% with 2423 violations.
    elapsed time = 00:01:19, memory = 1449.47 (MB).
[INFO DRT-0199]   Number of violations = 2423.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          3      0      0      0      0      0
Metal Spacing        0    511      0    159      9      1
Min Hole             0      1      0      0      0      0
NS Metal             0      3      0      0      0      0
Short                0   1438      1    294      3      0
[INFO DRT-0267] cpu time = 00:08:01, elapsed time = 00:01:19, memory = 1449.47 (MB), peak = 1792.23 (MB)
Total wire length = 283789 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 108809 um.
Total wire length on LAYER met2 = 111494 um.
Total wire length on LAYER met3 = 44224 um.
Total wire length on LAYER met4 = 19018 um.
Total wire length on LAYER met5 = 242 um.
Total number of vias = 65705.
Up-via summary (total 65705):

------------------------
 FR_MASTERSLICE        0
            li1    28312
           met1    30861
           met2     5128
           met3     1395
           met4        9
------------------------
                   65705


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2423 violations.
    elapsed time = 00:00:00, memory = 1708.10 (MB).
    Completing 20% with 2423 violations.
    elapsed time = 00:00:03, memory = 1609.49 (MB).
    Completing 30% with 2071 violations.
    elapsed time = 00:00:20, memory = 1454.09 (MB).
    Completing 40% with 2071 violations.
    elapsed time = 00:00:21, memory = 1795.09 (MB).
    Completing 50% with 2071 violations.
    elapsed time = 00:00:33, memory = 1454.19 (MB).
    Completing 60% with 1653 violations.
    elapsed time = 00:00:33, memory = 1730.07 (MB).
    Completing 70% with 1653 violations.
    elapsed time = 00:00:35, memory = 1618.46 (MB).
    Completing 80% with 1084 violations.
    elapsed time = 00:00:46, memory = 1454.58 (MB).
    Completing 90% with 1084 violations.
    elapsed time = 00:00:46, memory = 1454.58 (MB).
    Completing 100% with 922 violations.
    elapsed time = 00:00:55, memory = 1454.45 (MB).
[INFO DRT-0199]   Number of violations = 922.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      1      0      0      0
Metal Spacing        0    235      0     57      1      1
Min Hole             0      1      0      0      0      0
Short                0    481      0    143      0      0
[INFO DRT-0267] cpu time = 00:03:17, elapsed time = 00:00:56, memory = 1454.45 (MB), peak = 1831.34 (MB)
Total wire length = 283831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106648 um.
Total wire length on LAYER met2 = 110973 um.
Total wire length on LAYER met3 = 46302 um.
Total wire length on LAYER met4 = 19655 um.
Total wire length on LAYER met5 = 253 um.
Total number of vias = 66038.
Up-via summary (total 66038):

------------------------
 FR_MASTERSLICE        0
            li1    28313
           met1    30842
           met2     5434
           met3     1438
           met4       11
------------------------
                   66038


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 922 violations.
    elapsed time = 00:00:00, memory = 1454.45 (MB).
    Completing 20% with 922 violations.
    elapsed time = 00:00:00, memory = 1612.56 (MB).
    Completing 30% with 857 violations.
    elapsed time = 00:00:14, memory = 1454.49 (MB).
    Completing 40% with 857 violations.
    elapsed time = 00:00:14, memory = 1454.49 (MB).
    Completing 50% with 857 violations.
    elapsed time = 00:00:27, memory = 1454.46 (MB).
    Completing 60% with 638 violations.
    elapsed time = 00:00:27, memory = 1454.46 (MB).
    Completing 70% with 638 violations.
    elapsed time = 00:00:27, memory = 1617.71 (MB).
    Completing 80% with 521 violations.
    elapsed time = 00:00:45, memory = 1454.39 (MB).
    Completing 90% with 521 violations.
    elapsed time = 00:00:45, memory = 1454.39 (MB).
    Completing 100% with 399 violations.
    elapsed time = 00:01:01, memory = 1467.16 (MB).
[INFO DRT-0199]   Number of violations = 399.
Viol/Layer        mcon   met1    via   met2   met4
Cut Spacing          1      0      1      0      0
Metal Spacing        0     76      0     40      1
Min Hole             0      0      0      1      0
Short                0    208      0     71      0
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:01:01, memory = 1467.16 (MB), peak = 1831.34 (MB)
Total wire length = 283780 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106394 um.
Total wire length on LAYER met2 = 110735 um.
Total wire length on LAYER met3 = 46558 um.
Total wire length on LAYER met4 = 19839 um.
Total wire length on LAYER met5 = 253 um.
Total number of vias = 66107.
Up-via summary (total 66107):

------------------------
 FR_MASTERSLICE        0
            li1    28315
           met1    30852
           met2     5469
           met3     1460
           met4       11
------------------------
                   66107


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 399 violations.
    elapsed time = 00:00:00, memory = 1467.29 (MB).
    Completing 20% with 399 violations.
    elapsed time = 00:00:00, memory = 1467.29 (MB).
    Completing 30% with 296 violations.
    elapsed time = 00:00:05, memory = 1467.20 (MB).
    Completing 40% with 296 violations.
    elapsed time = 00:00:05, memory = 1467.20 (MB).
    Completing 50% with 296 violations.
    elapsed time = 00:00:11, memory = 1467.42 (MB).
    Completing 60% with 248 violations.
    elapsed time = 00:00:11, memory = 1467.42 (MB).
    Completing 70% with 248 violations.
    elapsed time = 00:00:11, memory = 1467.42 (MB).
    Completing 80% with 191 violations.
    elapsed time = 00:00:30, memory = 1467.45 (MB).
    Completing 90% with 191 violations.
    elapsed time = 00:00:30, memory = 1467.45 (MB).
    Completing 100% with 184 violations.
    elapsed time = 00:00:34, memory = 1467.45 (MB).
[INFO DRT-0199]   Number of violations = 184.
Viol/Layer        met1   met2
Metal Spacing       60     13
Short               90     21
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:35, memory = 1467.45 (MB), peak = 1831.34 (MB)
Total wire length = 283754 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106110 um.
Total wire length on LAYER met2 = 110519 um.
Total wire length on LAYER met3 = 46832 um.
Total wire length on LAYER met4 = 20057 um.
Total wire length on LAYER met5 = 234 um.
Total number of vias = 66125.
Up-via summary (total 66125):

------------------------
 FR_MASTERSLICE        0
            li1    28316
           met1    30841
           met2     5474
           met3     1484
           met4       10
------------------------
                   66125


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 184 violations.
    elapsed time = 00:00:00, memory = 1467.45 (MB).
    Completing 20% with 184 violations.
    elapsed time = 00:00:00, memory = 1467.45 (MB).
    Completing 30% with 149 violations.
    elapsed time = 00:00:05, memory = 1467.45 (MB).
    Completing 40% with 149 violations.
    elapsed time = 00:00:05, memory = 1467.45 (MB).
    Completing 50% with 149 violations.
    elapsed time = 00:00:11, memory = 1467.47 (MB).
    Completing 60% with 115 violations.
    elapsed time = 00:00:11, memory = 1467.47 (MB).
    Completing 70% with 115 violations.
    elapsed time = 00:00:11, memory = 1467.47 (MB).
    Completing 80% with 115 violations.
    elapsed time = 00:00:23, memory = 1467.39 (MB).
    Completing 90% with 115 violations.
    elapsed time = 00:00:23, memory = 1467.39 (MB).
    Completing 100% with 105 violations.
    elapsed time = 00:00:24, memory = 1467.39 (MB).
[INFO DRT-0199]   Number of violations = 105.
Viol/Layer        met1   met2
Metal Spacing       24      9
Short               60     12
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:24, memory = 1467.39 (MB), peak = 1831.34 (MB)
Total wire length = 283775 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106139 um.
Total wire length on LAYER met2 = 110456 um.
Total wire length on LAYER met3 = 46825 um.
Total wire length on LAYER met4 = 20119 um.
Total wire length on LAYER met5 = 234 um.
Total number of vias = 66158.
Up-via summary (total 66158):

------------------------
 FR_MASTERSLICE        0
            li1    28315
           met1    30863
           met2     5479
           met3     1491
           met4       10
------------------------
                   66158


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 105 violations.
    elapsed time = 00:00:00, memory = 1467.39 (MB).
    Completing 20% with 105 violations.
    elapsed time = 00:00:00, memory = 1467.39 (MB).
    Completing 30% with 105 violations.
    elapsed time = 00:00:00, memory = 1467.39 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:00, memory = 1467.39 (MB).
    Completing 50% with 105 violations.
    elapsed time = 00:00:01, memory = 1467.43 (MB).
    Completing 60% with 94 violations.
    elapsed time = 00:00:01, memory = 1467.43 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:01, memory = 1467.43 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:19, memory = 1467.43 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:19, memory = 1467.43 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:20, memory = 1467.43 (MB).
[INFO DRT-0199]   Number of violations = 92.
Viol/Layer        met1   met2
Metal Spacing       19      9
Short               52     12
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:20, memory = 1467.43 (MB), peak = 1831.34 (MB)
Total wire length = 283778 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106120 um.
Total wire length on LAYER met2 = 110459 um.
Total wire length on LAYER met3 = 46844 um.
Total wire length on LAYER met4 = 20119 um.
Total wire length on LAYER met5 = 234 um.
Total number of vias = 66154.
Up-via summary (total 66154):

------------------------
 FR_MASTERSLICE        0
            li1    28315
           met1    30858
           met2     5479
           met3     1492
           met4       10
------------------------
                   66154


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 1467.43 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:00, memory = 1467.43 (MB).
    Completing 30% with 92 violations.
    elapsed time = 00:00:00, memory = 1467.43 (MB).
    Completing 40% with 92 violations.
    elapsed time = 00:00:00, memory = 1467.43 (MB).
    Completing 50% with 92 violations.
    elapsed time = 00:00:19, memory = 1509.55 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:19, memory = 1509.55 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:19, memory = 1509.55 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:19, memory = 1509.55 (MB).
    Completing 90% with 92 violations.
    elapsed time = 00:00:19, memory = 1509.55 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:22, memory = 1509.55 (MB).
[INFO DRT-0199]   Number of violations = 92.
Viol/Layer        met1   met2
Metal Spacing       19      9
Short               52     12
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:22, memory = 1509.55 (MB), peak = 1831.34 (MB)
Total wire length = 283783 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106124 um.
Total wire length on LAYER met2 = 110462 um.
Total wire length on LAYER met3 = 46845 um.
Total wire length on LAYER met4 = 20116 um.
Total wire length on LAYER met5 = 234 um.
Total number of vias = 66153.
Up-via summary (total 66153):

------------------------
 FR_MASTERSLICE        0
            li1    28315
           met1    30857
           met2     5479
           met3     1492
           met4       10
------------------------
                   66153


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 1509.55 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:00, memory = 1509.55 (MB).
    Completing 30% with 92 violations.
    elapsed time = 00:00:03, memory = 1509.59 (MB).
    Completing 40% with 92 violations.
    elapsed time = 00:00:03, memory = 1509.59 (MB).
    Completing 50% with 92 violations.
    elapsed time = 00:00:03, memory = 1509.59 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:03, memory = 1509.59 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:03, memory = 1509.59 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:50, memory = 1509.56 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:50, memory = 1509.56 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:50, memory = 1509.56 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1
Metal Spacing        6
Short               21
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:50, memory = 1509.56 (MB), peak = 1831.34 (MB)
Total wire length = 283784 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106124 um.
Total wire length on LAYER met2 = 110440 um.
Total wire length on LAYER met3 = 46882 um.
Total wire length on LAYER met4 = 20145 um.
Total wire length on LAYER met5 = 191 um.
Total number of vias = 66168.
Up-via summary (total 66168):

------------------------
 FR_MASTERSLICE        0
            li1    28315
           met1    30873
           met2     5481
           met3     1491
           met4        8
------------------------
                   66168


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1509.56 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1509.56 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:03, memory = 1509.56 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:03, memory = 1509.56 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:03, memory = 1509.56 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:03, memory = 1509.56 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:03, memory = 1509.56 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:14, memory = 1519.54 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:14, memory = 1519.54 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:14, memory = 1519.54 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                1      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 1519.54 (MB), peak = 1831.34 (MB)
Total wire length = 283836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106126 um.
Total wire length on LAYER met2 = 110443 um.
Total wire length on LAYER met3 = 46878 um.
Total wire length on LAYER met4 = 20179 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66193.
Up-via summary (total 66193):

------------------------
 FR_MASTERSLICE        0
            li1    28316
           met1    30884
           met2     5481
           met3     1502
           met4       10
------------------------
                   66193


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1519.54 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 1519.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 1519.47 (MB), peak = 1831.34 (MB)
Total wire length = 283839 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106093 um.
Total wire length on LAYER met2 = 110451 um.
Total wire length on LAYER met3 = 46912 um.
Total wire length on LAYER met4 = 20173 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66188.
Up-via summary (total 66188):

------------------------
 FR_MASTERSLICE        0
            li1    28317
           met1    30887
           met2     5476
           met3     1498
           met4       10
------------------------
                   66188


[INFO DRT-0198] Complete detail routing.
Total wire length = 283839 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106093 um.
Total wire length on LAYER met2 = 110451 um.
Total wire length on LAYER met3 = 46912 um.
Total wire length on LAYER met4 = 20173 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66188.
Up-via summary (total 66188):

------------------------
 FR_MASTERSLICE        0
            li1    28317
           met1    30887
           met2     5476
           met3     1498
           met4       10
------------------------
                   66188


[INFO DRT-0267] cpu time = 00:44:07, elapsed time = 00:10:33, memory = 1519.47 (MB), peak = 1831.34 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net net95 has 152 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net94 has 113 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2212 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 275 unique inst patterns.
[INFO DRT-0084]   Complete 4001 groups.
#scanned instances     = 10852
#unique  instances     = 275
#stdCellGenAp          = 9069
#stdCellValidPlanarAp  = 98
#stdCellValidViaAp     = 6454
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27952
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:03, elapsed time = 00:00:16, memory = 1467.17 (MB), peak = 1831.34 (MB)

[INFO DRT-0157] Number of guides:     69934

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 65 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23273.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 15691.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7446.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 982.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 324.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 6.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.17 (MB), peak = 1831.34 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31043 vertical wires in 2 frboxes and 16679 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4229 vertical wires in 2 frboxes and 6457 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1467.17 (MB), peak = 1831.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.17 (MB), peak = 1831.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1660.18 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1581.93 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 1680.94 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 1720.81 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:03, memory = 1424.80 (MB).
    Completing 60% with 83 violations.
    elapsed time = 00:00:03, memory = 1690.30 (MB).
    Completing 70% with 83 violations.
    elapsed time = 00:00:04, memory = 1579.19 (MB).
    Completing 80% with 110 violations.
    elapsed time = 00:00:04, memory = 1709.40 (MB).
    Completing 90% with 110 violations.
    elapsed time = 00:00:05, memory = 1709.40 (MB).
    Completing 100% with 147 violations.
    elapsed time = 00:00:05, memory = 1424.62 (MB).
[INFO DRT-0199]   Number of violations = 152.
Viol/Layer        met1   met2
Metal Spacing        8     21
Recheck              2      3
Short               88     30
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:05, memory = 1512.87 (MB), peak = 1831.34 (MB)
Total wire length = 283838 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106289 um.
Total wire length on LAYER met2 = 110510 um.
Total wire length on LAYER met3 = 46770 um.
Total wire length on LAYER met4 = 20060 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66206.
Up-via summary (total 66206):

------------------------
 FR_MASTERSLICE        0
            li1    28318
           met1    30926
           met2     5464
           met3     1488
           met4       10
------------------------
                   66206


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 152 violations.
    elapsed time = 00:00:00, memory = 1805.50 (MB).
    Completing 20% with 152 violations.
    elapsed time = 00:00:00, memory = 1707.00 (MB).
    Completing 30% with 148 violations.
    elapsed time = 00:00:01, memory = 1739.57 (MB).
    Completing 40% with 148 violations.
    elapsed time = 00:00:02, memory = 1814.20 (MB).
    Completing 50% with 148 violations.
    elapsed time = 00:00:02, memory = 1513.95 (MB).
    Completing 60% with 115 violations.
    elapsed time = 00:00:03, memory = 1786.82 (MB).
    Completing 70% with 115 violations.
    elapsed time = 00:00:03, memory = 1712.80 (MB).
    Completing 80% with 85 violations.
    elapsed time = 00:00:05, memory = 1811.68 (MB).
    Completing 90% with 85 violations.
    elapsed time = 00:00:06, memory = 1773.43 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:00:06, memory = 1514.03 (MB).
[INFO DRT-0199]   Number of violations = 55.
Viol/Layer        met1   met2
Metal Spacing        6      6
Short               37      6
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:06, memory = 1514.03 (MB), peak = 1831.34 (MB)
Total wire length = 283832 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106213 um.
Total wire length on LAYER met2 = 110452 um.
Total wire length on LAYER met3 = 46843 um.
Total wire length on LAYER met4 = 20116 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66209.
Up-via summary (total 66209):

------------------------
 FR_MASTERSLICE        0
            li1    28319
           met1    30914
           met2     5474
           met3     1492
           met4       10
------------------------
                   66209


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 1514.03 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 1514.03 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:02, memory = 1514.01 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:02, memory = 1514.01 (MB).
    Completing 100% with 58 violations.
    elapsed time = 00:00:02, memory = 1514.01 (MB).
[INFO DRT-0199]   Number of violations = 58.
Viol/Layer        met1
Metal Spacing       10
Short               48
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1514.01 (MB), peak = 1831.34 (MB)
Total wire length = 283834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106215 um.
Total wire length on LAYER met2 = 110450 um.
Total wire length on LAYER met3 = 46844 um.
Total wire length on LAYER met4 = 20116 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66203.
Up-via summary (total 66203):

------------------------
 FR_MASTERSLICE        0
            li1    28319
           met1    30906
           met2     5476
           met3     1492
           met4       10
------------------------
                   66203


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 58 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 20% with 58 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:00, memory = 1514.01 (MB).
    Completing 50% with 58 violations.
    elapsed time = 00:00:06, memory = 1514.01 (MB).
    Completing 60% with 58 violations.
    elapsed time = 00:00:06, memory = 1514.01 (MB).
    Completing 70% with 58 violations.
    elapsed time = 00:00:06, memory = 1514.01 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:06, memory = 1514.01 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:06, memory = 1514.01 (MB).
    Completing 100% with 58 violations.
    elapsed time = 00:00:12, memory = 1513.92 (MB).
[INFO DRT-0199]   Number of violations = 58.
Viol/Layer        met1
Metal Spacing       10
Short               48
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:12, memory = 1513.92 (MB), peak = 1831.34 (MB)
Total wire length = 283834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106215 um.
Total wire length on LAYER met2 = 110450 um.
Total wire length on LAYER met3 = 46844 um.
Total wire length on LAYER met4 = 20116 um.
Total wire length on LAYER met5 = 207 um.
Total number of vias = 66203.
Up-via summary (total 66203):

------------------------
 FR_MASTERSLICE        0
            li1    28319
           met1    30906
           met2     5476
           met3     1492
           met4       10
------------------------
                   66203


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 58 violations.
    elapsed time = 00:00:00, memory = 1513.92 (MB).
    Completing 20% with 58 violations.
    elapsed time = 00:00:00, memory = 1513.92 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:01, memory = 1513.92 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 1513.92 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:06, memory = 1515.98 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:06, memory = 1515.98 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:06, memory = 1515.98 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:07, memory = 1515.95 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:07, memory = 1515.95 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:10, memory = 1516.04 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                2      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 1454.95 (MB), peak = 1831.34 (MB)
Total wire length = 283891 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106202 um.
Total wire length on LAYER met2 = 110426 um.
Total wire length on LAYER met3 = 46805 um.
Total wire length on LAYER met4 = 20245 um.
Total wire length on LAYER met5 = 211 um.
Total number of vias = 66213.
Up-via summary (total 66213):

------------------------
 FR_MASTERSLICE        0
            li1    28320
           met1    30902
           met2     5478
           met3     1503
           met4       10
------------------------
                   66213


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 1454.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1455.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1516.05 (MB), peak = 1831.34 (MB)
Total wire length = 283896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106200 um.
Total wire length on LAYER met2 = 110427 um.
Total wire length on LAYER met3 = 46810 um.
Total wire length on LAYER met4 = 20245 um.
Total wire length on LAYER met5 = 211 um.
Total number of vias = 66217.
Up-via summary (total 66217):

------------------------
 FR_MASTERSLICE        0
            li1    28321
           met1    30903
           met2     5480
           met3     1503
           met4       10
------------------------
                   66217


[INFO DRT-0198] Complete detail routing.
Total wire length = 283896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106200 um.
Total wire length on LAYER met2 = 110427 um.
Total wire length on LAYER met3 = 46810 um.
Total wire length on LAYER met4 = 20245 um.
Total wire length on LAYER met5 = 211 um.
Total number of vias = 66217.
Up-via summary (total 66217):

------------------------
 FR_MASTERSLICE        0
            li1    28321
           met1    30903
           met2     5480
           met3     1503
           met4       10
------------------------
                   66217


[INFO DRT-0267] cpu time = 00:01:54, elapsed time = 00:00:38, memory = 1516.05 (MB), peak = 1831.34 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 11:56.63[h:]min:sec. CPU time: user 3180.44 sys 4.77 (444%). Peak memory: 1875288KB.
