// Seed: 1164467527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_2.id_1 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3,
      id_6
  );
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_2 (
    input wire id_0
    , id_4,
    input wire id_1,
    input tri  id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign id_4 = 1;
endmodule
