
Project 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cc8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08009e98  08009e98  00019e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a304  0800a304  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a304  0800a304  0001a304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a30c  0800a30c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a30c  0800a30c  0001a30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a310  0800a310  0001a310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800a314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a6c  200001f8  0800a50c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c64  0800a50c  00024c64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d505  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038c7  00000000  00000000  0003d72d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001588  00000000  00000000  00040ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001440  00000000  00000000  00042580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000048fd  00000000  00000000  000439c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cd8  00000000  00000000  000482bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dca84  00000000  00000000  0005ff95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013ca19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a98  00000000  00000000  0013ca6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009e80 	.word	0x08009e80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	08009e80 	.word	0x08009e80

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee4:	f000 fc70 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee8:	f000 f82e 	bl	8000f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eec:	f000 f938 	bl	8001160 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ef0:	f000 f90c 	bl	800110c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000ef4:	f000 f894 	bl	8001020 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000ef8:	2100      	movs	r1, #0
 8000efa:	480c      	ldr	r0, [pc, #48]	; (8000f2c <main+0x4c>)
 8000efc:	f001 fea2 	bl	8002c44 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f00:	f003 fd6e 	bl	80049e0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 8000f04:	4a0a      	ldr	r2, [pc, #40]	; (8000f30 <main+0x50>)
 8000f06:	2100      	movs	r1, #0
 8000f08:	480a      	ldr	r0, [pc, #40]	; (8000f34 <main+0x54>)
 8000f0a:	f003 fdb3 	bl	8004a74 <osThreadNew>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a09      	ldr	r2, [pc, #36]	; (8000f38 <main+0x58>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* creation of blink02 */
  blink02Handle = osThreadNew(StartBlink02, NULL, &blink02_attributes);
 8000f14:	4a09      	ldr	r2, [pc, #36]	; (8000f3c <main+0x5c>)
 8000f16:	2100      	movs	r1, #0
 8000f18:	4809      	ldr	r0, [pc, #36]	; (8000f40 <main+0x60>)
 8000f1a:	f003 fdab 	bl	8004a74 <osThreadNew>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a08      	ldr	r2, [pc, #32]	; (8000f44 <main+0x64>)
 8000f22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f24:	f003 fd80 	bl	8004a28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <main+0x48>
 8000f2a:	bf00      	nop
 8000f2c:	20004b34 	.word	0x20004b34
 8000f30:	08009ec0 	.word	0x08009ec0
 8000f34:	0800123d 	.word	0x0800123d
 8000f38:	20004bc0 	.word	0x20004bc0
 8000f3c:	08009ee4 	.word	0x08009ee4
 8000f40:	08001291 	.word	0x08001291
 8000f44:	20004bc4 	.word	0x20004bc4

08000f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b094      	sub	sp, #80	; 0x50
 8000f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	2234      	movs	r2, #52	; 0x34
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f006 fac8 	bl	80074ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f5c:	f107 0308 	add.w	r3, r7, #8
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	4b29      	ldr	r3, [pc, #164]	; (8001018 <SystemClock_Config+0xd0>)
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	4a28      	ldr	r2, [pc, #160]	; (8001018 <SystemClock_Config+0xd0>)
 8000f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f7c:	4b26      	ldr	r3, [pc, #152]	; (8001018 <SystemClock_Config+0xd0>)
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f84:	607b      	str	r3, [r7, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f88:	2300      	movs	r3, #0
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	4b23      	ldr	r3, [pc, #140]	; (800101c <SystemClock_Config+0xd4>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f94:	4a21      	ldr	r2, [pc, #132]	; (800101c <SystemClock_Config+0xd4>)
 8000f96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <SystemClock_Config+0xd4>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fa4:	603b      	str	r3, [r7, #0]
 8000fa6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fbc:	2308      	movs	r3, #8
 8000fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000fc0:	2340      	movs	r3, #64	; 0x40
 8000fc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd0:	f107 031c 	add.w	r3, r7, #28
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f001 fa7d 	bl	80024d4 <HAL_RCC_OscConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fe0:	f000 f992 	bl	8001308 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8000fec:	23a0      	movs	r3, #160	; 0xa0
 8000fee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	2100      	movs	r1, #0
 8001000:	4618      	mov	r0, r3
 8001002:	f000 ff69 	bl	8001ed8 <HAL_RCC_ClockConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800100c:	f000 f97c 	bl	8001308 <Error_Handler>
  }
}
 8001010:	bf00      	nop
 8001012:	3750      	adds	r7, #80	; 0x50
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40023800 	.word	0x40023800
 800101c:	40007000 	.word	0x40007000

08001020 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08e      	sub	sp, #56	; 0x38
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001026:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001034:	f107 0320 	add.w	r3, r7, #32
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
 800104c:	615a      	str	r2, [r3, #20]
 800104e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001050:	4b2d      	ldr	r3, [pc, #180]	; (8001108 <MX_TIM2_Init+0xe8>)
 8001052:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001056:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 127;
 8001058:	4b2b      	ldr	r3, [pc, #172]	; (8001108 <MX_TIM2_Init+0xe8>)
 800105a:	227f      	movs	r2, #127	; 0x7f
 800105c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105e:	4b2a      	ldr	r3, [pc, #168]	; (8001108 <MX_TIM2_Init+0xe8>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 625;
 8001064:	4b28      	ldr	r3, [pc, #160]	; (8001108 <MX_TIM2_Init+0xe8>)
 8001066:	f240 2271 	movw	r2, #625	; 0x271
 800106a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106c:	4b26      	ldr	r3, [pc, #152]	; (8001108 <MX_TIM2_Init+0xe8>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001072:	4b25      	ldr	r3, [pc, #148]	; (8001108 <MX_TIM2_Init+0xe8>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001078:	4823      	ldr	r0, [pc, #140]	; (8001108 <MX_TIM2_Init+0xe8>)
 800107a:	f001 fcc9 	bl	8002a10 <HAL_TIM_Base_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001084:	f000 f940 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800108c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800108e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001092:	4619      	mov	r1, r3
 8001094:	481c      	ldr	r0, [pc, #112]	; (8001108 <MX_TIM2_Init+0xe8>)
 8001096:	f002 f867 	bl	8003168 <HAL_TIM_ConfigClockSource>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80010a0:	f000 f932 	bl	8001308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010a4:	4818      	ldr	r0, [pc, #96]	; (8001108 <MX_TIM2_Init+0xe8>)
 80010a6:	f001 fd73 	bl	8002b90 <HAL_TIM_PWM_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80010b0:	f000 f92a 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010bc:	f107 0320 	add.w	r3, r7, #32
 80010c0:	4619      	mov	r1, r3
 80010c2:	4811      	ldr	r0, [pc, #68]	; (8001108 <MX_TIM2_Init+0xe8>)
 80010c4:	f002 fc50 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80010ce:	f000 f91b 	bl	8001308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d2:	2360      	movs	r3, #96	; 0x60
 80010d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80010d6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010dc:	2300      	movs	r3, #0
 80010de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2200      	movs	r2, #0
 80010e8:	4619      	mov	r1, r3
 80010ea:	4807      	ldr	r0, [pc, #28]	; (8001108 <MX_TIM2_Init+0xe8>)
 80010ec:	f001 ff7a 	bl	8002fe4 <HAL_TIM_PWM_ConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80010f6:	f000 f907 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80010fa:	4803      	ldr	r0, [pc, #12]	; (8001108 <MX_TIM2_Init+0xe8>)
 80010fc:	f000 f956 	bl	80013ac <HAL_TIM_MspPostInit>

}
 8001100:	bf00      	nop
 8001102:	3738      	adds	r7, #56	; 0x38
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20004b34 	.word	0x20004b34

0800110c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <MX_USART2_UART_Init+0x50>)
 8001114:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001116:	4b10      	ldr	r3, [pc, #64]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001118:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800111c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001124:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001126:	2200      	movs	r2, #0
 8001128:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001130:	4b09      	ldr	r3, [pc, #36]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001132:	220c      	movs	r2, #12
 8001134:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800113c:	4b06      	ldr	r3, [pc, #24]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_USART2_UART_Init+0x4c>)
 8001144:	f002 fca0 	bl	8003a88 <HAL_UART_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800114e:	f000 f8db 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20004b7c 	.word	0x20004b7c
 800115c:	40004400 	.word	0x40004400

08001160 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	4b2d      	ldr	r3, [pc, #180]	; (8001230 <MX_GPIO_Init+0xd0>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	4a2c      	ldr	r2, [pc, #176]	; (8001230 <MX_GPIO_Init+0xd0>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	6313      	str	r3, [r2, #48]	; 0x30
 8001186:	4b2a      	ldr	r3, [pc, #168]	; (8001230 <MX_GPIO_Init+0xd0>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b26      	ldr	r3, [pc, #152]	; (8001230 <MX_GPIO_Init+0xd0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a25      	ldr	r2, [pc, #148]	; (8001230 <MX_GPIO_Init+0xd0>)
 800119c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a1e      	ldr	r2, [pc, #120]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a17      	ldr	r2, [pc, #92]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011d4:	f043 0302 	orr.w	r3, r3, #2
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <MX_GPIO_Init+0xd0>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2120      	movs	r1, #32
 80011ea:	4812      	ldr	r0, [pc, #72]	; (8001234 <MX_GPIO_Init+0xd4>)
 80011ec:	f000 fe5a 	bl	8001ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	480c      	ldr	r0, [pc, #48]	; (8001238 <MX_GPIO_Init+0xd8>)
 8001208:	f000 fcb8 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800120c:	2320      	movs	r3, #32
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_GPIO_Init+0xd4>)
 8001224:	f000 fcaa 	bl	8001b7c <HAL_GPIO_Init>

}
 8001228:	bf00      	nop
 800122a:	3728      	adds	r7, #40	; 0x28
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40023800 	.word	0x40023800
 8001234:	40020000 	.word	0x40020000
 8001238:	40020800 	.word	0x40020800

0800123c <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    /* USER CODE END WHILE */
	while(scale < 625)
 8001244:	e00c      	b.n	8001260 <StartBlink01+0x24>
	{
	  scale += 1;
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <StartBlink01+0x44>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	3301      	adds	r3, #1
 800124c:	4a0c      	ldr	r2, [pc, #48]	; (8001280 <StartBlink01+0x44>)
 800124e:	6013      	str	r3, [r2, #0]
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, scale);
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <StartBlink01+0x44>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <StartBlink01+0x48>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1);
 800125a:	2001      	movs	r0, #1
 800125c:	f000 faf6 	bl	800184c <HAL_Delay>
	while(scale < 625)
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <StartBlink01+0x44>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001268:	dded      	ble.n	8001246 <StartBlink01+0xa>
	}
	HAL_UART_Transmit(&huart2, on, 10, 10);
 800126a:	230a      	movs	r3, #10
 800126c:	220a      	movs	r2, #10
 800126e:	4906      	ldr	r1, [pc, #24]	; (8001288 <StartBlink01+0x4c>)
 8001270:	4806      	ldr	r0, [pc, #24]	; (800128c <StartBlink01+0x50>)
 8001272:	f002 fc56 	bl	8003b22 <HAL_UART_Transmit>
    osDelay(1300);
 8001276:	f240 5014 	movw	r0, #1300	; 0x514
 800127a:	f003 fc8d 	bl	8004b98 <osDelay>
	while(scale < 625)
 800127e:	e7ef      	b.n	8001260 <StartBlink01+0x24>
 8001280:	20000214 	.word	0x20000214
 8001284:	20004b34 	.word	0x20004b34
 8001288:	20000000 	.word	0x20000000
 800128c:	20004b7c 	.word	0x20004b7c

08001290 <StartBlink02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink02 */
void StartBlink02(void *argument)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink02 */
  /* Infinite loop */
  for(;;)
  {
	while(scale > 0)
 8001298:	e00c      	b.n	80012b4 <StartBlink02+0x24>
	{
	  scale -= 1;
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <StartBlink02+0x44>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	3b01      	subs	r3, #1
 80012a0:	4a0c      	ldr	r2, [pc, #48]	; (80012d4 <StartBlink02+0x44>)
 80012a2:	6013      	str	r3, [r2, #0]
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, scale);
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <StartBlink02+0x44>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <StartBlink02+0x48>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f000 facc 	bl	800184c <HAL_Delay>
	while(scale > 0)
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <StartBlink02+0x44>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dcee      	bgt.n	800129a <StartBlink02+0xa>
	}
	HAL_UART_Transmit(&huart2, off, 10, 10);
 80012bc:	230a      	movs	r3, #10
 80012be:	220a      	movs	r2, #10
 80012c0:	4906      	ldr	r1, [pc, #24]	; (80012dc <StartBlink02+0x4c>)
 80012c2:	4807      	ldr	r0, [pc, #28]	; (80012e0 <StartBlink02+0x50>)
 80012c4:	f002 fc2d 	bl	8003b22 <HAL_UART_Transmit>
	osDelay(1300);
 80012c8:	f240 5014 	movw	r0, #1300	; 0x514
 80012cc:	f003 fc64 	bl	8004b98 <osDelay>
	while(scale > 0)
 80012d0:	e7f0      	b.n	80012b4 <StartBlink02+0x24>
 80012d2:	bf00      	nop
 80012d4:	20000214 	.word	0x20000214
 80012d8:	20004b34 	.word	0x20004b34
 80012dc:	2000000c 	.word	0x2000000c
 80012e0:	20004b7c 	.word	0x20004b7c

080012e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a04      	ldr	r2, [pc, #16]	; (8001304 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d101      	bne.n	80012fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012f6:	f000 fa89 	bl	800180c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40001000 	.word	0x40001000

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	e7fe      	b.n	8001310 <Error_Handler+0x8>
	...

08001314 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_MspInit+0x54>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	4a11      	ldr	r2, [pc, #68]	; (8001368 <HAL_MspInit+0x54>)
 8001324:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001328:	6453      	str	r3, [r2, #68]	; 0x44
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <HAL_MspInit+0x54>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <HAL_MspInit+0x54>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <HAL_MspInit+0x54>)
 8001340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001344:	6413      	str	r3, [r2, #64]	; 0x40
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <HAL_MspInit+0x54>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	210f      	movs	r1, #15
 8001356:	f06f 0001 	mvn.w	r0, #1
 800135a:	f000 fb53 	bl	8001a04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800

0800136c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800137c:	d10d      	bne.n	800139a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <HAL_TIM_Base_MspInit+0x3c>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <HAL_TIM_Base_MspInit+0x3c>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6413      	str	r3, [r2, #64]	; 0x40
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_TIM_Base_MspInit+0x3c>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800

080013ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013cc:	d11d      	bne.n	800140a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	4b10      	ldr	r3, [pc, #64]	; (8001414 <HAL_TIM_MspPostInit+0x68>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a0f      	ldr	r2, [pc, #60]	; (8001414 <HAL_TIM_MspPostInit+0x68>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <HAL_TIM_MspPostInit+0x68>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013ea:	2301      	movs	r3, #1
 80013ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013fa:	2301      	movs	r3, #1
 80013fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	4619      	mov	r1, r3
 8001404:	4804      	ldr	r0, [pc, #16]	; (8001418 <HAL_TIM_MspPostInit+0x6c>)
 8001406:	f000 fbb9 	bl	8001b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800140a:	bf00      	nop
 800140c:	3720      	adds	r7, #32
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40023800 	.word	0x40023800
 8001418:	40020000 	.word	0x40020000

0800141c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	; 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a1d      	ldr	r2, [pc, #116]	; (80014b0 <HAL_UART_MspInit+0x94>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d133      	bne.n	80014a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <HAL_UART_MspInit+0x98>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	4a1b      	ldr	r2, [pc, #108]	; (80014b4 <HAL_UART_MspInit+0x98>)
 8001448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144c:	6413      	str	r3, [r2, #64]	; 0x40
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <HAL_UART_MspInit+0x98>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <HAL_UART_MspInit+0x98>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	4a14      	ldr	r2, [pc, #80]	; (80014b4 <HAL_UART_MspInit+0x98>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6313      	str	r3, [r2, #48]	; 0x30
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <HAL_UART_MspInit+0x98>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001476:	230c      	movs	r3, #12
 8001478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001486:	2307      	movs	r3, #7
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	4809      	ldr	r0, [pc, #36]	; (80014b8 <HAL_UART_MspInit+0x9c>)
 8001492:	f000 fb73 	bl	8001b7c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2105      	movs	r1, #5
 800149a:	2026      	movs	r0, #38	; 0x26
 800149c:	f000 fab2 	bl	8001a04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014a0:	2026      	movs	r0, #38	; 0x26
 80014a2:	f000 facb 	bl	8001a3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	; 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40004400 	.word	0x40004400
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40020000 	.word	0x40020000

080014bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08c      	sub	sp, #48	; 0x30
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	2036      	movs	r0, #54	; 0x36
 80014d2:	f000 fa97 	bl	8001a04 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014d6:	2036      	movs	r0, #54	; 0x36
 80014d8:	f000 fab0 	bl	8001a3c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <HAL_InitTick+0xa4>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	4a1e      	ldr	r2, [pc, #120]	; (8001560 <HAL_InitTick+0xa4>)
 80014e6:	f043 0310 	orr.w	r3, r3, #16
 80014ea:	6413      	str	r3, [r2, #64]	; 0x40
 80014ec:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <HAL_InitTick+0xa4>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f0:	f003 0310 	and.w	r3, r3, #16
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014f8:	f107 0210 	add.w	r2, r7, #16
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4611      	mov	r1, r2
 8001502:	4618      	mov	r0, r3
 8001504:	f000 fe02 	bl	800210c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001508:	f000 fdd8 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 800150c:	4603      	mov	r3, r0
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001514:	4a13      	ldr	r2, [pc, #76]	; (8001564 <HAL_InitTick+0xa8>)
 8001516:	fba2 2303 	umull	r2, r3, r2, r3
 800151a:	0c9b      	lsrs	r3, r3, #18
 800151c:	3b01      	subs	r3, #1
 800151e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_InitTick+0xac>)
 8001522:	4a12      	ldr	r2, [pc, #72]	; (800156c <HAL_InitTick+0xb0>)
 8001524:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_InitTick+0xac>)
 8001528:	f240 32e7 	movw	r2, #999	; 0x3e7
 800152c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800152e:	4a0e      	ldr	r2, [pc, #56]	; (8001568 <HAL_InitTick+0xac>)
 8001530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001532:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001534:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <HAL_InitTick+0xac>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <HAL_InitTick+0xac>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <HAL_InitTick+0xac>)
 8001542:	f001 fa65 	bl	8002a10 <HAL_TIM_Base_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d104      	bne.n	8001556 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800154c:	4806      	ldr	r0, [pc, #24]	; (8001568 <HAL_InitTick+0xac>)
 800154e:	f001 faaf 	bl	8002ab0 <HAL_TIM_Base_Start_IT>
 8001552:	4603      	mov	r3, r0
 8001554:	e000      	b.n	8001558 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
}
 8001558:	4618      	mov	r0, r3
 800155a:	3730      	adds	r7, #48	; 0x30
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40023800 	.word	0x40023800
 8001564:	431bde83 	.word	0x431bde83
 8001568:	20004bc8 	.word	0x20004bc8
 800156c:	40001000 	.word	0x40001000

08001570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <NMI_Handler+0x4>

08001576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157a:	e7fe      	b.n	800157a <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <MemManage_Handler+0x4>

08001582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	e7fe      	b.n	800158c <UsageFault_Handler+0x4>

0800158e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015a0:	4802      	ldr	r0, [pc, #8]	; (80015ac <USART2_IRQHandler+0x10>)
 80015a2:	f002 fb51 	bl	8003c48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20004b7c 	.word	0x20004b7c

080015b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80015b4:	4802      	ldr	r0, [pc, #8]	; (80015c0 <TIM6_DAC_IRQHandler+0x10>)
 80015b6:	f001 fc0d 	bl	8002dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20004bc8 	.word	0x20004bc8

080015c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
	return 1;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_kill>:

int _kill(int pid, int sig)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015de:	f005 ff4d 	bl	800747c <__errno>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2216      	movs	r2, #22
 80015e6:	601a      	str	r2, [r3, #0]
	return -1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_exit>:

void _exit (int status)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ffe7 	bl	80015d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001606:	e7fe      	b.n	8001606 <_exit+0x12>

08001608 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	e00a      	b.n	8001630 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800161a:	f3af 8000 	nop.w
 800161e:	4601      	mov	r1, r0
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	60ba      	str	r2, [r7, #8]
 8001626:	b2ca      	uxtb	r2, r1
 8001628:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbf0      	blt.n	800161a <_read+0x12>
	}

return len;
 8001638:	687b      	ldr	r3, [r7, #4]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e009      	b.n	8001668 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	429a      	cmp	r2, r3
 800166e:	dbf1      	blt.n	8001654 <_write+0x12>
	}
	return len;
 8001670:	687b      	ldr	r3, [r7, #4]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <_close>:

int _close(int file)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
	return -1;
 8001682:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016a2:	605a      	str	r2, [r3, #4]
	return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <_isatty>:

int _isatty(int file)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
	return 1;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
	return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ec:	4a14      	ldr	r2, [pc, #80]	; (8001740 <_sbrk+0x5c>)
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <_sbrk+0x60>)
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <_sbrk+0x64>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <_sbrk+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001714:	f005 feb2 	bl	800747c <__errno>
 8001718:	4603      	mov	r3, r0
 800171a:	220c      	movs	r2, #12
 800171c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	e009      	b.n	8001738 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <_sbrk+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <_sbrk+0x64>)
 8001734:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20020000 	.word	0x20020000
 8001744:	00000400 	.word	0x00000400
 8001748:	20000218 	.word	0x20000218
 800174c:	20004c68 	.word	0x20004c68

08001750 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	; (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177a:	490e      	ldr	r1, [pc, #56]	; (80017b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800177c:	4a0e      	ldr	r2, [pc, #56]	; (80017b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0b      	ldr	r2, [pc, #44]	; (80017bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001790:	4c0b      	ldr	r4, [pc, #44]	; (80017c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800179e:	f7ff ffd7 	bl	8001750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a2:	f005 fe71 	bl	8007488 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a6:	f7ff fb9b 	bl	8000ee0 <main>
  bx  lr    
 80017aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80017b8:	0800a314 	.word	0x0800a314
  ldr r2, =_sbss
 80017bc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80017c0:	20004c64 	.word	0x20004c64

080017c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC_IRQHandler>
	...

080017c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017cc:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <HAL_Init+0x40>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <HAL_Init+0x40>)
 80017d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_Init+0x40>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0a      	ldr	r2, [pc, #40]	; (8001808 <HAL_Init+0x40>)
 80017de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e4:	4b08      	ldr	r3, [pc, #32]	; (8001808 <HAL_Init+0x40>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a07      	ldr	r2, [pc, #28]	; (8001808 <HAL_Init+0x40>)
 80017ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f0:	2003      	movs	r0, #3
 80017f2:	f000 f8fc 	bl	80019ee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f6:	200f      	movs	r0, #15
 80017f8:	f7ff fe60 	bl	80014bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017fc:	f7ff fd8a 	bl	8001314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40023c00 	.word	0x40023c00

0800180c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_IncTick+0x20>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_IncTick+0x24>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4413      	add	r3, r2
 800181c:	4a04      	ldr	r2, [pc, #16]	; (8001830 <HAL_IncTick+0x24>)
 800181e:	6013      	str	r3, [r2, #0]
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	20000020 	.word	0x20000020
 8001830:	20004c10 	.word	0x20004c10

08001834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return uwTick;
 8001838:	4b03      	ldr	r3, [pc, #12]	; (8001848 <HAL_GetTick+0x14>)
 800183a:	681b      	ldr	r3, [r3, #0]
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20004c10 	.word	0x20004c10

0800184c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001854:	f7ff ffee 	bl	8001834 <HAL_GetTick>
 8001858:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001864:	d005      	beq.n	8001872 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001866:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <HAL_Delay+0x44>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	461a      	mov	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	4413      	add	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001872:	bf00      	nop
 8001874:	f7ff ffde 	bl	8001834 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	429a      	cmp	r2, r3
 8001882:	d8f7      	bhi.n	8001874 <HAL_Delay+0x28>
  {
  }
}
 8001884:	bf00      	nop
 8001886:	bf00      	nop
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000020 	.word	0x20000020

08001894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <__NVIC_SetPriorityGrouping+0x44>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b0:	4013      	ands	r3, r2
 80018b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018c6:	4a04      	ldr	r2, [pc, #16]	; (80018d8 <__NVIC_SetPriorityGrouping+0x44>)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	60d3      	str	r3, [r2, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <__NVIC_GetPriorityGrouping+0x18>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	f003 0307 	and.w	r3, r3, #7
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	2b00      	cmp	r3, #0
 8001908:	db0b      	blt.n	8001922 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	f003 021f 	and.w	r2, r3, #31
 8001910:	4907      	ldr	r1, [pc, #28]	; (8001930 <__NVIC_EnableIRQ+0x38>)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	095b      	lsrs	r3, r3, #5
 8001918:	2001      	movs	r0, #1
 800191a:	fa00 f202 	lsl.w	r2, r0, r2
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000e100 	.word	0xe000e100

08001934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001944:	2b00      	cmp	r3, #0
 8001946:	db0a      	blt.n	800195e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	b2da      	uxtb	r2, r3
 800194c:	490c      	ldr	r1, [pc, #48]	; (8001980 <__NVIC_SetPriority+0x4c>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	440b      	add	r3, r1
 8001958:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800195c:	e00a      	b.n	8001974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4908      	ldr	r1, [pc, #32]	; (8001984 <__NVIC_SetPriority+0x50>)
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	3b04      	subs	r3, #4
 800196c:	0112      	lsls	r2, r2, #4
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	440b      	add	r3, r1
 8001972:	761a      	strb	r2, [r3, #24]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000e100 	.word	0xe000e100
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001988:	b480      	push	{r7}
 800198a:	b089      	sub	sp, #36	; 0x24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f1c3 0307 	rsb	r3, r3, #7
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	bf28      	it	cs
 80019a6:	2304      	movcs	r3, #4
 80019a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3304      	adds	r3, #4
 80019ae:	2b06      	cmp	r3, #6
 80019b0:	d902      	bls.n	80019b8 <NVIC_EncodePriority+0x30>
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3b03      	subs	r3, #3
 80019b6:	e000      	b.n	80019ba <NVIC_EncodePriority+0x32>
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	f04f 32ff 	mov.w	r2, #4294967295
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	43da      	mvns	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	401a      	ands	r2, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d0:	f04f 31ff 	mov.w	r1, #4294967295
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	fa01 f303 	lsl.w	r3, r1, r3
 80019da:	43d9      	mvns	r1, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	4313      	orrs	r3, r2
         );
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3724      	adds	r7, #36	; 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff ff4c 	bl	8001894 <__NVIC_SetPriorityGrouping>
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a16:	f7ff ff61 	bl	80018dc <__NVIC_GetPriorityGrouping>
 8001a1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	68b9      	ldr	r1, [r7, #8]
 8001a20:	6978      	ldr	r0, [r7, #20]
 8001a22:	f7ff ffb1 	bl	8001988 <NVIC_EncodePriority>
 8001a26:	4602      	mov	r2, r0
 8001a28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff ff80 	bl	8001934 <__NVIC_SetPriority>
}
 8001a34:	bf00      	nop
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ff54 	bl	80018f8 <__NVIC_EnableIRQ>
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a66:	f7ff fee5 	bl	8001834 <HAL_GetTick>
 8001a6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d008      	beq.n	8001a8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2280      	movs	r2, #128	; 0x80
 8001a7c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e052      	b.n	8001b30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0216 	bic.w	r2, r2, #22
 8001a98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001aa8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d103      	bne.n	8001aba <HAL_DMA_Abort+0x62>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d007      	beq.n	8001aca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 0208 	bic.w	r2, r2, #8
 8001ac8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0201 	bic.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ada:	e013      	b.n	8001b04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001adc:	f7ff feaa 	bl	8001834 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b05      	cmp	r3, #5
 8001ae8:	d90c      	bls.n	8001b04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2220      	movs	r2, #32
 8001aee:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2203      	movs	r2, #3
 8001af4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e015      	b.n	8001b30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1e4      	bne.n	8001adc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b16:	223f      	movs	r2, #63	; 0x3f
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d004      	beq.n	8001b56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e00c      	b.n	8001b70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2205      	movs	r2, #5
 8001b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 0201 	bic.w	r2, r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	; 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
 8001b96:	e165      	b.n	8001e64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b98:	2201      	movs	r2, #1
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	f040 8154 	bne.w	8001e5e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d005      	beq.n	8001bce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d130      	bne.n	8001c30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	2203      	movs	r2, #3
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	43db      	mvns	r3, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4013      	ands	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c04:	2201      	movs	r2, #1
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	f003 0201 	and.w	r2, r3, #1
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d017      	beq.n	8001c6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	2203      	movs	r2, #3
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4013      	ands	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 0303 	and.w	r3, r3, #3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d123      	bne.n	8001cc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	08da      	lsrs	r2, r3, #3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3208      	adds	r2, #8
 8001c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	220f      	movs	r2, #15
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	691a      	ldr	r2, [r3, #16]
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	08da      	lsrs	r2, r3, #3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3208      	adds	r2, #8
 8001cba:	69b9      	ldr	r1, [r7, #24]
 8001cbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	2203      	movs	r2, #3
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 0203 	and.w	r2, r3, #3
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f000 80ae 	beq.w	8001e5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	4b5d      	ldr	r3, [pc, #372]	; (8001e7c <HAL_GPIO_Init+0x300>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0a:	4a5c      	ldr	r2, [pc, #368]	; (8001e7c <HAL_GPIO_Init+0x300>)
 8001d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d10:	6453      	str	r3, [r2, #68]	; 0x44
 8001d12:	4b5a      	ldr	r3, [pc, #360]	; (8001e7c <HAL_GPIO_Init+0x300>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d1e:	4a58      	ldr	r2, [pc, #352]	; (8001e80 <HAL_GPIO_Init+0x304>)
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	3302      	adds	r3, #2
 8001d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	220f      	movs	r2, #15
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4f      	ldr	r2, [pc, #316]	; (8001e84 <HAL_GPIO_Init+0x308>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d025      	beq.n	8001d96 <HAL_GPIO_Init+0x21a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4e      	ldr	r2, [pc, #312]	; (8001e88 <HAL_GPIO_Init+0x30c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01f      	beq.n	8001d92 <HAL_GPIO_Init+0x216>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4d      	ldr	r2, [pc, #308]	; (8001e8c <HAL_GPIO_Init+0x310>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d019      	beq.n	8001d8e <HAL_GPIO_Init+0x212>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4c      	ldr	r2, [pc, #304]	; (8001e90 <HAL_GPIO_Init+0x314>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d013      	beq.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4b      	ldr	r2, [pc, #300]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00d      	beq.n	8001d86 <HAL_GPIO_Init+0x20a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4a      	ldr	r2, [pc, #296]	; (8001e98 <HAL_GPIO_Init+0x31c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d007      	beq.n	8001d82 <HAL_GPIO_Init+0x206>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a49      	ldr	r2, [pc, #292]	; (8001e9c <HAL_GPIO_Init+0x320>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d101      	bne.n	8001d7e <HAL_GPIO_Init+0x202>
 8001d7a:	2306      	movs	r3, #6
 8001d7c:	e00c      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d7e:	2307      	movs	r3, #7
 8001d80:	e00a      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d82:	2305      	movs	r3, #5
 8001d84:	e008      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d86:	2304      	movs	r3, #4
 8001d88:	e006      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e004      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d8e:	2302      	movs	r3, #2
 8001d90:	e002      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <HAL_GPIO_Init+0x21c>
 8001d96:	2300      	movs	r3, #0
 8001d98:	69fa      	ldr	r2, [r7, #28]
 8001d9a:	f002 0203 	and.w	r2, r2, #3
 8001d9e:	0092      	lsls	r2, r2, #2
 8001da0:	4093      	lsls	r3, r2
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da8:	4935      	ldr	r1, [pc, #212]	; (8001e80 <HAL_GPIO_Init+0x304>)
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	3302      	adds	r3, #2
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db6:	4b3a      	ldr	r3, [pc, #232]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dda:	4a31      	ldr	r2, [pc, #196]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001de0:	4b2f      	ldr	r3, [pc, #188]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e04:	4a26      	ldr	r2, [pc, #152]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e0a:	4b25      	ldr	r3, [pc, #148]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	43db      	mvns	r3, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4013      	ands	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e58:	4a11      	ldr	r2, [pc, #68]	; (8001ea0 <HAL_GPIO_Init+0x324>)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3301      	adds	r3, #1
 8001e62:	61fb      	str	r3, [r7, #28]
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	2b0f      	cmp	r3, #15
 8001e68:	f67f ae96 	bls.w	8001b98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3724      	adds	r7, #36	; 0x24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40013800 	.word	0x40013800
 8001e84:	40020000 	.word	0x40020000
 8001e88:	40020400 	.word	0x40020400
 8001e8c:	40020800 	.word	0x40020800
 8001e90:	40020c00 	.word	0x40020c00
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40021400 	.word	0x40021400
 8001e9c:	40021800 	.word	0x40021800
 8001ea0:	40013c00 	.word	0x40013c00

08001ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eb4:	787b      	ldrb	r3, [r7, #1]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eba:	887a      	ldrh	r2, [r7, #2]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ec0:	e003      	b.n	8001eca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ec2:	887b      	ldrh	r3, [r7, #2]
 8001ec4:	041a      	lsls	r2, r3, #16
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	619a      	str	r2, [r3, #24]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0cc      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001eec:	4b68      	ldr	r3, [pc, #416]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 030f 	and.w	r3, r3, #15
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d90c      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b65      	ldr	r3, [pc, #404]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b63      	ldr	r3, [pc, #396]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0b8      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f2c:	4b59      	ldr	r3, [pc, #356]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	4a58      	ldr	r2, [pc, #352]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f44:	4b53      	ldr	r3, [pc, #332]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4a52      	ldr	r2, [pc, #328]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f50:	4b50      	ldr	r3, [pc, #320]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	494d      	ldr	r1, [pc, #308]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d044      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f76:	4b47      	ldr	r3, [pc, #284]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d119      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e07f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f96:	4b3f      	ldr	r3, [pc, #252]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d109      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e06f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa6:	4b3b      	ldr	r3, [pc, #236]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e067      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb6:	4b37      	ldr	r3, [pc, #220]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f023 0203 	bic.w	r2, r3, #3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4934      	ldr	r1, [pc, #208]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc8:	f7ff fc34 	bl	8001834 <HAL_GetTick>
 8001fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd0:	f7ff fc30 	bl	8001834 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e04f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 020c 	and.w	r2, r3, #12
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d1eb      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b25      	ldr	r3, [pc, #148]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 030f 	and.w	r3, r3, #15
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d20c      	bcs.n	8002020 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b22      	ldr	r3, [pc, #136]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800200e:	4b20      	ldr	r3, [pc, #128]	; (8002090 <HAL_RCC_ClockConfig+0x1b8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 030f 	and.w	r3, r3, #15
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d001      	beq.n	8002020 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e032      	b.n	8002086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d008      	beq.n	800203e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4916      	ldr	r1, [pc, #88]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	4313      	orrs	r3, r2
 800203c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d009      	beq.n	800205e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	490e      	ldr	r1, [pc, #56]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	4313      	orrs	r3, r2
 800205c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800205e:	f000 f887 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 8002062:	4602      	mov	r2, r0
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	490a      	ldr	r1, [pc, #40]	; (8002098 <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	5ccb      	ldrb	r3, [r1, r3]
 8002072:	fa22 f303 	lsr.w	r3, r2, r3
 8002076:	4a09      	ldr	r2, [pc, #36]	; (800209c <HAL_RCC_ClockConfig+0x1c4>)
 8002078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_RCC_ClockConfig+0x1c8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fa1c 	bl	80014bc <HAL_InitTick>

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023c00 	.word	0x40023c00
 8002094:	40023800 	.word	0x40023800
 8002098:	08009f08 	.word	0x08009f08
 800209c:	20000018 	.word	0x20000018
 80020a0:	2000001c 	.word	0x2000001c

080020a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	20000018 	.word	0x20000018

080020bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020c0:	f7ff fff0 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020c4:	4602      	mov	r2, r0
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	4903      	ldr	r1, [pc, #12]	; (80020e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020d2:	5ccb      	ldrb	r3, [r1, r3]
 80020d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020d8:	4618      	mov	r0, r3
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40023800 	.word	0x40023800
 80020e0:	08009f18 	.word	0x08009f18

080020e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80020e8:	f7ff ffdc 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020ec:	4602      	mov	r2, r0
 80020ee:	4b05      	ldr	r3, [pc, #20]	; (8002104 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	0b5b      	lsrs	r3, r3, #13
 80020f4:	f003 0307 	and.w	r3, r3, #7
 80020f8:	4903      	ldr	r1, [pc, #12]	; (8002108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020fa:	5ccb      	ldrb	r3, [r1, r3]
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002100:	4618      	mov	r0, r3
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40023800 	.word	0x40023800
 8002108:	08009f18 	.word	0x08009f18

0800210c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	220f      	movs	r2, #15
 800211a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800211c:	4b12      	ldr	r3, [pc, #72]	; (8002168 <HAL_RCC_GetClockConfig+0x5c>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0203 	and.w	r2, r3, #3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002128:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <HAL_RCC_GetClockConfig+0x5c>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <HAL_RCC_GetClockConfig+0x5c>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_RCC_GetClockConfig+0x5c>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	08db      	lsrs	r3, r3, #3
 8002146:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800214e:	4b07      	ldr	r3, [pc, #28]	; (800216c <HAL_RCC_GetClockConfig+0x60>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 020f 	and.w	r2, r3, #15
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	601a      	str	r2, [r3, #0]
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40023c00 	.word	0x40023c00

08002170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002174:	b088      	sub	sp, #32
 8002176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800218c:	4bce      	ldr	r3, [pc, #824]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 030c 	and.w	r3, r3, #12
 8002194:	2b0c      	cmp	r3, #12
 8002196:	f200 818d 	bhi.w	80024b4 <HAL_RCC_GetSysClockFreq+0x344>
 800219a:	a201      	add	r2, pc, #4	; (adr r2, 80021a0 <HAL_RCC_GetSysClockFreq+0x30>)
 800219c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a0:	080021d5 	.word	0x080021d5
 80021a4:	080024b5 	.word	0x080024b5
 80021a8:	080024b5 	.word	0x080024b5
 80021ac:	080024b5 	.word	0x080024b5
 80021b0:	080021db 	.word	0x080021db
 80021b4:	080024b5 	.word	0x080024b5
 80021b8:	080024b5 	.word	0x080024b5
 80021bc:	080024b5 	.word	0x080024b5
 80021c0:	080021e1 	.word	0x080021e1
 80021c4:	080024b5 	.word	0x080024b5
 80021c8:	080024b5 	.word	0x080024b5
 80021cc:	080024b5 	.word	0x080024b5
 80021d0:	08002355 	.word	0x08002355
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021d4:	4bbd      	ldr	r3, [pc, #756]	; (80024cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80021d6:	61bb      	str	r3, [r7, #24]
       break;
 80021d8:	e16f      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021da:	4bbd      	ldr	r3, [pc, #756]	; (80024d0 <HAL_RCC_GetSysClockFreq+0x360>)
 80021dc:	61bb      	str	r3, [r7, #24]
      break;
 80021de:	e16c      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021e0:	4bb9      	ldr	r3, [pc, #740]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021e8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ea:	4bb7      	ldr	r3, [pc, #732]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d053      	beq.n	800229e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021f6:	4bb4      	ldr	r3, [pc, #720]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	099b      	lsrs	r3, r3, #6
 80021fc:	461a      	mov	r2, r3
 80021fe:	f04f 0300 	mov.w	r3, #0
 8002202:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002206:	f04f 0100 	mov.w	r1, #0
 800220a:	ea02 0400 	and.w	r4, r2, r0
 800220e:	603c      	str	r4, [r7, #0]
 8002210:	400b      	ands	r3, r1
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002218:	4620      	mov	r0, r4
 800221a:	4629      	mov	r1, r5
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	014b      	lsls	r3, r1, #5
 8002226:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800222a:	0142      	lsls	r2, r0, #5
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	4623      	mov	r3, r4
 8002232:	1ac0      	subs	r0, r0, r3
 8002234:	462b      	mov	r3, r5
 8002236:	eb61 0103 	sbc.w	r1, r1, r3
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	f04f 0300 	mov.w	r3, #0
 8002242:	018b      	lsls	r3, r1, #6
 8002244:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002248:	0182      	lsls	r2, r0, #6
 800224a:	1a12      	subs	r2, r2, r0
 800224c:	eb63 0301 	sbc.w	r3, r3, r1
 8002250:	f04f 0000 	mov.w	r0, #0
 8002254:	f04f 0100 	mov.w	r1, #0
 8002258:	00d9      	lsls	r1, r3, #3
 800225a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800225e:	00d0      	lsls	r0, r2, #3
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4621      	mov	r1, r4
 8002266:	1852      	adds	r2, r2, r1
 8002268:	4629      	mov	r1, r5
 800226a:	eb43 0101 	adc.w	r1, r3, r1
 800226e:	460b      	mov	r3, r1
 8002270:	f04f 0000 	mov.w	r0, #0
 8002274:	f04f 0100 	mov.w	r1, #0
 8002278:	0259      	lsls	r1, r3, #9
 800227a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800227e:	0250      	lsls	r0, r2, #9
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	461a      	mov	r2, r3
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	f7fe fcaa 	bl	8000be8 <__aeabi_uldivmod>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4613      	mov	r3, r2
 800229a:	61fb      	str	r3, [r7, #28]
 800229c:	e04c      	b.n	8002338 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800229e:	4b8a      	ldr	r3, [pc, #552]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	099b      	lsrs	r3, r3, #6
 80022a4:	461a      	mov	r2, r3
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80022ae:	f04f 0100 	mov.w	r1, #0
 80022b2:	ea02 0a00 	and.w	sl, r2, r0
 80022b6:	ea03 0b01 	and.w	fp, r3, r1
 80022ba:	4650      	mov	r0, sl
 80022bc:	4659      	mov	r1, fp
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	014b      	lsls	r3, r1, #5
 80022c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022cc:	0142      	lsls	r2, r0, #5
 80022ce:	4610      	mov	r0, r2
 80022d0:	4619      	mov	r1, r3
 80022d2:	ebb0 000a 	subs.w	r0, r0, sl
 80022d6:	eb61 010b 	sbc.w	r1, r1, fp
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	f04f 0300 	mov.w	r3, #0
 80022e2:	018b      	lsls	r3, r1, #6
 80022e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022e8:	0182      	lsls	r2, r0, #6
 80022ea:	1a12      	subs	r2, r2, r0
 80022ec:	eb63 0301 	sbc.w	r3, r3, r1
 80022f0:	f04f 0000 	mov.w	r0, #0
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	00d9      	lsls	r1, r3, #3
 80022fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022fe:	00d0      	lsls	r0, r2, #3
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	eb12 020a 	adds.w	r2, r2, sl
 8002308:	eb43 030b 	adc.w	r3, r3, fp
 800230c:	f04f 0000 	mov.w	r0, #0
 8002310:	f04f 0100 	mov.w	r1, #0
 8002314:	0299      	lsls	r1, r3, #10
 8002316:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800231a:	0290      	lsls	r0, r2, #10
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	461a      	mov	r2, r3
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	f7fe fc5c 	bl	8000be8 <__aeabi_uldivmod>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4613      	mov	r3, r2
 8002336:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002338:	4b63      	ldr	r3, [pc, #396]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	3301      	adds	r3, #1
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002348:	69fa      	ldr	r2, [r7, #28]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002350:	61bb      	str	r3, [r7, #24]
      break;
 8002352:	e0b2      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002354:	4b5c      	ldr	r3, [pc, #368]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800235c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800235e:	4b5a      	ldr	r3, [pc, #360]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d04d      	beq.n	8002406 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800236a:	4b57      	ldr	r3, [pc, #348]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	099b      	lsrs	r3, r3, #6
 8002370:	461a      	mov	r2, r3
 8002372:	f04f 0300 	mov.w	r3, #0
 8002376:	f240 10ff 	movw	r0, #511	; 0x1ff
 800237a:	f04f 0100 	mov.w	r1, #0
 800237e:	ea02 0800 	and.w	r8, r2, r0
 8002382:	ea03 0901 	and.w	r9, r3, r1
 8002386:	4640      	mov	r0, r8
 8002388:	4649      	mov	r1, r9
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	014b      	lsls	r3, r1, #5
 8002394:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002398:	0142      	lsls	r2, r0, #5
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	ebb0 0008 	subs.w	r0, r0, r8
 80023a2:	eb61 0109 	sbc.w	r1, r1, r9
 80023a6:	f04f 0200 	mov.w	r2, #0
 80023aa:	f04f 0300 	mov.w	r3, #0
 80023ae:	018b      	lsls	r3, r1, #6
 80023b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80023b4:	0182      	lsls	r2, r0, #6
 80023b6:	1a12      	subs	r2, r2, r0
 80023b8:	eb63 0301 	sbc.w	r3, r3, r1
 80023bc:	f04f 0000 	mov.w	r0, #0
 80023c0:	f04f 0100 	mov.w	r1, #0
 80023c4:	00d9      	lsls	r1, r3, #3
 80023c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023ca:	00d0      	lsls	r0, r2, #3
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	eb12 0208 	adds.w	r2, r2, r8
 80023d4:	eb43 0309 	adc.w	r3, r3, r9
 80023d8:	f04f 0000 	mov.w	r0, #0
 80023dc:	f04f 0100 	mov.w	r1, #0
 80023e0:	0259      	lsls	r1, r3, #9
 80023e2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80023e6:	0250      	lsls	r0, r2, #9
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4610      	mov	r0, r2
 80023ee:	4619      	mov	r1, r3
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	461a      	mov	r2, r3
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	f7fe fbf6 	bl	8000be8 <__aeabi_uldivmod>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4613      	mov	r3, r2
 8002402:	61fb      	str	r3, [r7, #28]
 8002404:	e04a      	b.n	800249c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002406:	4b30      	ldr	r3, [pc, #192]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	099b      	lsrs	r3, r3, #6
 800240c:	461a      	mov	r2, r3
 800240e:	f04f 0300 	mov.w	r3, #0
 8002412:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	ea02 0400 	and.w	r4, r2, r0
 800241e:	ea03 0501 	and.w	r5, r3, r1
 8002422:	4620      	mov	r0, r4
 8002424:	4629      	mov	r1, r5
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	014b      	lsls	r3, r1, #5
 8002430:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002434:	0142      	lsls	r2, r0, #5
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	1b00      	subs	r0, r0, r4
 800243c:	eb61 0105 	sbc.w	r1, r1, r5
 8002440:	f04f 0200 	mov.w	r2, #0
 8002444:	f04f 0300 	mov.w	r3, #0
 8002448:	018b      	lsls	r3, r1, #6
 800244a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800244e:	0182      	lsls	r2, r0, #6
 8002450:	1a12      	subs	r2, r2, r0
 8002452:	eb63 0301 	sbc.w	r3, r3, r1
 8002456:	f04f 0000 	mov.w	r0, #0
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	00d9      	lsls	r1, r3, #3
 8002460:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002464:	00d0      	lsls	r0, r2, #3
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	1912      	adds	r2, r2, r4
 800246c:	eb45 0303 	adc.w	r3, r5, r3
 8002470:	f04f 0000 	mov.w	r0, #0
 8002474:	f04f 0100 	mov.w	r1, #0
 8002478:	0299      	lsls	r1, r3, #10
 800247a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800247e:	0290      	lsls	r0, r2, #10
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4610      	mov	r0, r2
 8002486:	4619      	mov	r1, r3
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	461a      	mov	r2, r3
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	f7fe fbaa 	bl	8000be8 <__aeabi_uldivmod>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4613      	mov	r3, r2
 800249a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800249c:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	0f1b      	lsrs	r3, r3, #28
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80024a8:	69fa      	ldr	r2, [r7, #28]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b0:	61bb      	str	r3, [r7, #24]
      break;
 80024b2:	e002      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80024b6:	61bb      	str	r3, [r7, #24]
      break;
 80024b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ba:	69bb      	ldr	r3, [r7, #24]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3720      	adds	r7, #32
 80024c0:	46bd      	mov	sp, r7
 80024c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800
 80024cc:	00f42400 	.word	0x00f42400
 80024d0:	007a1200 	.word	0x007a1200

080024d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e28d      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 8083 	beq.w	80025fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80024f4:	4b94      	ldr	r3, [pc, #592]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d019      	beq.n	8002534 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002500:	4b91      	ldr	r3, [pc, #580]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002508:	2b08      	cmp	r3, #8
 800250a:	d106      	bne.n	800251a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800250c:	4b8e      	ldr	r3, [pc, #568]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002514:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002518:	d00c      	beq.n	8002534 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800251a:	4b8b      	ldr	r3, [pc, #556]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002522:	2b0c      	cmp	r3, #12
 8002524:	d112      	bne.n	800254c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002526:	4b88      	ldr	r3, [pc, #544]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800252e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002532:	d10b      	bne.n	800254c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	4b84      	ldr	r3, [pc, #528]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d05b      	beq.n	80025f8 <HAL_RCC_OscConfig+0x124>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d157      	bne.n	80025f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e25a      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002554:	d106      	bne.n	8002564 <HAL_RCC_OscConfig+0x90>
 8002556:	4b7c      	ldr	r3, [pc, #496]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a7b      	ldr	r2, [pc, #492]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e01d      	b.n	80025a0 <HAL_RCC_OscConfig+0xcc>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800256c:	d10c      	bne.n	8002588 <HAL_RCC_OscConfig+0xb4>
 800256e:	4b76      	ldr	r3, [pc, #472]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a75      	ldr	r2, [pc, #468]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	4b73      	ldr	r3, [pc, #460]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a72      	ldr	r2, [pc, #456]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e00b      	b.n	80025a0 <HAL_RCC_OscConfig+0xcc>
 8002588:	4b6f      	ldr	r3, [pc, #444]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a6e      	ldr	r2, [pc, #440]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800258e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	4b6c      	ldr	r3, [pc, #432]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a6b      	ldr	r2, [pc, #428]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800259a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800259e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d013      	beq.n	80025d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a8:	f7ff f944 	bl	8001834 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b0:	f7ff f940 	bl	8001834 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b64      	cmp	r3, #100	; 0x64
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e21f      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c2:	4b61      	ldr	r3, [pc, #388]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0xdc>
 80025ce:	e014      	b.n	80025fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d0:	f7ff f930 	bl	8001834 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025d8:	f7ff f92c 	bl	8001834 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b64      	cmp	r3, #100	; 0x64
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e20b      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ea:	4b57      	ldr	r3, [pc, #348]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x104>
 80025f6:	e000      	b.n	80025fa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d06f      	beq.n	80026e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002606:	4b50      	ldr	r3, [pc, #320]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	2b00      	cmp	r3, #0
 8002610:	d017      	beq.n	8002642 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002612:	4b4d      	ldr	r3, [pc, #308]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800261a:	2b08      	cmp	r3, #8
 800261c:	d105      	bne.n	800262a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800261e:	4b4a      	ldr	r3, [pc, #296]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00b      	beq.n	8002642 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800262a:	4b47      	ldr	r3, [pc, #284]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002632:	2b0c      	cmp	r3, #12
 8002634:	d11c      	bne.n	8002670 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002636:	4b44      	ldr	r3, [pc, #272]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d116      	bne.n	8002670 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002642:	4b41      	ldr	r3, [pc, #260]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_RCC_OscConfig+0x186>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e1d3      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	4b3b      	ldr	r3, [pc, #236]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4937      	ldr	r1, [pc, #220]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	e03a      	b.n	80026e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002678:	4b34      	ldr	r3, [pc, #208]	; (800274c <HAL_RCC_OscConfig+0x278>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff f8d9 	bl	8001834 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002686:	f7ff f8d5 	bl	8001834 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e1b4      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002698:	4b2b      	ldr	r3, [pc, #172]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b28      	ldr	r3, [pc, #160]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4925      	ldr	r1, [pc, #148]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e015      	b.n	80026e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ba:	4b24      	ldr	r3, [pc, #144]	; (800274c <HAL_RCC_OscConfig+0x278>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7ff f8b8 	bl	8001834 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c8:	f7ff f8b4 	bl	8001834 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e193      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026da:	4b1b      	ldr	r3, [pc, #108]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d036      	beq.n	8002760 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d016      	beq.n	8002728 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026fa:	4b15      	ldr	r3, [pc, #84]	; (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002700:	f7ff f898 	bl	8001834 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff f894 	bl	8001834 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e173      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <HAL_RCC_OscConfig+0x274>)
 800271c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0f0      	beq.n	8002708 <HAL_RCC_OscConfig+0x234>
 8002726:	e01b      	b.n	8002760 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002728:	4b09      	ldr	r3, [pc, #36]	; (8002750 <HAL_RCC_OscConfig+0x27c>)
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272e:	f7ff f881 	bl	8001834 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002734:	e00e      	b.n	8002754 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002736:	f7ff f87d 	bl	8001834 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d907      	bls.n	8002754 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e15c      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
 8002748:	40023800 	.word	0x40023800
 800274c:	42470000 	.word	0x42470000
 8002750:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002754:	4b8a      	ldr	r3, [pc, #552]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1ea      	bne.n	8002736 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8097 	beq.w	800289c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002772:	4b83      	ldr	r3, [pc, #524]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b7f      	ldr	r3, [pc, #508]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	4a7e      	ldr	r2, [pc, #504]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	; 0x40
 800278e:	4b7c      	ldr	r3, [pc, #496]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279a:	2301      	movs	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279e:	4b79      	ldr	r3, [pc, #484]	; (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d118      	bne.n	80027dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027aa:	4b76      	ldr	r3, [pc, #472]	; (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a75      	ldr	r2, [pc, #468]	; (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b6:	f7ff f83d 	bl	8001834 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027be:	f7ff f839 	bl	8001834 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e118      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d0:	4b6c      	ldr	r3, [pc, #432]	; (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f0      	beq.n	80027be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x31e>
 80027e4:	4b66      	ldr	r3, [pc, #408]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	4a65      	ldr	r2, [pc, #404]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6713      	str	r3, [r2, #112]	; 0x70
 80027f0:	e01c      	b.n	800282c <HAL_RCC_OscConfig+0x358>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	2b05      	cmp	r3, #5
 80027f8:	d10c      	bne.n	8002814 <HAL_RCC_OscConfig+0x340>
 80027fa:	4b61      	ldr	r3, [pc, #388]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fe:	4a60      	ldr	r2, [pc, #384]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002800:	f043 0304 	orr.w	r3, r3, #4
 8002804:	6713      	str	r3, [r2, #112]	; 0x70
 8002806:	4b5e      	ldr	r3, [pc, #376]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280a:	4a5d      	ldr	r2, [pc, #372]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	; 0x70
 8002812:	e00b      	b.n	800282c <HAL_RCC_OscConfig+0x358>
 8002814:	4b5a      	ldr	r3, [pc, #360]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002818:	4a59      	ldr	r2, [pc, #356]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800281a:	f023 0301 	bic.w	r3, r3, #1
 800281e:	6713      	str	r3, [r2, #112]	; 0x70
 8002820:	4b57      	ldr	r3, [pc, #348]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002824:	4a56      	ldr	r2, [pc, #344]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002826:	f023 0304 	bic.w	r3, r3, #4
 800282a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d015      	beq.n	8002860 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002834:	f7fe fffe 	bl	8001834 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283a:	e00a      	b.n	8002852 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800283c:	f7fe fffa 	bl	8001834 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	; 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e0d7      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002852:	4b4b      	ldr	r3, [pc, #300]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0ee      	beq.n	800283c <HAL_RCC_OscConfig+0x368>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002860:	f7fe ffe8 	bl	8001834 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002866:	e00a      	b.n	800287e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002868:	f7fe ffe4 	bl	8001834 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	; 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0c1      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800287e:	4b40      	ldr	r3, [pc, #256]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ee      	bne.n	8002868 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d105      	bne.n	800289c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002890:	4b3b      	ldr	r3, [pc, #236]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	4a3a      	ldr	r2, [pc, #232]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800289a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80ad 	beq.w	8002a00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028a6:	4b36      	ldr	r3, [pc, #216]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d060      	beq.n	8002974 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d145      	bne.n	8002946 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b33      	ldr	r3, [pc, #204]	; (8002988 <HAL_RCC_OscConfig+0x4b4>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe ffb8 	bl	8001834 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe ffb4 	bl	8001834 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e093      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b29      	ldr	r3, [pc, #164]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69da      	ldr	r2, [r3, #28]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	3b01      	subs	r3, #1
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002908:	061b      	lsls	r3, r3, #24
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002910:	071b      	lsls	r3, r3, #28
 8002912:	491b      	ldr	r1, [pc, #108]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002918:	4b1b      	ldr	r3, [pc, #108]	; (8002988 <HAL_RCC_OscConfig+0x4b4>)
 800291a:	2201      	movs	r2, #1
 800291c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291e:	f7fe ff89 	bl	8001834 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002926:	f7fe ff85 	bl	8001834 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e064      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002938:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0f0      	beq.n	8002926 <HAL_RCC_OscConfig+0x452>
 8002944:	e05c      	b.n	8002a00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <HAL_RCC_OscConfig+0x4b4>)
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fe ff72 	bl	8001834 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002954:	f7fe ff6e 	bl	8001834 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e04d      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x480>
 8002972:	e045      	b.n	8002a00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d107      	bne.n	800298c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e040      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
 8002980:	40023800 	.word	0x40023800
 8002984:	40007000 	.word	0x40007000
 8002988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800298c:	4b1f      	ldr	r3, [pc, #124]	; (8002a0c <HAL_RCC_OscConfig+0x538>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d030      	beq.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d129      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d122      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029bc:	4013      	ands	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d119      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d2:	085b      	lsrs	r3, r3, #1
 80029d4:	3b01      	subs	r3, #1
 80029d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d8:	429a      	cmp	r2, r3
 80029da:	d10f      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d001      	beq.n	8002a00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800

08002a10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e041      	b.n	8002aa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d106      	bne.n	8002a3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7fe fc98 	bl	800136c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4610      	mov	r0, r2
 8002a50:	f000 fc7a 	bl	8003348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d001      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e04e      	b.n	8002b66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2202      	movs	r2, #2
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a23      	ldr	r2, [pc, #140]	; (8002b74 <HAL_TIM_Base_Start_IT+0xc4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d022      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af2:	d01d      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a1f      	ldr	r2, [pc, #124]	; (8002b78 <HAL_TIM_Base_Start_IT+0xc8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d018      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a1e      	ldr	r2, [pc, #120]	; (8002b7c <HAL_TIM_Base_Start_IT+0xcc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d013      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1c      	ldr	r2, [pc, #112]	; (8002b80 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00e      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a1b      	ldr	r2, [pc, #108]	; (8002b84 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d009      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a19      	ldr	r2, [pc, #100]	; (8002b88 <HAL_TIM_Base_Start_IT+0xd8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d004      	beq.n	8002b30 <HAL_TIM_Base_Start_IT+0x80>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a18      	ldr	r2, [pc, #96]	; (8002b8c <HAL_TIM_Base_Start_IT+0xdc>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d111      	bne.n	8002b54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2b06      	cmp	r3, #6
 8002b40:	d010      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0201 	orr.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b52:	e007      	b.n	8002b64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40010000 	.word	0x40010000
 8002b78:	40000400 	.word	0x40000400
 8002b7c:	40000800 	.word	0x40000800
 8002b80:	40000c00 	.word	0x40000c00
 8002b84:	40010400 	.word	0x40010400
 8002b88:	40014000 	.word	0x40014000
 8002b8c:	40001800 	.word	0x40001800

08002b90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e041      	b.n	8002c26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d106      	bne.n	8002bbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 f839 	bl	8002c2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3304      	adds	r3, #4
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4610      	mov	r0, r2
 8002bd0:	f000 fbba 	bl	8003348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d109      	bne.n	8002c68 <HAL_TIM_PWM_Start+0x24>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	bf14      	ite	ne
 8002c60:	2301      	movne	r3, #1
 8002c62:	2300      	moveq	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	e022      	b.n	8002cae <HAL_TIM_PWM_Start+0x6a>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d109      	bne.n	8002c82 <HAL_TIM_PWM_Start+0x3e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	bf14      	ite	ne
 8002c7a:	2301      	movne	r3, #1
 8002c7c:	2300      	moveq	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	e015      	b.n	8002cae <HAL_TIM_PWM_Start+0x6a>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d109      	bne.n	8002c9c <HAL_TIM_PWM_Start+0x58>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	bf14      	ite	ne
 8002c94:	2301      	movne	r3, #1
 8002c96:	2300      	moveq	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	e008      	b.n	8002cae <HAL_TIM_PWM_Start+0x6a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	bf14      	ite	ne
 8002ca8:	2301      	movne	r3, #1
 8002caa:	2300      	moveq	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e07c      	b.n	8002db0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d104      	bne.n	8002cc6 <HAL_TIM_PWM_Start+0x82>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cc4:	e013      	b.n	8002cee <HAL_TIM_PWM_Start+0xaa>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d104      	bne.n	8002cd6 <HAL_TIM_PWM_Start+0x92>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cd4:	e00b      	b.n	8002cee <HAL_TIM_PWM_Start+0xaa>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	2b08      	cmp	r3, #8
 8002cda:	d104      	bne.n	8002ce6 <HAL_TIM_PWM_Start+0xa2>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ce4:	e003      	b.n	8002cee <HAL_TIM_PWM_Start+0xaa>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	6839      	ldr	r1, [r7, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 fe10 	bl	800391c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a2d      	ldr	r2, [pc, #180]	; (8002db8 <HAL_TIM_PWM_Start+0x174>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d004      	beq.n	8002d10 <HAL_TIM_PWM_Start+0xcc>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a2c      	ldr	r2, [pc, #176]	; (8002dbc <HAL_TIM_PWM_Start+0x178>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d101      	bne.n	8002d14 <HAL_TIM_PWM_Start+0xd0>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <HAL_TIM_PWM_Start+0xd2>
 8002d14:	2300      	movs	r3, #0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d007      	beq.n	8002d2a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <HAL_TIM_PWM_Start+0x174>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d022      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d3c:	d01d      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a1f      	ldr	r2, [pc, #124]	; (8002dc0 <HAL_TIM_PWM_Start+0x17c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d018      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	; (8002dc4 <HAL_TIM_PWM_Start+0x180>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d013      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a1c      	ldr	r2, [pc, #112]	; (8002dc8 <HAL_TIM_PWM_Start+0x184>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d00e      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a16      	ldr	r2, [pc, #88]	; (8002dbc <HAL_TIM_PWM_Start+0x178>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d009      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a18      	ldr	r2, [pc, #96]	; (8002dcc <HAL_TIM_PWM_Start+0x188>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d004      	beq.n	8002d7a <HAL_TIM_PWM_Start+0x136>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a16      	ldr	r2, [pc, #88]	; (8002dd0 <HAL_TIM_PWM_Start+0x18c>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d111      	bne.n	8002d9e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2b06      	cmp	r3, #6
 8002d8a:	d010      	beq.n	8002dae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d9c:	e007      	b.n	8002dae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0201 	orr.w	r2, r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40010000 	.word	0x40010000
 8002dbc:	40010400 	.word	0x40010400
 8002dc0:	40000400 	.word	0x40000400
 8002dc4:	40000800 	.word	0x40000800
 8002dc8:	40000c00 	.word	0x40000c00
 8002dcc:	40014000 	.word	0x40014000
 8002dd0:	40001800 	.word	0x40001800

08002dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d122      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d11b      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0202 	mvn.w	r2, #2
 8002e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fa77 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fa69 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 fa7a 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	d122      	bne.n	8002e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b04      	cmp	r3, #4
 8002e4a:	d11b      	bne.n	8002e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f06f 0204 	mvn.w	r2, #4
 8002e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2202      	movs	r2, #2
 8002e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fa4d 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002e70:	e005      	b.n	8002e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fa3f 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 fa50 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d122      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d11b      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0208 	mvn.w	r2, #8
 8002ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2204      	movs	r2, #4
 8002eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fa23 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002ec4:	e005      	b.n	8002ed2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 fa15 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fa26 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d122      	bne.n	8002f2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f003 0310 	and.w	r3, r3, #16
 8002ef0:	2b10      	cmp	r3, #16
 8002ef2:	d11b      	bne.n	8002f2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f06f 0210 	mvn.w	r2, #16
 8002efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2208      	movs	r2, #8
 8002f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f9f9 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002f18:	e005      	b.n	8002f26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f9eb 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 f9fc 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d10e      	bne.n	8002f58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d107      	bne.n	8002f58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0201 	mvn.w	r2, #1
 8002f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fe f9c6 	bl	80012e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f62:	2b80      	cmp	r3, #128	; 0x80
 8002f64:	d10e      	bne.n	8002f84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f70:	2b80      	cmp	r3, #128	; 0x80
 8002f72:	d107      	bne.n	8002f84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fd78 	bl	8003a74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8e:	2b40      	cmp	r3, #64	; 0x40
 8002f90:	d10e      	bne.n	8002fb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9c:	2b40      	cmp	r3, #64	; 0x40
 8002f9e:	d107      	bne.n	8002fb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f9c1 	bl	8003332 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b20      	cmp	r3, #32
 8002fbc:	d10e      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f003 0320 	and.w	r3, r3, #32
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d107      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f06f 0220 	mvn.w	r2, #32
 8002fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fd42 	bl	8003a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fdc:	bf00      	nop
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e0ae      	b.n	8003160 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b0c      	cmp	r3, #12
 800300e:	f200 809f 	bhi.w	8003150 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003012:	a201      	add	r2, pc, #4	; (adr r2, 8003018 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003018:	0800304d 	.word	0x0800304d
 800301c:	08003151 	.word	0x08003151
 8003020:	08003151 	.word	0x08003151
 8003024:	08003151 	.word	0x08003151
 8003028:	0800308d 	.word	0x0800308d
 800302c:	08003151 	.word	0x08003151
 8003030:	08003151 	.word	0x08003151
 8003034:	08003151 	.word	0x08003151
 8003038:	080030cf 	.word	0x080030cf
 800303c:	08003151 	.word	0x08003151
 8003040:	08003151 	.word	0x08003151
 8003044:	08003151 	.word	0x08003151
 8003048:	0800310f 	.word	0x0800310f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	4618      	mov	r0, r3
 8003054:	f000 fa18 	bl	8003488 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699a      	ldr	r2, [r3, #24]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 0208 	orr.w	r2, r2, #8
 8003066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699a      	ldr	r2, [r3, #24]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0204 	bic.w	r2, r2, #4
 8003076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6999      	ldr	r1, [r3, #24]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	619a      	str	r2, [r3, #24]
      break;
 800308a:	e064      	b.n	8003156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68b9      	ldr	r1, [r7, #8]
 8003092:	4618      	mov	r0, r3
 8003094:	f000 fa68 	bl	8003568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	699a      	ldr	r2, [r3, #24]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	699a      	ldr	r2, [r3, #24]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6999      	ldr	r1, [r3, #24]
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	021a      	lsls	r2, r3, #8
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	619a      	str	r2, [r3, #24]
      break;
 80030cc:	e043      	b.n	8003156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68b9      	ldr	r1, [r7, #8]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fabd 	bl	8003654 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	69da      	ldr	r2, [r3, #28]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f042 0208 	orr.w	r2, r2, #8
 80030e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	69da      	ldr	r2, [r3, #28]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0204 	bic.w	r2, r2, #4
 80030f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	69d9      	ldr	r1, [r3, #28]
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	691a      	ldr	r2, [r3, #16]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	61da      	str	r2, [r3, #28]
      break;
 800310c:	e023      	b.n	8003156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68b9      	ldr	r1, [r7, #8]
 8003114:	4618      	mov	r0, r3
 8003116:	f000 fb11 	bl	800373c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	69da      	ldr	r2, [r3, #28]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	69da      	ldr	r2, [r3, #28]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	69d9      	ldr	r1, [r3, #28]
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	021a      	lsls	r2, r3, #8
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	61da      	str	r2, [r3, #28]
      break;
 800314e:	e002      	b.n	8003156 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	75fb      	strb	r3, [r7, #23]
      break;
 8003154:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800315e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003160:	4618      	mov	r0, r3
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_TIM_ConfigClockSource+0x1c>
 8003180:	2302      	movs	r3, #2
 8003182:	e0b4      	b.n	80032ee <HAL_TIM_ConfigClockSource+0x186>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80031a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031bc:	d03e      	beq.n	800323c <HAL_TIM_ConfigClockSource+0xd4>
 80031be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031c2:	f200 8087 	bhi.w	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ca:	f000 8086 	beq.w	80032da <HAL_TIM_ConfigClockSource+0x172>
 80031ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031d2:	d87f      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031d4:	2b70      	cmp	r3, #112	; 0x70
 80031d6:	d01a      	beq.n	800320e <HAL_TIM_ConfigClockSource+0xa6>
 80031d8:	2b70      	cmp	r3, #112	; 0x70
 80031da:	d87b      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031dc:	2b60      	cmp	r3, #96	; 0x60
 80031de:	d050      	beq.n	8003282 <HAL_TIM_ConfigClockSource+0x11a>
 80031e0:	2b60      	cmp	r3, #96	; 0x60
 80031e2:	d877      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031e4:	2b50      	cmp	r3, #80	; 0x50
 80031e6:	d03c      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0xfa>
 80031e8:	2b50      	cmp	r3, #80	; 0x50
 80031ea:	d873      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031ec:	2b40      	cmp	r3, #64	; 0x40
 80031ee:	d058      	beq.n	80032a2 <HAL_TIM_ConfigClockSource+0x13a>
 80031f0:	2b40      	cmp	r3, #64	; 0x40
 80031f2:	d86f      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031f4:	2b30      	cmp	r3, #48	; 0x30
 80031f6:	d064      	beq.n	80032c2 <HAL_TIM_ConfigClockSource+0x15a>
 80031f8:	2b30      	cmp	r3, #48	; 0x30
 80031fa:	d86b      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 80031fc:	2b20      	cmp	r3, #32
 80031fe:	d060      	beq.n	80032c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003200:	2b20      	cmp	r3, #32
 8003202:	d867      	bhi.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
 8003204:	2b00      	cmp	r3, #0
 8003206:	d05c      	beq.n	80032c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003208:	2b10      	cmp	r3, #16
 800320a:	d05a      	beq.n	80032c2 <HAL_TIM_ConfigClockSource+0x15a>
 800320c:	e062      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6899      	ldr	r1, [r3, #8]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f000 fb5d 	bl	80038dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003230:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	609a      	str	r2, [r3, #8]
      break;
 800323a:	e04f      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6818      	ldr	r0, [r3, #0]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	6899      	ldr	r1, [r3, #8]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f000 fb46 	bl	80038dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800325e:	609a      	str	r2, [r3, #8]
      break;
 8003260:	e03c      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	6859      	ldr	r1, [r3, #4]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	461a      	mov	r2, r3
 8003270:	f000 faba 	bl	80037e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2150      	movs	r1, #80	; 0x50
 800327a:	4618      	mov	r0, r3
 800327c:	f000 fb13 	bl	80038a6 <TIM_ITRx_SetConfig>
      break;
 8003280:	e02c      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	6859      	ldr	r1, [r3, #4]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	461a      	mov	r2, r3
 8003290:	f000 fad9 	bl	8003846 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2160      	movs	r1, #96	; 0x60
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fb03 	bl	80038a6 <TIM_ITRx_SetConfig>
      break;
 80032a0:	e01c      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6818      	ldr	r0, [r3, #0]
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	6859      	ldr	r1, [r3, #4]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	461a      	mov	r2, r3
 80032b0:	f000 fa9a 	bl	80037e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2140      	movs	r1, #64	; 0x40
 80032ba:	4618      	mov	r0, r3
 80032bc:	f000 faf3 	bl	80038a6 <TIM_ITRx_SetConfig>
      break;
 80032c0:	e00c      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4619      	mov	r1, r3
 80032cc:	4610      	mov	r0, r2
 80032ce:	f000 faea 	bl	80038a6 <TIM_ITRx_SetConfig>
      break;
 80032d2:	e003      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      break;
 80032d8:	e000      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a40      	ldr	r2, [pc, #256]	; (800345c <TIM_Base_SetConfig+0x114>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d013      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003366:	d00f      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a3d      	ldr	r2, [pc, #244]	; (8003460 <TIM_Base_SetConfig+0x118>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00b      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a3c      	ldr	r2, [pc, #240]	; (8003464 <TIM_Base_SetConfig+0x11c>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d007      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a3b      	ldr	r2, [pc, #236]	; (8003468 <TIM_Base_SetConfig+0x120>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d003      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a3a      	ldr	r2, [pc, #232]	; (800346c <TIM_Base_SetConfig+0x124>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d108      	bne.n	800339a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a2f      	ldr	r2, [pc, #188]	; (800345c <TIM_Base_SetConfig+0x114>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d02b      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a8:	d027      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a2c      	ldr	r2, [pc, #176]	; (8003460 <TIM_Base_SetConfig+0x118>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d023      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a2b      	ldr	r2, [pc, #172]	; (8003464 <TIM_Base_SetConfig+0x11c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d01f      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a2a      	ldr	r2, [pc, #168]	; (8003468 <TIM_Base_SetConfig+0x120>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d01b      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a29      	ldr	r2, [pc, #164]	; (800346c <TIM_Base_SetConfig+0x124>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d017      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a28      	ldr	r2, [pc, #160]	; (8003470 <TIM_Base_SetConfig+0x128>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d013      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a27      	ldr	r2, [pc, #156]	; (8003474 <TIM_Base_SetConfig+0x12c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d00f      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a26      	ldr	r2, [pc, #152]	; (8003478 <TIM_Base_SetConfig+0x130>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00b      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a25      	ldr	r2, [pc, #148]	; (800347c <TIM_Base_SetConfig+0x134>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d007      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a24      	ldr	r2, [pc, #144]	; (8003480 <TIM_Base_SetConfig+0x138>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d003      	beq.n	80033fa <TIM_Base_SetConfig+0xb2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a23      	ldr	r2, [pc, #140]	; (8003484 <TIM_Base_SetConfig+0x13c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d108      	bne.n	800340c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a0a      	ldr	r2, [pc, #40]	; (800345c <TIM_Base_SetConfig+0x114>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d003      	beq.n	8003440 <TIM_Base_SetConfig+0xf8>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a0c      	ldr	r2, [pc, #48]	; (800346c <TIM_Base_SetConfig+0x124>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d103      	bne.n	8003448 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	615a      	str	r2, [r3, #20]
}
 800344e:	bf00      	nop
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40010000 	.word	0x40010000
 8003460:	40000400 	.word	0x40000400
 8003464:	40000800 	.word	0x40000800
 8003468:	40000c00 	.word	0x40000c00
 800346c:	40010400 	.word	0x40010400
 8003470:	40014000 	.word	0x40014000
 8003474:	40014400 	.word	0x40014400
 8003478:	40014800 	.word	0x40014800
 800347c:	40001800 	.word	0x40001800
 8003480:	40001c00 	.word	0x40001c00
 8003484:	40002000 	.word	0x40002000

08003488 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003488:	b480      	push	{r7}
 800348a:	b087      	sub	sp, #28
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	f023 0201 	bic.w	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0303 	bic.w	r3, r3, #3
 80034be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f023 0302 	bic.w	r3, r3, #2
 80034d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a20      	ldr	r2, [pc, #128]	; (8003560 <TIM_OC1_SetConfig+0xd8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d003      	beq.n	80034ec <TIM_OC1_SetConfig+0x64>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a1f      	ldr	r2, [pc, #124]	; (8003564 <TIM_OC1_SetConfig+0xdc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d10c      	bne.n	8003506 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f023 0308 	bic.w	r3, r3, #8
 80034f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f023 0304 	bic.w	r3, r3, #4
 8003504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a15      	ldr	r2, [pc, #84]	; (8003560 <TIM_OC1_SetConfig+0xd8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d003      	beq.n	8003516 <TIM_OC1_SetConfig+0x8e>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a14      	ldr	r2, [pc, #80]	; (8003564 <TIM_OC1_SetConfig+0xdc>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d111      	bne.n	800353a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800351c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	621a      	str	r2, [r3, #32]
}
 8003554:	bf00      	nop
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	40010000 	.word	0x40010000
 8003564:	40010400 	.word	0x40010400

08003568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	f023 0210 	bic.w	r2, r3, #16
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800359e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	021b      	lsls	r3, r3, #8
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f023 0320 	bic.w	r3, r3, #32
 80035b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4313      	orrs	r3, r2
 80035be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a22      	ldr	r2, [pc, #136]	; (800364c <TIM_OC2_SetConfig+0xe4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d003      	beq.n	80035d0 <TIM_OC2_SetConfig+0x68>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a21      	ldr	r2, [pc, #132]	; (8003650 <TIM_OC2_SetConfig+0xe8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d10d      	bne.n	80035ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a17      	ldr	r2, [pc, #92]	; (800364c <TIM_OC2_SetConfig+0xe4>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d003      	beq.n	80035fc <TIM_OC2_SetConfig+0x94>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a16      	ldr	r2, [pc, #88]	; (8003650 <TIM_OC2_SetConfig+0xe8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d113      	bne.n	8003624 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003602:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800360a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	4313      	orrs	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	621a      	str	r2, [r3, #32]
}
 800363e:	bf00      	nop
 8003640:	371c      	adds	r7, #28
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40010000 	.word	0x40010000
 8003650:	40010400 	.word	0x40010400

08003654 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003654:	b480      	push	{r7}
 8003656:	b087      	sub	sp, #28
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0303 	bic.w	r3, r3, #3
 800368a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800369c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	021b      	lsls	r3, r3, #8
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a21      	ldr	r2, [pc, #132]	; (8003734 <TIM_OC3_SetConfig+0xe0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d003      	beq.n	80036ba <TIM_OC3_SetConfig+0x66>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a20      	ldr	r2, [pc, #128]	; (8003738 <TIM_OC3_SetConfig+0xe4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d10d      	bne.n	80036d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a16      	ldr	r2, [pc, #88]	; (8003734 <TIM_OC3_SetConfig+0xe0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d003      	beq.n	80036e6 <TIM_OC3_SetConfig+0x92>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a15      	ldr	r2, [pc, #84]	; (8003738 <TIM_OC3_SetConfig+0xe4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d113      	bne.n	800370e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	621a      	str	r2, [r3, #32]
}
 8003728:	bf00      	nop
 800372a:	371c      	adds	r7, #28
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	40010000 	.word	0x40010000
 8003738:	40010400 	.word	0x40010400

0800373c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800376a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	021b      	lsls	r3, r3, #8
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4313      	orrs	r3, r2
 800377e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003786:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	031b      	lsls	r3, r3, #12
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a12      	ldr	r2, [pc, #72]	; (80037e0 <TIM_OC4_SetConfig+0xa4>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d003      	beq.n	80037a4 <TIM_OC4_SetConfig+0x68>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a11      	ldr	r2, [pc, #68]	; (80037e4 <TIM_OC4_SetConfig+0xa8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d109      	bne.n	80037b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	019b      	lsls	r3, r3, #6
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	621a      	str	r2, [r3, #32]
}
 80037d2:	bf00      	nop
 80037d4:	371c      	adds	r7, #28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	40010000 	.word	0x40010000
 80037e4:	40010400 	.word	0x40010400

080037e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	f023 0201 	bic.w	r2, r3, #1
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	011b      	lsls	r3, r3, #4
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f023 030a 	bic.w	r3, r3, #10
 8003824:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	4313      	orrs	r3, r2
 800382c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	621a      	str	r2, [r3, #32]
}
 800383a:	bf00      	nop
 800383c:	371c      	adds	r7, #28
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr

08003846 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003846:	b480      	push	{r7}
 8003848:	b087      	sub	sp, #28
 800384a:	af00      	add	r7, sp, #0
 800384c:	60f8      	str	r0, [r7, #12]
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	f023 0210 	bic.w	r2, r3, #16
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	031b      	lsls	r3, r3, #12
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	621a      	str	r2, [r3, #32]
}
 800389a:	bf00      	nop
 800389c:	371c      	adds	r7, #28
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b085      	sub	sp, #20
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	f043 0307 	orr.w	r3, r3, #7
 80038c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	609a      	str	r2, [r3, #8]
}
 80038d0:	bf00      	nop
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038dc:	b480      	push	{r7}
 80038de:	b087      	sub	sp, #28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	021a      	lsls	r2, r3, #8
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	431a      	orrs	r2, r3
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	4313      	orrs	r3, r2
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	4313      	orrs	r3, r2
 8003908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	609a      	str	r2, [r3, #8]
}
 8003910:	bf00      	nop
 8003912:	371c      	adds	r7, #28
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f003 031f 	and.w	r3, r3, #31
 800392e:	2201      	movs	r2, #1
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a1a      	ldr	r2, [r3, #32]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	43db      	mvns	r3, r3
 800393e:	401a      	ands	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a1a      	ldr	r2, [r3, #32]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	fa01 f303 	lsl.w	r3, r1, r3
 8003954:	431a      	orrs	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	621a      	str	r2, [r3, #32]
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
	...

08003968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800397c:	2302      	movs	r3, #2
 800397e:	e05a      	b.n	8003a36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a21      	ldr	r2, [pc, #132]	; (8003a44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d022      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039cc:	d01d      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1d      	ldr	r2, [pc, #116]	; (8003a48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d018      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1b      	ldr	r2, [pc, #108]	; (8003a4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d013      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1a      	ldr	r2, [pc, #104]	; (8003a50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d00e      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a18      	ldr	r2, [pc, #96]	; (8003a54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d009      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a17      	ldr	r2, [pc, #92]	; (8003a58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d004      	beq.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a15      	ldr	r2, [pc, #84]	; (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d10c      	bne.n	8003a24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	40010000 	.word	0x40010000
 8003a48:	40000400 	.word	0x40000400
 8003a4c:	40000800 	.word	0x40000800
 8003a50:	40000c00 	.word	0x40000c00
 8003a54:	40010400 	.word	0x40010400
 8003a58:	40014000 	.word	0x40014000
 8003a5c:	40001800 	.word	0x40001800

08003a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e03f      	b.n	8003b1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7fd fcb4 	bl	800141c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2224      	movs	r2, #36	; 0x24
 8003ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 fd7b 	bl	80045c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b08a      	sub	sp, #40	; 0x28
 8003b26:	af02      	add	r7, sp, #8
 8003b28:	60f8      	str	r0, [r7, #12]
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	603b      	str	r3, [r7, #0]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b20      	cmp	r3, #32
 8003b40:	d17c      	bne.n	8003c3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <HAL_UART_Transmit+0x2c>
 8003b48:	88fb      	ldrh	r3, [r7, #6]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e075      	b.n	8003c3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d101      	bne.n	8003b60 <HAL_UART_Transmit+0x3e>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e06e      	b.n	8003c3e <HAL_UART_Transmit+0x11c>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2221      	movs	r2, #33	; 0x21
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b76:	f7fd fe5d 	bl	8001834 <HAL_GetTick>
 8003b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	88fa      	ldrh	r2, [r7, #6]
 8003b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	88fa      	ldrh	r2, [r7, #6]
 8003b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b90:	d108      	bne.n	8003ba4 <HAL_UART_Transmit+0x82>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d104      	bne.n	8003ba4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	61bb      	str	r3, [r7, #24]
 8003ba2:	e003      	b.n	8003bac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003bb4:	e02a      	b.n	8003c0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2180      	movs	r1, #128	; 0x80
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 faf9 	bl	80041b8 <UART_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e036      	b.n	8003c3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10b      	bne.n	8003bee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003be4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	3302      	adds	r3, #2
 8003bea:	61bb      	str	r3, [r7, #24]
 8003bec:	e007      	b.n	8003bfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	781a      	ldrb	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b01      	subs	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1cf      	bne.n	8003bb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	2140      	movs	r1, #64	; 0x40
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fac9 	bl	80041b8 <UART_WaitOnFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e006      	b.n	8003c3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	e000      	b.n	8003c3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003c3c:	2302      	movs	r3, #2
  }
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b0ba      	sub	sp, #232	; 0xe8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c7e:	f003 030f 	and.w	r3, r3, #15
 8003c82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003c86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10f      	bne.n	8003cae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d009      	beq.n	8003cae <HAL_UART_IRQHandler+0x66>
 8003c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c9e:	f003 0320 	and.w	r3, r3, #32
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fbd3 	bl	8004452 <UART_Receive_IT>
      return;
 8003cac:	e256      	b.n	800415c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003cae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 80de 	beq.w	8003e74 <HAL_UART_IRQHandler+0x22c>
 8003cb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d106      	bne.n	8003cd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 80d1 	beq.w	8003e74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_UART_IRQHandler+0xae>
 8003cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	f043 0201 	orr.w	r2, r3, #1
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00b      	beq.n	8003d1a <HAL_UART_IRQHandler+0xd2>
 8003d02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d005      	beq.n	8003d1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	f043 0202 	orr.w	r2, r3, #2
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00b      	beq.n	8003d3e <HAL_UART_IRQHandler+0xf6>
 8003d26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f043 0204 	orr.w	r2, r3, #4
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d011      	beq.n	8003d6e <HAL_UART_IRQHandler+0x126>
 8003d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d105      	bne.n	8003d62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f043 0208 	orr.w	r2, r3, #8
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f000 81ed 	beq.w	8004152 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d7c:	f003 0320 	and.w	r3, r3, #32
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d008      	beq.n	8003d96 <HAL_UART_IRQHandler+0x14e>
 8003d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d88:	f003 0320 	and.w	r3, r3, #32
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d002      	beq.n	8003d96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 fb5e 	bl	8004452 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da0:	2b40      	cmp	r3, #64	; 0x40
 8003da2:	bf0c      	ite	eq
 8003da4:	2301      	moveq	r3, #1
 8003da6:	2300      	movne	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d103      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x17a>
 8003dba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d04f      	beq.n	8003e62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 fa66 	bl	8004294 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd2:	2b40      	cmp	r3, #64	; 0x40
 8003dd4:	d141      	bne.n	8003e5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	3314      	adds	r3, #20
 8003ddc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003de4:	e853 3f00 	ldrex	r3, [r3]
 8003de8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003dec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003df0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003df4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	3314      	adds	r3, #20
 8003dfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003e02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003e06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003e0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003e1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1d9      	bne.n	8003dd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d013      	beq.n	8003e52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2e:	4a7d      	ldr	r2, [pc, #500]	; (8004024 <HAL_UART_IRQHandler+0x3dc>)
 8003e30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fd fe7e 	bl	8001b38 <HAL_DMA_Abort_IT>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d016      	beq.n	8003e70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e4c:	4610      	mov	r0, r2
 8003e4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e50:	e00e      	b.n	8003e70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f99a 	bl	800418c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e58:	e00a      	b.n	8003e70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 f996 	bl	800418c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e60:	e006      	b.n	8003e70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f992 	bl	800418c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003e6e:	e170      	b.n	8004152 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e70:	bf00      	nop
    return;
 8003e72:	e16e      	b.n	8004152 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	f040 814a 	bne.w	8004112 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e82:	f003 0310 	and.w	r3, r3, #16
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f000 8143 	beq.w	8004112 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e90:	f003 0310 	and.w	r3, r3, #16
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f000 813c 	beq.w	8004112 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60bb      	str	r3, [r7, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eba:	2b40      	cmp	r3, #64	; 0x40
 8003ebc:	f040 80b4 	bne.w	8004028 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ecc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 8140 	beq.w	8004156 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003eda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	f080 8139 	bcs.w	8004156 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003eea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ef6:	f000 8088 	beq.w	800400a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	330c      	adds	r3, #12
 8003f00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f08:	e853 3f00 	ldrex	r3, [r3]
 8003f0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003f10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	330c      	adds	r3, #12
 8003f22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003f26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003f32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003f36:	e841 2300 	strex	r3, r2, [r1]
 8003f3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003f3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1d9      	bne.n	8003efa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	3314      	adds	r3, #20
 8003f4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f50:	e853 3f00 	ldrex	r3, [r3]
 8003f54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3314      	adds	r3, #20
 8003f66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003f6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003f72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f76:	e841 2300 	strex	r3, r2, [r1]
 8003f7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003f7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1e1      	bne.n	8003f46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3314      	adds	r3, #20
 8003f88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f8c:	e853 3f00 	ldrex	r3, [r3]
 8003f90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003f92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3314      	adds	r3, #20
 8003fa2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003fa6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003fa8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003faa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003fac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003fae:	e841 2300 	strex	r3, r2, [r1]
 8003fb2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003fb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1e3      	bne.n	8003f82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	330c      	adds	r3, #12
 8003fce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fd2:	e853 3f00 	ldrex	r3, [r3]
 8003fd6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fda:	f023 0310 	bic.w	r3, r3, #16
 8003fde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	330c      	adds	r3, #12
 8003fe8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003fec:	65ba      	str	r2, [r7, #88]	; 0x58
 8003fee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ff2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ff4:	e841 2300 	strex	r3, r2, [r1]
 8003ff8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003ffa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e3      	bne.n	8003fc8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	4618      	mov	r0, r3
 8004006:	f7fd fd27 	bl	8001a58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004012:	b29b      	uxth	r3, r3
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	b29b      	uxth	r3, r3
 8004018:	4619      	mov	r1, r3
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f8c0 	bl	80041a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004020:	e099      	b.n	8004156 <HAL_UART_IRQHandler+0x50e>
 8004022:	bf00      	nop
 8004024:	0800435b 	.word	0x0800435b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004030:	b29b      	uxth	r3, r3
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 808b 	beq.w	800415a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004044:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 8086 	beq.w	800415a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800405e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004060:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004064:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	330c      	adds	r3, #12
 800406e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004072:	647a      	str	r2, [r7, #68]	; 0x44
 8004074:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800407a:	e841 2300 	strex	r3, r2, [r1]
 800407e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e3      	bne.n	800404e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3314      	adds	r3, #20
 800408c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	623b      	str	r3, [r7, #32]
   return(result);
 8004096:	6a3b      	ldr	r3, [r7, #32]
 8004098:	f023 0301 	bic.w	r3, r3, #1
 800409c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3314      	adds	r3, #20
 80040a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80040aa:	633a      	str	r2, [r7, #48]	; 0x30
 80040ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e3      	bne.n	8004086 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	e853 3f00 	ldrex	r3, [r3]
 80040da:	60fb      	str	r3, [r7, #12]
   return(result);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 0310 	bic.w	r3, r3, #16
 80040e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	330c      	adds	r3, #12
 80040ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80040f0:	61fa      	str	r2, [r7, #28]
 80040f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f4:	69b9      	ldr	r1, [r7, #24]
 80040f6:	69fa      	ldr	r2, [r7, #28]
 80040f8:	e841 2300 	strex	r3, r2, [r1]
 80040fc:	617b      	str	r3, [r7, #20]
   return(result);
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d1e3      	bne.n	80040cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004104:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004108:	4619      	mov	r1, r3
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f848 	bl	80041a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004110:	e023      	b.n	800415a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d009      	beq.n	8004132 <HAL_UART_IRQHandler+0x4ea>
 800411e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f929 	bl	8004382 <UART_Transmit_IT>
    return;
 8004130:	e014      	b.n	800415c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00e      	beq.n	800415c <HAL_UART_IRQHandler+0x514>
 800413e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004146:	2b00      	cmp	r3, #0
 8004148:	d008      	beq.n	800415c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f969 	bl	8004422 <UART_EndTransmit_IT>
    return;
 8004150:	e004      	b.n	800415c <HAL_UART_IRQHandler+0x514>
    return;
 8004152:	bf00      	nop
 8004154:	e002      	b.n	800415c <HAL_UART_IRQHandler+0x514>
      return;
 8004156:	bf00      	nop
 8004158:	e000      	b.n	800415c <HAL_UART_IRQHandler+0x514>
      return;
 800415a:	bf00      	nop
  }
}
 800415c:	37e8      	adds	r7, #232	; 0xe8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop

08004164 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	460b      	mov	r3, r1
 80041aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b090      	sub	sp, #64	; 0x40
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c8:	e050      	b.n	800426c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d0:	d04c      	beq.n	800426c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80041d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d007      	beq.n	80041e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80041d8:	f7fd fb2c 	bl	8001834 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d241      	bcs.n	800426c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f2:	e853 3f00 	ldrex	r3, [r3]
 80041f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	330c      	adds	r3, #12
 8004206:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004208:	637a      	str	r2, [r7, #52]	; 0x34
 800420a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800420e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004210:	e841 2300 	strex	r3, r2, [r1]
 8004214:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1e5      	bne.n	80041e8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3314      	adds	r3, #20
 8004222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	e853 3f00 	ldrex	r3, [r3]
 800422a:	613b      	str	r3, [r7, #16]
   return(result);
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	f023 0301 	bic.w	r3, r3, #1
 8004232:	63bb      	str	r3, [r7, #56]	; 0x38
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3314      	adds	r3, #20
 800423a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800423c:	623a      	str	r2, [r7, #32]
 800423e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	69f9      	ldr	r1, [r7, #28]
 8004242:	6a3a      	ldr	r2, [r7, #32]
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	61bb      	str	r3, [r7, #24]
   return(result);
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e5      	bne.n	800421c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e00f      	b.n	800428c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	4013      	ands	r3, r2
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	429a      	cmp	r2, r3
 800427a:	bf0c      	ite	eq
 800427c:	2301      	moveq	r3, #1
 800427e:	2300      	movne	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	461a      	mov	r2, r3
 8004284:	79fb      	ldrb	r3, [r7, #7]
 8004286:	429a      	cmp	r2, r3
 8004288:	d09f      	beq.n	80041ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3740      	adds	r7, #64	; 0x40
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004294:	b480      	push	{r7}
 8004296:	b095      	sub	sp, #84	; 0x54
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042a6:	e853 3f00 	ldrex	r3, [r3]
 80042aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	330c      	adds	r3, #12
 80042ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042bc:	643a      	str	r2, [r7, #64]	; 0x40
 80042be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80042c4:	e841 2300 	strex	r3, r2, [r1]
 80042c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80042ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1e5      	bne.n	800429c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3314      	adds	r3, #20
 80042d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	e853 3f00 	ldrex	r3, [r3]
 80042de:	61fb      	str	r3, [r7, #28]
   return(result);
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f023 0301 	bic.w	r3, r3, #1
 80042e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3314      	adds	r3, #20
 80042ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042f8:	e841 2300 	strex	r3, r2, [r1]
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1e5      	bne.n	80042d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004308:	2b01      	cmp	r3, #1
 800430a:	d119      	bne.n	8004340 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	330c      	adds	r3, #12
 8004312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	e853 3f00 	ldrex	r3, [r3]
 800431a:	60bb      	str	r3, [r7, #8]
   return(result);
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f023 0310 	bic.w	r3, r3, #16
 8004322:	647b      	str	r3, [r7, #68]	; 0x44
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	330c      	adds	r3, #12
 800432a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800432c:	61ba      	str	r2, [r7, #24]
 800432e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004330:	6979      	ldr	r1, [r7, #20]
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	e841 2300 	strex	r3, r2, [r1]
 8004338:	613b      	str	r3, [r7, #16]
   return(result);
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e5      	bne.n	800430c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800434e:	bf00      	nop
 8004350:	3754      	adds	r7, #84	; 0x54
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b084      	sub	sp, #16
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004366:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f7ff ff09 	bl	800418c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800437a:	bf00      	nop
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004382:	b480      	push	{r7}
 8004384:	b085      	sub	sp, #20
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b21      	cmp	r3, #33	; 0x21
 8004394:	d13e      	bne.n	8004414 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800439e:	d114      	bne.n	80043ca <UART_Transmit_IT+0x48>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d110      	bne.n	80043ca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	1c9a      	adds	r2, r3, #2
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	621a      	str	r2, [r3, #32]
 80043c8:	e008      	b.n	80043dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	1c59      	adds	r1, r3, #1
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6211      	str	r1, [r2, #32]
 80043d4:	781a      	ldrb	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	3b01      	subs	r3, #1
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	4619      	mov	r1, r3
 80043ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10f      	bne.n	8004410 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800440e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e000      	b.n	8004416 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004414:	2302      	movs	r3, #2
  }
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b082      	sub	sp, #8
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004438:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff fe8e 	bl	8004164 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b08c      	sub	sp, #48	; 0x30
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b22      	cmp	r3, #34	; 0x22
 8004464:	f040 80ab 	bne.w	80045be <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004470:	d117      	bne.n	80044a2 <UART_Receive_IT+0x50>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d113      	bne.n	80044a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800447a:	2300      	movs	r3, #0
 800447c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	b29b      	uxth	r3, r3
 800448c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004490:	b29a      	uxth	r2, r3
 8004492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004494:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449a:	1c9a      	adds	r2, r3, #2
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	629a      	str	r2, [r3, #40]	; 0x28
 80044a0:	e026      	b.n	80044f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b4:	d007      	beq.n	80044c6 <UART_Receive_IT+0x74>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10a      	bne.n	80044d4 <UART_Receive_IT+0x82>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d106      	bne.n	80044d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d0:	701a      	strb	r2, [r3, #0]
 80044d2:	e008      	b.n	80044e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	3b01      	subs	r3, #1
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	4619      	mov	r1, r3
 80044fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004500:	2b00      	cmp	r3, #0
 8004502:	d15a      	bne.n	80045ba <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0220 	bic.w	r2, r2, #32
 8004512:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004522:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0201 	bic.w	r2, r2, #1
 8004532:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004540:	2b01      	cmp	r3, #1
 8004542:	d135      	bne.n	80045b0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	330c      	adds	r3, #12
 8004550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	e853 3f00 	ldrex	r3, [r3]
 8004558:	613b      	str	r3, [r7, #16]
   return(result);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f023 0310 	bic.w	r3, r3, #16
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	330c      	adds	r3, #12
 8004568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800456a:	623a      	str	r2, [r7, #32]
 800456c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456e:	69f9      	ldr	r1, [r7, #28]
 8004570:	6a3a      	ldr	r2, [r7, #32]
 8004572:	e841 2300 	strex	r3, r2, [r1]
 8004576:	61bb      	str	r3, [r7, #24]
   return(result);
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1e5      	bne.n	800454a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b10      	cmp	r3, #16
 800458a:	d10a      	bne.n	80045a2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80045a6:	4619      	mov	r1, r3
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7ff fdf9 	bl	80041a0 <HAL_UARTEx_RxEventCallback>
 80045ae:	e002      	b.n	80045b6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7ff fde1 	bl	8004178 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	e002      	b.n	80045c0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e000      	b.n	80045c0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80045be:	2302      	movs	r3, #2
  }
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3730      	adds	r7, #48	; 0x30
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045cc:	b09f      	sub	sp, #124	; 0x7c
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80045dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045de:	68d9      	ldr	r1, [r3, #12]
 80045e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	ea40 0301 	orr.w	r3, r0, r1
 80045e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	431a      	orrs	r2, r3
 80045f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	431a      	orrs	r2, r3
 80045fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	4313      	orrs	r3, r2
 8004600:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800460c:	f021 010c 	bic.w	r1, r1, #12
 8004610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004616:	430b      	orrs	r3, r1
 8004618:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800461a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004626:	6999      	ldr	r1, [r3, #24]
 8004628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	ea40 0301 	orr.w	r3, r0, r1
 8004630:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	4bc5      	ldr	r3, [pc, #788]	; (800494c <UART_SetConfig+0x384>)
 8004638:	429a      	cmp	r2, r3
 800463a:	d004      	beq.n	8004646 <UART_SetConfig+0x7e>
 800463c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	4bc3      	ldr	r3, [pc, #780]	; (8004950 <UART_SetConfig+0x388>)
 8004642:	429a      	cmp	r2, r3
 8004644:	d103      	bne.n	800464e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004646:	f7fd fd4d 	bl	80020e4 <HAL_RCC_GetPCLK2Freq>
 800464a:	6778      	str	r0, [r7, #116]	; 0x74
 800464c:	e002      	b.n	8004654 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800464e:	f7fd fd35 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 8004652:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800465c:	f040 80b6 	bne.w	80047cc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004660:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004662:	461c      	mov	r4, r3
 8004664:	f04f 0500 	mov.w	r5, #0
 8004668:	4622      	mov	r2, r4
 800466a:	462b      	mov	r3, r5
 800466c:	1891      	adds	r1, r2, r2
 800466e:	6439      	str	r1, [r7, #64]	; 0x40
 8004670:	415b      	adcs	r3, r3
 8004672:	647b      	str	r3, [r7, #68]	; 0x44
 8004674:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004678:	1912      	adds	r2, r2, r4
 800467a:	eb45 0303 	adc.w	r3, r5, r3
 800467e:	f04f 0000 	mov.w	r0, #0
 8004682:	f04f 0100 	mov.w	r1, #0
 8004686:	00d9      	lsls	r1, r3, #3
 8004688:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800468c:	00d0      	lsls	r0, r2, #3
 800468e:	4602      	mov	r2, r0
 8004690:	460b      	mov	r3, r1
 8004692:	1911      	adds	r1, r2, r4
 8004694:	6639      	str	r1, [r7, #96]	; 0x60
 8004696:	416b      	adcs	r3, r5
 8004698:	667b      	str	r3, [r7, #100]	; 0x64
 800469a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	461a      	mov	r2, r3
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	1891      	adds	r1, r2, r2
 80046a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80046a8:	415b      	adcs	r3, r3
 80046aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046b0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80046b4:	f7fc fa98 	bl	8000be8 <__aeabi_uldivmod>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	4ba5      	ldr	r3, [pc, #660]	; (8004954 <UART_SetConfig+0x38c>)
 80046be:	fba3 2302 	umull	r2, r3, r3, r2
 80046c2:	095b      	lsrs	r3, r3, #5
 80046c4:	011e      	lsls	r6, r3, #4
 80046c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046c8:	461c      	mov	r4, r3
 80046ca:	f04f 0500 	mov.w	r5, #0
 80046ce:	4622      	mov	r2, r4
 80046d0:	462b      	mov	r3, r5
 80046d2:	1891      	adds	r1, r2, r2
 80046d4:	6339      	str	r1, [r7, #48]	; 0x30
 80046d6:	415b      	adcs	r3, r3
 80046d8:	637b      	str	r3, [r7, #52]	; 0x34
 80046da:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80046de:	1912      	adds	r2, r2, r4
 80046e0:	eb45 0303 	adc.w	r3, r5, r3
 80046e4:	f04f 0000 	mov.w	r0, #0
 80046e8:	f04f 0100 	mov.w	r1, #0
 80046ec:	00d9      	lsls	r1, r3, #3
 80046ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046f2:	00d0      	lsls	r0, r2, #3
 80046f4:	4602      	mov	r2, r0
 80046f6:	460b      	mov	r3, r1
 80046f8:	1911      	adds	r1, r2, r4
 80046fa:	65b9      	str	r1, [r7, #88]	; 0x58
 80046fc:	416b      	adcs	r3, r5
 80046fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	461a      	mov	r2, r3
 8004706:	f04f 0300 	mov.w	r3, #0
 800470a:	1891      	adds	r1, r2, r2
 800470c:	62b9      	str	r1, [r7, #40]	; 0x28
 800470e:	415b      	adcs	r3, r3
 8004710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004716:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800471a:	f7fc fa65 	bl	8000be8 <__aeabi_uldivmod>
 800471e:	4602      	mov	r2, r0
 8004720:	460b      	mov	r3, r1
 8004722:	4b8c      	ldr	r3, [pc, #560]	; (8004954 <UART_SetConfig+0x38c>)
 8004724:	fba3 1302 	umull	r1, r3, r3, r2
 8004728:	095b      	lsrs	r3, r3, #5
 800472a:	2164      	movs	r1, #100	; 0x64
 800472c:	fb01 f303 	mul.w	r3, r1, r3
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	00db      	lsls	r3, r3, #3
 8004734:	3332      	adds	r3, #50	; 0x32
 8004736:	4a87      	ldr	r2, [pc, #540]	; (8004954 <UART_SetConfig+0x38c>)
 8004738:	fba2 2303 	umull	r2, r3, r2, r3
 800473c:	095b      	lsrs	r3, r3, #5
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004744:	441e      	add	r6, r3
 8004746:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004748:	4618      	mov	r0, r3
 800474a:	f04f 0100 	mov.w	r1, #0
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	1894      	adds	r4, r2, r2
 8004754:	623c      	str	r4, [r7, #32]
 8004756:	415b      	adcs	r3, r3
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
 800475a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800475e:	1812      	adds	r2, r2, r0
 8004760:	eb41 0303 	adc.w	r3, r1, r3
 8004764:	f04f 0400 	mov.w	r4, #0
 8004768:	f04f 0500 	mov.w	r5, #0
 800476c:	00dd      	lsls	r5, r3, #3
 800476e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004772:	00d4      	lsls	r4, r2, #3
 8004774:	4622      	mov	r2, r4
 8004776:	462b      	mov	r3, r5
 8004778:	1814      	adds	r4, r2, r0
 800477a:	653c      	str	r4, [r7, #80]	; 0x50
 800477c:	414b      	adcs	r3, r1
 800477e:	657b      	str	r3, [r7, #84]	; 0x54
 8004780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	461a      	mov	r2, r3
 8004786:	f04f 0300 	mov.w	r3, #0
 800478a:	1891      	adds	r1, r2, r2
 800478c:	61b9      	str	r1, [r7, #24]
 800478e:	415b      	adcs	r3, r3
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004796:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800479a:	f7fc fa25 	bl	8000be8 <__aeabi_uldivmod>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	4b6c      	ldr	r3, [pc, #432]	; (8004954 <UART_SetConfig+0x38c>)
 80047a4:	fba3 1302 	umull	r1, r3, r3, r2
 80047a8:	095b      	lsrs	r3, r3, #5
 80047aa:	2164      	movs	r1, #100	; 0x64
 80047ac:	fb01 f303 	mul.w	r3, r1, r3
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	3332      	adds	r3, #50	; 0x32
 80047b6:	4a67      	ldr	r2, [pc, #412]	; (8004954 <UART_SetConfig+0x38c>)
 80047b8:	fba2 2303 	umull	r2, r3, r2, r3
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	f003 0207 	and.w	r2, r3, #7
 80047c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4432      	add	r2, r6
 80047c8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047ca:	e0b9      	b.n	8004940 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047ce:	461c      	mov	r4, r3
 80047d0:	f04f 0500 	mov.w	r5, #0
 80047d4:	4622      	mov	r2, r4
 80047d6:	462b      	mov	r3, r5
 80047d8:	1891      	adds	r1, r2, r2
 80047da:	6139      	str	r1, [r7, #16]
 80047dc:	415b      	adcs	r3, r3
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80047e4:	1912      	adds	r2, r2, r4
 80047e6:	eb45 0303 	adc.w	r3, r5, r3
 80047ea:	f04f 0000 	mov.w	r0, #0
 80047ee:	f04f 0100 	mov.w	r1, #0
 80047f2:	00d9      	lsls	r1, r3, #3
 80047f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047f8:	00d0      	lsls	r0, r2, #3
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	eb12 0804 	adds.w	r8, r2, r4
 8004802:	eb43 0905 	adc.w	r9, r3, r5
 8004806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4618      	mov	r0, r3
 800480c:	f04f 0100 	mov.w	r1, #0
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	008b      	lsls	r3, r1, #2
 800481a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800481e:	0082      	lsls	r2, r0, #2
 8004820:	4640      	mov	r0, r8
 8004822:	4649      	mov	r1, r9
 8004824:	f7fc f9e0 	bl	8000be8 <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4b49      	ldr	r3, [pc, #292]	; (8004954 <UART_SetConfig+0x38c>)
 800482e:	fba3 2302 	umull	r2, r3, r3, r2
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	011e      	lsls	r6, r3, #4
 8004836:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004838:	4618      	mov	r0, r3
 800483a:	f04f 0100 	mov.w	r1, #0
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	1894      	adds	r4, r2, r2
 8004844:	60bc      	str	r4, [r7, #8]
 8004846:	415b      	adcs	r3, r3
 8004848:	60fb      	str	r3, [r7, #12]
 800484a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800484e:	1812      	adds	r2, r2, r0
 8004850:	eb41 0303 	adc.w	r3, r1, r3
 8004854:	f04f 0400 	mov.w	r4, #0
 8004858:	f04f 0500 	mov.w	r5, #0
 800485c:	00dd      	lsls	r5, r3, #3
 800485e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004862:	00d4      	lsls	r4, r2, #3
 8004864:	4622      	mov	r2, r4
 8004866:	462b      	mov	r3, r5
 8004868:	1814      	adds	r4, r2, r0
 800486a:	64bc      	str	r4, [r7, #72]	; 0x48
 800486c:	414b      	adcs	r3, r1
 800486e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	4618      	mov	r0, r3
 8004876:	f04f 0100 	mov.w	r1, #0
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	008b      	lsls	r3, r1, #2
 8004884:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004888:	0082      	lsls	r2, r0, #2
 800488a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800488e:	f7fc f9ab 	bl	8000be8 <__aeabi_uldivmod>
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	4b2f      	ldr	r3, [pc, #188]	; (8004954 <UART_SetConfig+0x38c>)
 8004898:	fba3 1302 	umull	r1, r3, r3, r2
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	2164      	movs	r1, #100	; 0x64
 80048a0:	fb01 f303 	mul.w	r3, r1, r3
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	3332      	adds	r3, #50	; 0x32
 80048aa:	4a2a      	ldr	r2, [pc, #168]	; (8004954 <UART_SetConfig+0x38c>)
 80048ac:	fba2 2303 	umull	r2, r3, r2, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048b6:	441e      	add	r6, r3
 80048b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ba:	4618      	mov	r0, r3
 80048bc:	f04f 0100 	mov.w	r1, #0
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	1894      	adds	r4, r2, r2
 80048c6:	603c      	str	r4, [r7, #0]
 80048c8:	415b      	adcs	r3, r3
 80048ca:	607b      	str	r3, [r7, #4]
 80048cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048d0:	1812      	adds	r2, r2, r0
 80048d2:	eb41 0303 	adc.w	r3, r1, r3
 80048d6:	f04f 0400 	mov.w	r4, #0
 80048da:	f04f 0500 	mov.w	r5, #0
 80048de:	00dd      	lsls	r5, r3, #3
 80048e0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048e4:	00d4      	lsls	r4, r2, #3
 80048e6:	4622      	mov	r2, r4
 80048e8:	462b      	mov	r3, r5
 80048ea:	eb12 0a00 	adds.w	sl, r2, r0
 80048ee:	eb43 0b01 	adc.w	fp, r3, r1
 80048f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f04f 0100 	mov.w	r1, #0
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	008b      	lsls	r3, r1, #2
 8004906:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800490a:	0082      	lsls	r2, r0, #2
 800490c:	4650      	mov	r0, sl
 800490e:	4659      	mov	r1, fp
 8004910:	f7fc f96a 	bl	8000be8 <__aeabi_uldivmod>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	4b0e      	ldr	r3, [pc, #56]	; (8004954 <UART_SetConfig+0x38c>)
 800491a:	fba3 1302 	umull	r1, r3, r3, r2
 800491e:	095b      	lsrs	r3, r3, #5
 8004920:	2164      	movs	r1, #100	; 0x64
 8004922:	fb01 f303 	mul.w	r3, r1, r3
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	3332      	adds	r3, #50	; 0x32
 800492c:	4a09      	ldr	r2, [pc, #36]	; (8004954 <UART_SetConfig+0x38c>)
 800492e:	fba2 2303 	umull	r2, r3, r2, r3
 8004932:	095b      	lsrs	r3, r3, #5
 8004934:	f003 020f 	and.w	r2, r3, #15
 8004938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4432      	add	r2, r6
 800493e:	609a      	str	r2, [r3, #8]
}
 8004940:	bf00      	nop
 8004942:	377c      	adds	r7, #124	; 0x7c
 8004944:	46bd      	mov	sp, r7
 8004946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494a:	bf00      	nop
 800494c:	40011000 	.word	0x40011000
 8004950:	40011400 	.word	0x40011400
 8004954:	51eb851f 	.word	0x51eb851f

08004958 <__NVIC_SetPriority>:
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	6039      	str	r1, [r7, #0]
 8004962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004968:	2b00      	cmp	r3, #0
 800496a:	db0a      	blt.n	8004982 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	b2da      	uxtb	r2, r3
 8004970:	490c      	ldr	r1, [pc, #48]	; (80049a4 <__NVIC_SetPriority+0x4c>)
 8004972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004976:	0112      	lsls	r2, r2, #4
 8004978:	b2d2      	uxtb	r2, r2
 800497a:	440b      	add	r3, r1
 800497c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004980:	e00a      	b.n	8004998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	b2da      	uxtb	r2, r3
 8004986:	4908      	ldr	r1, [pc, #32]	; (80049a8 <__NVIC_SetPriority+0x50>)
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	f003 030f 	and.w	r3, r3, #15
 800498e:	3b04      	subs	r3, #4
 8004990:	0112      	lsls	r2, r2, #4
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	440b      	add	r3, r1
 8004996:	761a      	strb	r2, [r3, #24]
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr
 80049a4:	e000e100 	.word	0xe000e100
 80049a8:	e000ed00 	.word	0xe000ed00

080049ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <SysTick_Handler+0x1c>)
 80049b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80049b4:	f001 fcfe 	bl	80063b4 <xTaskGetSchedulerState>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d001      	beq.n	80049c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80049be:	f002 fae3 	bl	8006f88 <xPortSysTickHandler>
  }
}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	e000e010 	.word	0xe000e010

080049cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80049d0:	2100      	movs	r1, #0
 80049d2:	f06f 0004 	mvn.w	r0, #4
 80049d6:	f7ff ffbf 	bl	8004958 <__NVIC_SetPriority>
#endif
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
	...

080049e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049e6:	f3ef 8305 	mrs	r3, IPSR
 80049ea:	603b      	str	r3, [r7, #0]
  return(result);
 80049ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80049f2:	f06f 0305 	mvn.w	r3, #5
 80049f6:	607b      	str	r3, [r7, #4]
 80049f8:	e00c      	b.n	8004a14 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80049fa:	4b0a      	ldr	r3, [pc, #40]	; (8004a24 <osKernelInitialize+0x44>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d105      	bne.n	8004a0e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a02:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <osKernelInitialize+0x44>)
 8004a04:	2201      	movs	r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	607b      	str	r3, [r7, #4]
 8004a0c:	e002      	b.n	8004a14 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a14:	687b      	ldr	r3, [r7, #4]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	2000021c 	.word	0x2000021c

08004a28 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a2e:	f3ef 8305 	mrs	r3, IPSR
 8004a32:	603b      	str	r3, [r7, #0]
  return(result);
 8004a34:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004a3a:	f06f 0305 	mvn.w	r3, #5
 8004a3e:	607b      	str	r3, [r7, #4]
 8004a40:	e010      	b.n	8004a64 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004a42:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <osKernelStart+0x48>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d109      	bne.n	8004a5e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004a4a:	f7ff ffbf 	bl	80049cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004a4e:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <osKernelStart+0x48>)
 8004a50:	2202      	movs	r2, #2
 8004a52:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004a54:	f001 f866 	bl	8005b24 <vTaskStartScheduler>
      stat = osOK;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	607b      	str	r3, [r7, #4]
 8004a5c:	e002      	b.n	8004a64 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a64:	687b      	ldr	r3, [r7, #4]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	2000021c 	.word	0x2000021c

08004a74 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b08e      	sub	sp, #56	; 0x38
 8004a78:	af04      	add	r7, sp, #16
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a84:	f3ef 8305 	mrs	r3, IPSR
 8004a88:	617b      	str	r3, [r7, #20]
  return(result);
 8004a8a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d17e      	bne.n	8004b8e <osThreadNew+0x11a>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d07b      	beq.n	8004b8e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004a96:	2380      	movs	r3, #128	; 0x80
 8004a98:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004a9a:	2318      	movs	r3, #24
 8004a9c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d045      	beq.n	8004b3a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <osThreadNew+0x48>
        name = attr->name;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d002      	beq.n	8004aca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d008      	beq.n	8004ae2 <osThreadNew+0x6e>
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	2b38      	cmp	r3, #56	; 0x38
 8004ad4:	d805      	bhi.n	8004ae2 <osThreadNew+0x6e>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <osThreadNew+0x72>
        return (NULL);
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e054      	b.n	8004b90 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	089b      	lsrs	r3, r3, #2
 8004af4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00e      	beq.n	8004b1c <osThreadNew+0xa8>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	2b5b      	cmp	r3, #91	; 0x5b
 8004b04:	d90a      	bls.n	8004b1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d006      	beq.n	8004b1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <osThreadNew+0xa8>
        mem = 1;
 8004b16:	2301      	movs	r3, #1
 8004b18:	61bb      	str	r3, [r7, #24]
 8004b1a:	e010      	b.n	8004b3e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10c      	bne.n	8004b3e <osThreadNew+0xca>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d108      	bne.n	8004b3e <osThreadNew+0xca>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d104      	bne.n	8004b3e <osThreadNew+0xca>
          mem = 0;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61bb      	str	r3, [r7, #24]
 8004b38:	e001      	b.n	8004b3e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d110      	bne.n	8004b66 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b4c:	9202      	str	r2, [sp, #8]
 8004b4e:	9301      	str	r3, [sp, #4]
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	6a3a      	ldr	r2, [r7, #32]
 8004b58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 fe0c 	bl	8005778 <xTaskCreateStatic>
 8004b60:	4603      	mov	r3, r0
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	e013      	b.n	8004b8e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d110      	bne.n	8004b8e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	f107 0310 	add.w	r3, r7, #16
 8004b74:	9301      	str	r3, [sp, #4]
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 fe57 	bl	8005832 <xTaskCreate>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d001      	beq.n	8004b8e <osThreadNew+0x11a>
            hTask = NULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b8e:	693b      	ldr	r3, [r7, #16]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3728      	adds	r7, #40	; 0x28
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ba0:	f3ef 8305 	mrs	r3, IPSR
 8004ba4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ba6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <osDelay+0x1c>
    stat = osErrorISR;
 8004bac:	f06f 0305 	mvn.w	r3, #5
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e007      	b.n	8004bc4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 ff7c 	bl	8005abc <vTaskDelay>
    }
  }

  return (stat);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4a07      	ldr	r2, [pc, #28]	; (8004bfc <vApplicationGetIdleTaskMemory+0x2c>)
 8004be0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	4a06      	ldr	r2, [pc, #24]	; (8004c00 <vApplicationGetIdleTaskMemory+0x30>)
 8004be6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2280      	movs	r2, #128	; 0x80
 8004bec:	601a      	str	r2, [r3, #0]
}
 8004bee:	bf00      	nop
 8004bf0:	3714      	adds	r7, #20
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	20000220 	.word	0x20000220
 8004c00:	2000027c 	.word	0x2000027c

08004c04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	4a07      	ldr	r2, [pc, #28]	; (8004c30 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4a06      	ldr	r2, [pc, #24]	; (8004c34 <vApplicationGetTimerTaskMemory+0x30>)
 8004c1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c22:	601a      	str	r2, [r3, #0]
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	2000047c 	.word	0x2000047c
 8004c34:	200004d8 	.word	0x200004d8

08004c38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f103 0208 	add.w	r2, r3, #8
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f103 0208 	add.w	r2, r3, #8
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f103 0208 	add.w	r2, r3, #8
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c92:	b480      	push	{r7}
 8004c94:	b085      	sub	sp, #20
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	601a      	str	r2, [r3, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr

08004cda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b085      	sub	sp, #20
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf0:	d103      	bne.n	8004cfa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	e00c      	b.n	8004d14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3308      	adds	r3, #8
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	e002      	b.n	8004d08 <vListInsert+0x2e>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d2f6      	bcs.n	8004d02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	601a      	str	r2, [r3, #0]
}
 8004d40:	bf00      	nop
 8004d42:	3714      	adds	r7, #20
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6892      	ldr	r2, [r2, #8]
 8004d62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6852      	ldr	r2, [r2, #4]
 8004d6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d103      	bne.n	8004d80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	1e5a      	subs	r2, r3, #1
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10a      	bne.n	8004dca <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004dc6:	bf00      	nop
 8004dc8:	e7fe      	b.n	8004dc8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004dca:	f002 f84b 	bl	8006e64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd6:	68f9      	ldr	r1, [r7, #12]
 8004dd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dda:	fb01 f303 	mul.w	r3, r1, r3
 8004dde:	441a      	add	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	68f9      	ldr	r1, [r7, #12]
 8004dfe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e00:	fb01 f303 	mul.w	r3, r1, r3
 8004e04:	441a      	add	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	22ff      	movs	r2, #255	; 0xff
 8004e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	22ff      	movs	r2, #255	; 0xff
 8004e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d114      	bne.n	8004e4a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01a      	beq.n	8004e5e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	3310      	adds	r3, #16
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f001 f903 	bl	8006038 <xTaskRemoveFromEventList>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d012      	beq.n	8004e5e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e38:	4b0c      	ldr	r3, [pc, #48]	; (8004e6c <xQueueGenericReset+0xcc>)
 8004e3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	f3bf 8f6f 	isb	sy
 8004e48:	e009      	b.n	8004e5e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	3310      	adds	r3, #16
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7ff fef2 	bl	8004c38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3324      	adds	r3, #36	; 0x24
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f7ff feed 	bl	8004c38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e5e:	f002 f831 	bl	8006ec4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e62:	2301      	movs	r3, #1
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	e000ed04 	.word	0xe000ed04

08004e70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08e      	sub	sp, #56	; 0x38
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
 8004e7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10a      	bne.n	8004e9a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e96:	bf00      	nop
 8004e98:	e7fe      	b.n	8004e98 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10a      	bne.n	8004eb6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea4:	f383 8811 	msr	BASEPRI, r3
 8004ea8:	f3bf 8f6f 	isb	sy
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004eb2:	bf00      	nop
 8004eb4:	e7fe      	b.n	8004eb4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <xQueueGenericCreateStatic+0x52>
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <xQueueGenericCreateStatic+0x56>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <xQueueGenericCreateStatic+0x58>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	623b      	str	r3, [r7, #32]
}
 8004ede:	bf00      	nop
 8004ee0:	e7fe      	b.n	8004ee0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d102      	bne.n	8004eee <xQueueGenericCreateStatic+0x7e>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <xQueueGenericCreateStatic+0x82>
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e000      	b.n	8004ef4 <xQueueGenericCreateStatic+0x84>
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10a      	bne.n	8004f0e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	61fb      	str	r3, [r7, #28]
}
 8004f0a:	bf00      	nop
 8004f0c:	e7fe      	b.n	8004f0c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f0e:	2350      	movs	r3, #80	; 0x50
 8004f10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2b50      	cmp	r3, #80	; 0x50
 8004f16:	d00a      	beq.n	8004f2e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1c:	f383 8811 	msr	BASEPRI, r3
 8004f20:	f3bf 8f6f 	isb	sy
 8004f24:	f3bf 8f4f 	dsb	sy
 8004f28:	61bb      	str	r3, [r7, #24]
}
 8004f2a:	bf00      	nop
 8004f2c:	e7fe      	b.n	8004f2c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f2e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00d      	beq.n	8004f56 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f42:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	68b9      	ldr	r1, [r7, #8]
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f805 	bl	8004f60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3730      	adds	r7, #48	; 0x30
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d103      	bne.n	8004f7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e002      	b.n	8004f82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	68ba      	ldr	r2, [r7, #8]
 8004f8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f8e:	2101      	movs	r1, #1
 8004f90:	69b8      	ldr	r0, [r7, #24]
 8004f92:	f7ff ff05 	bl	8004da0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	78fa      	ldrb	r2, [r7, #3]
 8004f9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08e      	sub	sp, #56	; 0x38
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10a      	bne.n	8004fda <xQueueGenericSend+0x32>
	__asm volatile
 8004fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc8:	f383 8811 	msr	BASEPRI, r3
 8004fcc:	f3bf 8f6f 	isb	sy
 8004fd0:	f3bf 8f4f 	dsb	sy
 8004fd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004fd6:	bf00      	nop
 8004fd8:	e7fe      	b.n	8004fd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <xQueueGenericSend+0x40>
 8004fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <xQueueGenericSend+0x44>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <xQueueGenericSend+0x46>
 8004fec:	2300      	movs	r3, #0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10a      	bne.n	8005008 <xQueueGenericSend+0x60>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005004:	bf00      	nop
 8005006:	e7fe      	b.n	8005006 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b02      	cmp	r3, #2
 800500c:	d103      	bne.n	8005016 <xQueueGenericSend+0x6e>
 800500e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <xQueueGenericSend+0x72>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <xQueueGenericSend+0x74>
 800501a:	2300      	movs	r3, #0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <xQueueGenericSend+0x8e>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	623b      	str	r3, [r7, #32]
}
 8005032:	bf00      	nop
 8005034:	e7fe      	b.n	8005034 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005036:	f001 f9bd 	bl	80063b4 <xTaskGetSchedulerState>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d102      	bne.n	8005046 <xQueueGenericSend+0x9e>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <xQueueGenericSend+0xa2>
 8005046:	2301      	movs	r3, #1
 8005048:	e000      	b.n	800504c <xQueueGenericSend+0xa4>
 800504a:	2300      	movs	r3, #0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10a      	bne.n	8005066 <xQueueGenericSend+0xbe>
	__asm volatile
 8005050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005054:	f383 8811 	msr	BASEPRI, r3
 8005058:	f3bf 8f6f 	isb	sy
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	61fb      	str	r3, [r7, #28]
}
 8005062:	bf00      	nop
 8005064:	e7fe      	b.n	8005064 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005066:	f001 fefd 	bl	8006e64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800506a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800506c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800506e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005072:	429a      	cmp	r2, r3
 8005074:	d302      	bcc.n	800507c <xQueueGenericSend+0xd4>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b02      	cmp	r3, #2
 800507a:	d129      	bne.n	80050d0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	68b9      	ldr	r1, [r7, #8]
 8005080:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005082:	f000 fa0b 	bl	800549c <prvCopyDataToQueue>
 8005086:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508c:	2b00      	cmp	r3, #0
 800508e:	d010      	beq.n	80050b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005092:	3324      	adds	r3, #36	; 0x24
 8005094:	4618      	mov	r0, r3
 8005096:	f000 ffcf 	bl	8006038 <xTaskRemoveFromEventList>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d013      	beq.n	80050c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050a0:	4b3f      	ldr	r3, [pc, #252]	; (80051a0 <xQueueGenericSend+0x1f8>)
 80050a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	e00a      	b.n	80050c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d007      	beq.n	80050c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050b8:	4b39      	ldr	r3, [pc, #228]	; (80051a0 <xQueueGenericSend+0x1f8>)
 80050ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050c8:	f001 fefc 	bl	8006ec4 <vPortExitCritical>
				return pdPASS;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e063      	b.n	8005198 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d103      	bne.n	80050de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050d6:	f001 fef5 	bl	8006ec4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050da:	2300      	movs	r3, #0
 80050dc:	e05c      	b.n	8005198 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050e4:	f107 0314 	add.w	r3, r7, #20
 80050e8:	4618      	mov	r0, r3
 80050ea:	f001 f809 	bl	8006100 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050ee:	2301      	movs	r3, #1
 80050f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050f2:	f001 fee7 	bl	8006ec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050f6:	f000 fd7b 	bl	8005bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050fa:	f001 feb3 	bl	8006e64 <vPortEnterCritical>
 80050fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005100:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005104:	b25b      	sxtb	r3, r3
 8005106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510a:	d103      	bne.n	8005114 <xQueueGenericSend+0x16c>
 800510c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005116:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800511a:	b25b      	sxtb	r3, r3
 800511c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005120:	d103      	bne.n	800512a <xQueueGenericSend+0x182>
 8005122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800512a:	f001 fecb 	bl	8006ec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800512e:	1d3a      	adds	r2, r7, #4
 8005130:	f107 0314 	add.w	r3, r7, #20
 8005134:	4611      	mov	r1, r2
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fff8 	bl	800612c <xTaskCheckForTimeOut>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d124      	bne.n	800518c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005142:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005144:	f000 faa2 	bl	800568c <prvIsQueueFull>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d018      	beq.n	8005180 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800514e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005150:	3310      	adds	r3, #16
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	4611      	mov	r1, r2
 8005156:	4618      	mov	r0, r3
 8005158:	f000 ff1e 	bl	8005f98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800515c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800515e:	f000 fa2d 	bl	80055bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005162:	f000 fd53 	bl	8005c0c <xTaskResumeAll>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	f47f af7c 	bne.w	8005066 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800516e:	4b0c      	ldr	r3, [pc, #48]	; (80051a0 <xQueueGenericSend+0x1f8>)
 8005170:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	e772      	b.n	8005066 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005180:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005182:	f000 fa1b 	bl	80055bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005186:	f000 fd41 	bl	8005c0c <xTaskResumeAll>
 800518a:	e76c      	b.n	8005066 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800518c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800518e:	f000 fa15 	bl	80055bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005192:	f000 fd3b 	bl	8005c0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005196:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005198:	4618      	mov	r0, r3
 800519a:	3738      	adds	r7, #56	; 0x38
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	e000ed04 	.word	0xe000ed04

080051a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b090      	sub	sp, #64	; 0x40
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
 80051b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80051b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10a      	bne.n	80051d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80051bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c0:	f383 8811 	msr	BASEPRI, r3
 80051c4:	f3bf 8f6f 	isb	sy
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051ce:	bf00      	nop
 80051d0:	e7fe      	b.n	80051d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d103      	bne.n	80051e0 <xQueueGenericSendFromISR+0x3c>
 80051d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d101      	bne.n	80051e4 <xQueueGenericSendFromISR+0x40>
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <xQueueGenericSendFromISR+0x42>
 80051e4:	2300      	movs	r3, #0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10a      	bne.n	8005200 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80051ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ee:	f383 8811 	msr	BASEPRI, r3
 80051f2:	f3bf 8f6f 	isb	sy
 80051f6:	f3bf 8f4f 	dsb	sy
 80051fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051fc:	bf00      	nop
 80051fe:	e7fe      	b.n	80051fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	2b02      	cmp	r3, #2
 8005204:	d103      	bne.n	800520e <xQueueGenericSendFromISR+0x6a>
 8005206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <xQueueGenericSendFromISR+0x6e>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <xQueueGenericSendFromISR+0x70>
 8005212:	2300      	movs	r3, #0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10a      	bne.n	800522e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	623b      	str	r3, [r7, #32]
}
 800522a:	bf00      	nop
 800522c:	e7fe      	b.n	800522c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800522e:	f001 fefb 	bl	8007028 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005232:	f3ef 8211 	mrs	r2, BASEPRI
 8005236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523a:	f383 8811 	msr	BASEPRI, r3
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	61fa      	str	r2, [r7, #28]
 8005248:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800524a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800524c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800524e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005256:	429a      	cmp	r2, r3
 8005258:	d302      	bcc.n	8005260 <xQueueGenericSendFromISR+0xbc>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d12f      	bne.n	80052c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005262:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800526a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005276:	f000 f911 	bl	800549c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800527a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800527e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005282:	d112      	bne.n	80052aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	2b00      	cmp	r3, #0
 800528a:	d016      	beq.n	80052ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800528c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528e:	3324      	adds	r3, #36	; 0x24
 8005290:	4618      	mov	r0, r3
 8005292:	f000 fed1 	bl	8006038 <xTaskRemoveFromEventList>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00e      	beq.n	80052ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00b      	beq.n	80052ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	601a      	str	r2, [r3, #0]
 80052a8:	e007      	b.n	80052ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80052aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80052ae:	3301      	adds	r3, #1
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	b25a      	sxtb	r2, r3
 80052b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80052ba:	2301      	movs	r3, #1
 80052bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80052be:	e001      	b.n	80052c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80052c0:	2300      	movs	r3, #0
 80052c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3740      	adds	r7, #64	; 0x40
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08c      	sub	sp, #48	; 0x30
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80052e8:	2300      	movs	r3, #0
 80052ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <xQueueReceive+0x30>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	623b      	str	r3, [r7, #32]
}
 8005308:	bf00      	nop
 800530a:	e7fe      	b.n	800530a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d103      	bne.n	800531a <xQueueReceive+0x3e>
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <xQueueReceive+0x42>
 800531a:	2301      	movs	r3, #1
 800531c:	e000      	b.n	8005320 <xQueueReceive+0x44>
 800531e:	2300      	movs	r3, #0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10a      	bne.n	800533a <xQueueReceive+0x5e>
	__asm volatile
 8005324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005328:	f383 8811 	msr	BASEPRI, r3
 800532c:	f3bf 8f6f 	isb	sy
 8005330:	f3bf 8f4f 	dsb	sy
 8005334:	61fb      	str	r3, [r7, #28]
}
 8005336:	bf00      	nop
 8005338:	e7fe      	b.n	8005338 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800533a:	f001 f83b 	bl	80063b4 <xTaskGetSchedulerState>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d102      	bne.n	800534a <xQueueReceive+0x6e>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <xQueueReceive+0x72>
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <xQueueReceive+0x74>
 800534e:	2300      	movs	r3, #0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10a      	bne.n	800536a <xQueueReceive+0x8e>
	__asm volatile
 8005354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005358:	f383 8811 	msr	BASEPRI, r3
 800535c:	f3bf 8f6f 	isb	sy
 8005360:	f3bf 8f4f 	dsb	sy
 8005364:	61bb      	str	r3, [r7, #24]
}
 8005366:	bf00      	nop
 8005368:	e7fe      	b.n	8005368 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800536a:	f001 fd7b 	bl	8006e64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800536e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005372:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	2b00      	cmp	r3, #0
 8005378:	d01f      	beq.n	80053ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800537a:	68b9      	ldr	r1, [r7, #8]
 800537c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800537e:	f000 f8f7 	bl	8005570 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005384:	1e5a      	subs	r2, r3, #1
 8005386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005388:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00f      	beq.n	80053b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005394:	3310      	adds	r3, #16
 8005396:	4618      	mov	r0, r3
 8005398:	f000 fe4e 	bl	8006038 <xTaskRemoveFromEventList>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d007      	beq.n	80053b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053a2:	4b3d      	ldr	r3, [pc, #244]	; (8005498 <xQueueReceive+0x1bc>)
 80053a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053b2:	f001 fd87 	bl	8006ec4 <vPortExitCritical>
				return pdPASS;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e069      	b.n	800548e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d103      	bne.n	80053c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053c0:	f001 fd80 	bl	8006ec4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053c4:	2300      	movs	r3, #0
 80053c6:	e062      	b.n	800548e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d106      	bne.n	80053dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053ce:	f107 0310 	add.w	r3, r7, #16
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 fe94 	bl	8006100 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053d8:	2301      	movs	r3, #1
 80053da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053dc:	f001 fd72 	bl	8006ec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053e0:	f000 fc06 	bl	8005bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053e4:	f001 fd3e 	bl	8006e64 <vPortEnterCritical>
 80053e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053ee:	b25b      	sxtb	r3, r3
 80053f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f4:	d103      	bne.n	80053fe <xQueueReceive+0x122>
 80053f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005400:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005404:	b25b      	sxtb	r3, r3
 8005406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800540a:	d103      	bne.n	8005414 <xQueueReceive+0x138>
 800540c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005414:	f001 fd56 	bl	8006ec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005418:	1d3a      	adds	r2, r7, #4
 800541a:	f107 0310 	add.w	r3, r7, #16
 800541e:	4611      	mov	r1, r2
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fe83 	bl	800612c <xTaskCheckForTimeOut>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d123      	bne.n	8005474 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800542c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800542e:	f000 f917 	bl	8005660 <prvIsQueueEmpty>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d017      	beq.n	8005468 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543a:	3324      	adds	r3, #36	; 0x24
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	4611      	mov	r1, r2
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fda9 	bl	8005f98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005448:	f000 f8b8 	bl	80055bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800544c:	f000 fbde 	bl	8005c0c <xTaskResumeAll>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d189      	bne.n	800536a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005456:	4b10      	ldr	r3, [pc, #64]	; (8005498 <xQueueReceive+0x1bc>)
 8005458:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	f3bf 8f6f 	isb	sy
 8005466:	e780      	b.n	800536a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005468:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800546a:	f000 f8a7 	bl	80055bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800546e:	f000 fbcd 	bl	8005c0c <xTaskResumeAll>
 8005472:	e77a      	b.n	800536a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005474:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005476:	f000 f8a1 	bl	80055bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800547a:	f000 fbc7 	bl	8005c0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800547e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005480:	f000 f8ee 	bl	8005660 <prvIsQueueEmpty>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	f43f af6f 	beq.w	800536a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800548c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800548e:	4618      	mov	r0, r3
 8005490:	3730      	adds	r7, #48	; 0x30
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	e000ed04 	.word	0xe000ed04

0800549c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054a8:	2300      	movs	r3, #0
 80054aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d14d      	bne.n	800555e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 ff92 	bl	80063f0 <xTaskPriorityDisinherit>
 80054cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	609a      	str	r2, [r3, #8]
 80054d4:	e043      	b.n	800555e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d119      	bne.n	8005510 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6858      	ldr	r0, [r3, #4]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e4:	461a      	mov	r2, r3
 80054e6:	68b9      	ldr	r1, [r7, #8]
 80054e8:	f001 fff2 	bl	80074d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f4:	441a      	add	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	429a      	cmp	r2, r3
 8005504:	d32b      	bcc.n	800555e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	605a      	str	r2, [r3, #4]
 800550e:	e026      	b.n	800555e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	68d8      	ldr	r0, [r3, #12]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005518:	461a      	mov	r2, r3
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	f001 ffd8 	bl	80074d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	68da      	ldr	r2, [r3, #12]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005528:	425b      	negs	r3, r3
 800552a:	441a      	add	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d207      	bcs.n	800554c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005544:	425b      	negs	r3, r3
 8005546:	441a      	add	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b02      	cmp	r3, #2
 8005550:	d105      	bne.n	800555e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	3b01      	subs	r3, #1
 800555c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	1c5a      	adds	r2, r3, #1
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005566:	697b      	ldr	r3, [r7, #20]
}
 8005568:	4618      	mov	r0, r3
 800556a:	3718      	adds	r7, #24
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557e:	2b00      	cmp	r3, #0
 8005580:	d018      	beq.n	80055b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558a:	441a      	add	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68da      	ldr	r2, [r3, #12]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	429a      	cmp	r2, r3
 800559a:	d303      	bcc.n	80055a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68d9      	ldr	r1, [r3, #12]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ac:	461a      	mov	r2, r3
 80055ae:	6838      	ldr	r0, [r7, #0]
 80055b0:	f001 ff8e 	bl	80074d0 <memcpy>
	}
}
 80055b4:	bf00      	nop
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055c4:	f001 fc4e 	bl	8006e64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055d0:	e011      	b.n	80055f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d012      	beq.n	8005600 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3324      	adds	r3, #36	; 0x24
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 fd2a 	bl	8006038 <xTaskRemoveFromEventList>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055ea:	f000 fe01 	bl	80061f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	dce9      	bgt.n	80055d2 <prvUnlockQueue+0x16>
 80055fe:	e000      	b.n	8005602 <prvUnlockQueue+0x46>
					break;
 8005600:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	22ff      	movs	r2, #255	; 0xff
 8005606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800560a:	f001 fc5b 	bl	8006ec4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800560e:	f001 fc29 	bl	8006e64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005618:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800561a:	e011      	b.n	8005640 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d012      	beq.n	800564a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	3310      	adds	r3, #16
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fd05 	bl	8006038 <xTaskRemoveFromEventList>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005634:	f000 fddc 	bl	80061f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005638:	7bbb      	ldrb	r3, [r7, #14]
 800563a:	3b01      	subs	r3, #1
 800563c:	b2db      	uxtb	r3, r3
 800563e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005640:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005644:	2b00      	cmp	r3, #0
 8005646:	dce9      	bgt.n	800561c <prvUnlockQueue+0x60>
 8005648:	e000      	b.n	800564c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800564a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	22ff      	movs	r2, #255	; 0xff
 8005650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005654:	f001 fc36 	bl	8006ec4 <vPortExitCritical>
}
 8005658:	bf00      	nop
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005668:	f001 fbfc 	bl	8006e64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005670:	2b00      	cmp	r3, #0
 8005672:	d102      	bne.n	800567a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005674:	2301      	movs	r3, #1
 8005676:	60fb      	str	r3, [r7, #12]
 8005678:	e001      	b.n	800567e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800567a:	2300      	movs	r3, #0
 800567c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800567e:	f001 fc21 	bl	8006ec4 <vPortExitCritical>

	return xReturn;
 8005682:	68fb      	ldr	r3, [r7, #12]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005694:	f001 fbe6 	bl	8006e64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d102      	bne.n	80056aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056a4:	2301      	movs	r3, #1
 80056a6:	60fb      	str	r3, [r7, #12]
 80056a8:	e001      	b.n	80056ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056ae:	f001 fc09 	bl	8006ec4 <vPortExitCritical>

	return xReturn;
 80056b2:	68fb      	ldr	r3, [r7, #12]
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056c6:	2300      	movs	r3, #0
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	e014      	b.n	80056f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056cc:	4a0f      	ldr	r2, [pc, #60]	; (800570c <vQueueAddToRegistry+0x50>)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10b      	bne.n	80056f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056d8:	490c      	ldr	r1, [pc, #48]	; (800570c <vQueueAddToRegistry+0x50>)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80056e2:	4a0a      	ldr	r2, [pc, #40]	; (800570c <vQueueAddToRegistry+0x50>)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	4413      	add	r3, r2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056ee:	e006      	b.n	80056fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	3301      	adds	r3, #1
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2b07      	cmp	r3, #7
 80056fa:	d9e7      	bls.n	80056cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80056fc:	bf00      	nop
 80056fe:	bf00      	nop
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	20004c14 	.word	0x20004c14

08005710 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005720:	f001 fba0 	bl	8006e64 <vPortEnterCritical>
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800572a:	b25b      	sxtb	r3, r3
 800572c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005730:	d103      	bne.n	800573a <vQueueWaitForMessageRestricted+0x2a>
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005740:	b25b      	sxtb	r3, r3
 8005742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005746:	d103      	bne.n	8005750 <vQueueWaitForMessageRestricted+0x40>
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005750:	f001 fbb8 	bl	8006ec4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005758:	2b00      	cmp	r3, #0
 800575a:	d106      	bne.n	800576a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	3324      	adds	r3, #36	; 0x24
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fc3b 	bl	8005fe0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800576a:	6978      	ldr	r0, [r7, #20]
 800576c:	f7ff ff26 	bl	80055bc <prvUnlockQueue>
	}
 8005770:	bf00      	nop
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08e      	sub	sp, #56	; 0x38
 800577c:	af04      	add	r7, sp, #16
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
 8005784:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10a      	bne.n	80057a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	623b      	str	r3, [r7, #32]
}
 800579e:	bf00      	nop
 80057a0:	e7fe      	b.n	80057a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10a      	bne.n	80057be <xTaskCreateStatic+0x46>
	__asm volatile
 80057a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	61fb      	str	r3, [r7, #28]
}
 80057ba:	bf00      	nop
 80057bc:	e7fe      	b.n	80057bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057be:	235c      	movs	r3, #92	; 0x5c
 80057c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b5c      	cmp	r3, #92	; 0x5c
 80057c6:	d00a      	beq.n	80057de <xTaskCreateStatic+0x66>
	__asm volatile
 80057c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	61bb      	str	r3, [r7, #24]
}
 80057da:	bf00      	nop
 80057dc:	e7fe      	b.n	80057dc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01e      	beq.n	8005824 <xTaskCreateStatic+0xac>
 80057e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d01b      	beq.n	8005824 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f8:	2202      	movs	r2, #2
 80057fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057fe:	2300      	movs	r3, #0
 8005800:	9303      	str	r3, [sp, #12]
 8005802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005804:	9302      	str	r3, [sp, #8]
 8005806:	f107 0314 	add.w	r3, r7, #20
 800580a:	9301      	str	r3, [sp, #4]
 800580c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 f850 	bl	80058bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800581c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800581e:	f000 f8dd 	bl	80059dc <prvAddNewTaskToReadyList>
 8005822:	e001      	b.n	8005828 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005824:	2300      	movs	r3, #0
 8005826:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005828:	697b      	ldr	r3, [r7, #20]
	}
 800582a:	4618      	mov	r0, r3
 800582c:	3728      	adds	r7, #40	; 0x28
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005832:	b580      	push	{r7, lr}
 8005834:	b08c      	sub	sp, #48	; 0x30
 8005836:	af04      	add	r7, sp, #16
 8005838:	60f8      	str	r0, [r7, #12]
 800583a:	60b9      	str	r1, [r7, #8]
 800583c:	603b      	str	r3, [r7, #0]
 800583e:	4613      	mov	r3, r2
 8005840:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005842:	88fb      	ldrh	r3, [r7, #6]
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4618      	mov	r0, r3
 8005848:	f001 fc2e 	bl	80070a8 <pvPortMalloc>
 800584c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00e      	beq.n	8005872 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005854:	205c      	movs	r0, #92	; 0x5c
 8005856:	f001 fc27 	bl	80070a8 <pvPortMalloc>
 800585a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	631a      	str	r2, [r3, #48]	; 0x30
 8005868:	e005      	b.n	8005876 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800586a:	6978      	ldr	r0, [r7, #20]
 800586c:	f001 fce8 	bl	8007240 <vPortFree>
 8005870:	e001      	b.n	8005876 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005872:	2300      	movs	r3, #0
 8005874:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d017      	beq.n	80058ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005884:	88fa      	ldrh	r2, [r7, #6]
 8005886:	2300      	movs	r3, #0
 8005888:	9303      	str	r3, [sp, #12]
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	9302      	str	r3, [sp, #8]
 800588e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68b9      	ldr	r1, [r7, #8]
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f80e 	bl	80058bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058a0:	69f8      	ldr	r0, [r7, #28]
 80058a2:	f000 f89b 	bl	80059dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058a6:	2301      	movs	r3, #1
 80058a8:	61bb      	str	r3, [r7, #24]
 80058aa:	e002      	b.n	80058b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058ac:	f04f 33ff 	mov.w	r3, #4294967295
 80058b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058b2:	69bb      	ldr	r3, [r7, #24]
	}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3720      	adds	r7, #32
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b088      	sub	sp, #32
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
 80058c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	461a      	mov	r2, r3
 80058d4:	21a5      	movs	r1, #165	; 0xa5
 80058d6:	f001 fe09 	bl	80074ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058e4:	3b01      	subs	r3, #1
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	f023 0307 	bic.w	r3, r3, #7
 80058f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00a      	beq.n	8005914 <prvInitialiseNewTask+0x58>
	__asm volatile
 80058fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005902:	f383 8811 	msr	BASEPRI, r3
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	617b      	str	r3, [r7, #20]
}
 8005910:	bf00      	nop
 8005912:	e7fe      	b.n	8005912 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01f      	beq.n	800595a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
 800591e:	e012      	b.n	8005946 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	4413      	add	r3, r2
 8005926:	7819      	ldrb	r1, [r3, #0]
 8005928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	4413      	add	r3, r2
 800592e:	3334      	adds	r3, #52	; 0x34
 8005930:	460a      	mov	r2, r1
 8005932:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	4413      	add	r3, r2
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d006      	beq.n	800594e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	3301      	adds	r3, #1
 8005944:	61fb      	str	r3, [r7, #28]
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	2b0f      	cmp	r3, #15
 800594a:	d9e9      	bls.n	8005920 <prvInitialiseNewTask+0x64>
 800594c:	e000      	b.n	8005950 <prvInitialiseNewTask+0x94>
			{
				break;
 800594e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005958:	e003      	b.n	8005962 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005964:	2b37      	cmp	r3, #55	; 0x37
 8005966:	d901      	bls.n	800596c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005968:	2337      	movs	r3, #55	; 0x37
 800596a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005970:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005976:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597a:	2200      	movs	r2, #0
 800597c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800597e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005980:	3304      	adds	r3, #4
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff f978 	bl	8004c78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598a:	3318      	adds	r3, #24
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff f973 	bl	8004c78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005996:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800599e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059aa:	2200      	movs	r2, #0
 80059ac:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059b6:	683a      	ldr	r2, [r7, #0]
 80059b8:	68f9      	ldr	r1, [r7, #12]
 80059ba:	69b8      	ldr	r0, [r7, #24]
 80059bc:	f001 f928 	bl	8006c10 <pxPortInitialiseStack>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059d2:	bf00      	nop
 80059d4:	3720      	adds	r7, #32
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
	...

080059dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059e4:	f001 fa3e 	bl	8006e64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059e8:	4b2d      	ldr	r3, [pc, #180]	; (8005aa0 <prvAddNewTaskToReadyList+0xc4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3301      	adds	r3, #1
 80059ee:	4a2c      	ldr	r2, [pc, #176]	; (8005aa0 <prvAddNewTaskToReadyList+0xc4>)
 80059f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059f2:	4b2c      	ldr	r3, [pc, #176]	; (8005aa4 <prvAddNewTaskToReadyList+0xc8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d109      	bne.n	8005a0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059fa:	4a2a      	ldr	r2, [pc, #168]	; (8005aa4 <prvAddNewTaskToReadyList+0xc8>)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a00:	4b27      	ldr	r3, [pc, #156]	; (8005aa0 <prvAddNewTaskToReadyList+0xc4>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d110      	bne.n	8005a2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a08:	f000 fc16 	bl	8006238 <prvInitialiseTaskLists>
 8005a0c:	e00d      	b.n	8005a2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a0e:	4b26      	ldr	r3, [pc, #152]	; (8005aa8 <prvAddNewTaskToReadyList+0xcc>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d109      	bne.n	8005a2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a16:	4b23      	ldr	r3, [pc, #140]	; (8005aa4 <prvAddNewTaskToReadyList+0xc8>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d802      	bhi.n	8005a2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a24:	4a1f      	ldr	r2, [pc, #124]	; (8005aa4 <prvAddNewTaskToReadyList+0xc8>)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a2a:	4b20      	ldr	r3, [pc, #128]	; (8005aac <prvAddNewTaskToReadyList+0xd0>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	4a1e      	ldr	r2, [pc, #120]	; (8005aac <prvAddNewTaskToReadyList+0xd0>)
 8005a32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a34:	4b1d      	ldr	r3, [pc, #116]	; (8005aac <prvAddNewTaskToReadyList+0xd0>)
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a40:	4b1b      	ldr	r3, [pc, #108]	; (8005ab0 <prvAddNewTaskToReadyList+0xd4>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d903      	bls.n	8005a50 <prvAddNewTaskToReadyList+0x74>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4c:	4a18      	ldr	r2, [pc, #96]	; (8005ab0 <prvAddNewTaskToReadyList+0xd4>)
 8005a4e:	6013      	str	r3, [r2, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a54:	4613      	mov	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4a15      	ldr	r2, [pc, #84]	; (8005ab4 <prvAddNewTaskToReadyList+0xd8>)
 8005a5e:	441a      	add	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3304      	adds	r3, #4
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f7ff f913 	bl	8004c92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a6c:	f001 fa2a 	bl	8006ec4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a70:	4b0d      	ldr	r3, [pc, #52]	; (8005aa8 <prvAddNewTaskToReadyList+0xcc>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00e      	beq.n	8005a96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a78:	4b0a      	ldr	r3, [pc, #40]	; (8005aa4 <prvAddNewTaskToReadyList+0xc8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d207      	bcs.n	8005a96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a86:	4b0c      	ldr	r3, [pc, #48]	; (8005ab8 <prvAddNewTaskToReadyList+0xdc>)
 8005a88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a96:	bf00      	nop
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	20000dac 	.word	0x20000dac
 8005aa4:	200008d8 	.word	0x200008d8
 8005aa8:	20000db8 	.word	0x20000db8
 8005aac:	20000dc8 	.word	0x20000dc8
 8005ab0:	20000db4 	.word	0x20000db4
 8005ab4:	200008dc 	.word	0x200008dc
 8005ab8:	e000ed04 	.word	0xe000ed04

08005abc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d017      	beq.n	8005afe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ace:	4b13      	ldr	r3, [pc, #76]	; (8005b1c <vTaskDelay+0x60>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00a      	beq.n	8005aec <vTaskDelay+0x30>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	60bb      	str	r3, [r7, #8]
}
 8005ae8:	bf00      	nop
 8005aea:	e7fe      	b.n	8005aea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005aec:	f000 f880 	bl	8005bf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005af0:	2100      	movs	r1, #0
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 fcea 	bl	80064cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005af8:	f000 f888 	bl	8005c0c <xTaskResumeAll>
 8005afc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d107      	bne.n	8005b14 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005b04:	4b06      	ldr	r3, [pc, #24]	; (8005b20 <vTaskDelay+0x64>)
 8005b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b14:	bf00      	nop
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	20000dd4 	.word	0x20000dd4
 8005b20:	e000ed04 	.word	0xe000ed04

08005b24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b08a      	sub	sp, #40	; 0x28
 8005b28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b32:	463a      	mov	r2, r7
 8005b34:	1d39      	adds	r1, r7, #4
 8005b36:	f107 0308 	add.w	r3, r7, #8
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff f848 	bl	8004bd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b40:	6839      	ldr	r1, [r7, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	9202      	str	r2, [sp, #8]
 8005b48:	9301      	str	r3, [sp, #4]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	460a      	mov	r2, r1
 8005b52:	4921      	ldr	r1, [pc, #132]	; (8005bd8 <vTaskStartScheduler+0xb4>)
 8005b54:	4821      	ldr	r0, [pc, #132]	; (8005bdc <vTaskStartScheduler+0xb8>)
 8005b56:	f7ff fe0f 	bl	8005778 <xTaskCreateStatic>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4a20      	ldr	r2, [pc, #128]	; (8005be0 <vTaskStartScheduler+0xbc>)
 8005b5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b60:	4b1f      	ldr	r3, [pc, #124]	; (8005be0 <vTaskStartScheduler+0xbc>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	617b      	str	r3, [r7, #20]
 8005b6c:	e001      	b.n	8005b72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d102      	bne.n	8005b7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005b78:	f000 fcfc 	bl	8006574 <xTimerCreateTimerTask>
 8005b7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d116      	bne.n	8005bb2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b88:	f383 8811 	msr	BASEPRI, r3
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	613b      	str	r3, [r7, #16]
}
 8005b96:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b98:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <vTaskStartScheduler+0xc0>)
 8005b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b9e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ba0:	4b11      	ldr	r3, [pc, #68]	; (8005be8 <vTaskStartScheduler+0xc4>)
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ba6:	4b11      	ldr	r3, [pc, #68]	; (8005bec <vTaskStartScheduler+0xc8>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bac:	f001 f8b8 	bl	8006d20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bb0:	e00e      	b.n	8005bd0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb8:	d10a      	bne.n	8005bd0 <vTaskStartScheduler+0xac>
	__asm volatile
 8005bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbe:	f383 8811 	msr	BASEPRI, r3
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	f3bf 8f4f 	dsb	sy
 8005bca:	60fb      	str	r3, [r7, #12]
}
 8005bcc:	bf00      	nop
 8005bce:	e7fe      	b.n	8005bce <vTaskStartScheduler+0xaa>
}
 8005bd0:	bf00      	nop
 8005bd2:	3718      	adds	r7, #24
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	08009ea8 	.word	0x08009ea8
 8005bdc:	08006209 	.word	0x08006209
 8005be0:	20000dd0 	.word	0x20000dd0
 8005be4:	20000dcc 	.word	0x20000dcc
 8005be8:	20000db8 	.word	0x20000db8
 8005bec:	20000db0 	.word	0x20000db0

08005bf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bf4:	4b04      	ldr	r3, [pc, #16]	; (8005c08 <vTaskSuspendAll+0x18>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	4a03      	ldr	r2, [pc, #12]	; (8005c08 <vTaskSuspendAll+0x18>)
 8005bfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bfe:	bf00      	nop
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr
 8005c08:	20000dd4 	.word	0x20000dd4

08005c0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c16:	2300      	movs	r3, #0
 8005c18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c1a:	4b42      	ldr	r3, [pc, #264]	; (8005d24 <xTaskResumeAll+0x118>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10a      	bne.n	8005c38 <xTaskResumeAll+0x2c>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	603b      	str	r3, [r7, #0]
}
 8005c34:	bf00      	nop
 8005c36:	e7fe      	b.n	8005c36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c38:	f001 f914 	bl	8006e64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c3c:	4b39      	ldr	r3, [pc, #228]	; (8005d24 <xTaskResumeAll+0x118>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	3b01      	subs	r3, #1
 8005c42:	4a38      	ldr	r2, [pc, #224]	; (8005d24 <xTaskResumeAll+0x118>)
 8005c44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c46:	4b37      	ldr	r3, [pc, #220]	; (8005d24 <xTaskResumeAll+0x118>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d162      	bne.n	8005d14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c4e:	4b36      	ldr	r3, [pc, #216]	; (8005d28 <xTaskResumeAll+0x11c>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d05e      	beq.n	8005d14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c56:	e02f      	b.n	8005cb8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c58:	4b34      	ldr	r3, [pc, #208]	; (8005d2c <xTaskResumeAll+0x120>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	3318      	adds	r3, #24
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7ff f871 	bl	8004d4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7ff f86c 	bl	8004d4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c78:	4b2d      	ldr	r3, [pc, #180]	; (8005d30 <xTaskResumeAll+0x124>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d903      	bls.n	8005c88 <xTaskResumeAll+0x7c>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c84:	4a2a      	ldr	r2, [pc, #168]	; (8005d30 <xTaskResumeAll+0x124>)
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	4413      	add	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4a27      	ldr	r2, [pc, #156]	; (8005d34 <xTaskResumeAll+0x128>)
 8005c96:	441a      	add	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	4610      	mov	r0, r2
 8005ca0:	f7fe fff7 	bl	8004c92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ca8:	4b23      	ldr	r3, [pc, #140]	; (8005d38 <xTaskResumeAll+0x12c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d302      	bcc.n	8005cb8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005cb2:	4b22      	ldr	r3, [pc, #136]	; (8005d3c <xTaskResumeAll+0x130>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	; (8005d2c <xTaskResumeAll+0x120>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1cb      	bne.n	8005c58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005cc6:	f000 fb55 	bl	8006374 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cca:	4b1d      	ldr	r3, [pc, #116]	; (8005d40 <xTaskResumeAll+0x134>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d010      	beq.n	8005cf8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cd6:	f000 f847 	bl	8005d68 <xTaskIncrementTick>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005ce0:	4b16      	ldr	r3, [pc, #88]	; (8005d3c <xTaskResumeAll+0x130>)
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1f1      	bne.n	8005cd6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005cf2:	4b13      	ldr	r3, [pc, #76]	; (8005d40 <xTaskResumeAll+0x134>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005cf8:	4b10      	ldr	r3, [pc, #64]	; (8005d3c <xTaskResumeAll+0x130>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d009      	beq.n	8005d14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d00:	2301      	movs	r3, #1
 8005d02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d04:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <xTaskResumeAll+0x138>)
 8005d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d14:	f001 f8d6 	bl	8006ec4 <vPortExitCritical>

	return xAlreadyYielded;
 8005d18:	68bb      	ldr	r3, [r7, #8]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20000dd4 	.word	0x20000dd4
 8005d28:	20000dac 	.word	0x20000dac
 8005d2c:	20000d6c 	.word	0x20000d6c
 8005d30:	20000db4 	.word	0x20000db4
 8005d34:	200008dc 	.word	0x200008dc
 8005d38:	200008d8 	.word	0x200008d8
 8005d3c:	20000dc0 	.word	0x20000dc0
 8005d40:	20000dbc 	.word	0x20000dbc
 8005d44:	e000ed04 	.word	0xe000ed04

08005d48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d4e:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <xTaskGetTickCount+0x1c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d54:	687b      	ldr	r3, [r7, #4]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	370c      	adds	r7, #12
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	20000db0 	.word	0x20000db0

08005d68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d72:	4b4f      	ldr	r3, [pc, #316]	; (8005eb0 <xTaskIncrementTick+0x148>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f040 808f 	bne.w	8005e9a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d7c:	4b4d      	ldr	r3, [pc, #308]	; (8005eb4 <xTaskIncrementTick+0x14c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3301      	adds	r3, #1
 8005d82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d84:	4a4b      	ldr	r2, [pc, #300]	; (8005eb4 <xTaskIncrementTick+0x14c>)
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d120      	bne.n	8005dd2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d90:	4b49      	ldr	r3, [pc, #292]	; (8005eb8 <xTaskIncrementTick+0x150>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <xTaskIncrementTick+0x48>
	__asm volatile
 8005d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d9e:	f383 8811 	msr	BASEPRI, r3
 8005da2:	f3bf 8f6f 	isb	sy
 8005da6:	f3bf 8f4f 	dsb	sy
 8005daa:	603b      	str	r3, [r7, #0]
}
 8005dac:	bf00      	nop
 8005dae:	e7fe      	b.n	8005dae <xTaskIncrementTick+0x46>
 8005db0:	4b41      	ldr	r3, [pc, #260]	; (8005eb8 <xTaskIncrementTick+0x150>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	60fb      	str	r3, [r7, #12]
 8005db6:	4b41      	ldr	r3, [pc, #260]	; (8005ebc <xTaskIncrementTick+0x154>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a3f      	ldr	r2, [pc, #252]	; (8005eb8 <xTaskIncrementTick+0x150>)
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4a3f      	ldr	r2, [pc, #252]	; (8005ebc <xTaskIncrementTick+0x154>)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	4b3e      	ldr	r3, [pc, #248]	; (8005ec0 <xTaskIncrementTick+0x158>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3301      	adds	r3, #1
 8005dca:	4a3d      	ldr	r2, [pc, #244]	; (8005ec0 <xTaskIncrementTick+0x158>)
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	f000 fad1 	bl	8006374 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005dd2:	4b3c      	ldr	r3, [pc, #240]	; (8005ec4 <xTaskIncrementTick+0x15c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d349      	bcc.n	8005e70 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ddc:	4b36      	ldr	r3, [pc, #216]	; (8005eb8 <xTaskIncrementTick+0x150>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005de6:	4b37      	ldr	r3, [pc, #220]	; (8005ec4 <xTaskIncrementTick+0x15c>)
 8005de8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dec:	601a      	str	r2, [r3, #0]
					break;
 8005dee:	e03f      	b.n	8005e70 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005df0:	4b31      	ldr	r3, [pc, #196]	; (8005eb8 <xTaskIncrementTick+0x150>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d203      	bcs.n	8005e10 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e08:	4a2e      	ldr	r2, [pc, #184]	; (8005ec4 <xTaskIncrementTick+0x15c>)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e0e:	e02f      	b.n	8005e70 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	3304      	adds	r3, #4
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7fe ff99 	bl	8004d4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d004      	beq.n	8005e2c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	3318      	adds	r3, #24
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fe ff90 	bl	8004d4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e30:	4b25      	ldr	r3, [pc, #148]	; (8005ec8 <xTaskIncrementTick+0x160>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d903      	bls.n	8005e40 <xTaskIncrementTick+0xd8>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	4a22      	ldr	r2, [pc, #136]	; (8005ec8 <xTaskIncrementTick+0x160>)
 8005e3e:	6013      	str	r3, [r2, #0]
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e44:	4613      	mov	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	4413      	add	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4a1f      	ldr	r2, [pc, #124]	; (8005ecc <xTaskIncrementTick+0x164>)
 8005e4e:	441a      	add	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	3304      	adds	r3, #4
 8005e54:	4619      	mov	r1, r3
 8005e56:	4610      	mov	r0, r2
 8005e58:	f7fe ff1b 	bl	8004c92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e60:	4b1b      	ldr	r3, [pc, #108]	; (8005ed0 <xTaskIncrementTick+0x168>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d3b8      	bcc.n	8005ddc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e6e:	e7b5      	b.n	8005ddc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e70:	4b17      	ldr	r3, [pc, #92]	; (8005ed0 <xTaskIncrementTick+0x168>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e76:	4915      	ldr	r1, [pc, #84]	; (8005ecc <xTaskIncrementTick+0x164>)
 8005e78:	4613      	mov	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	440b      	add	r3, r1
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d901      	bls.n	8005e8c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e8c:	4b11      	ldr	r3, [pc, #68]	; (8005ed4 <xTaskIncrementTick+0x16c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d007      	beq.n	8005ea4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005e94:	2301      	movs	r3, #1
 8005e96:	617b      	str	r3, [r7, #20]
 8005e98:	e004      	b.n	8005ea4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e9a:	4b0f      	ldr	r3, [pc, #60]	; (8005ed8 <xTaskIncrementTick+0x170>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	4a0d      	ldr	r2, [pc, #52]	; (8005ed8 <xTaskIncrementTick+0x170>)
 8005ea2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005ea4:	697b      	ldr	r3, [r7, #20]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20000dd4 	.word	0x20000dd4
 8005eb4:	20000db0 	.word	0x20000db0
 8005eb8:	20000d64 	.word	0x20000d64
 8005ebc:	20000d68 	.word	0x20000d68
 8005ec0:	20000dc4 	.word	0x20000dc4
 8005ec4:	20000dcc 	.word	0x20000dcc
 8005ec8:	20000db4 	.word	0x20000db4
 8005ecc:	200008dc 	.word	0x200008dc
 8005ed0:	200008d8 	.word	0x200008d8
 8005ed4:	20000dc0 	.word	0x20000dc0
 8005ed8:	20000dbc 	.word	0x20000dbc

08005edc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ee2:	4b28      	ldr	r3, [pc, #160]	; (8005f84 <vTaskSwitchContext+0xa8>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005eea:	4b27      	ldr	r3, [pc, #156]	; (8005f88 <vTaskSwitchContext+0xac>)
 8005eec:	2201      	movs	r2, #1
 8005eee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ef0:	e041      	b.n	8005f76 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005ef2:	4b25      	ldr	r3, [pc, #148]	; (8005f88 <vTaskSwitchContext+0xac>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ef8:	4b24      	ldr	r3, [pc, #144]	; (8005f8c <vTaskSwitchContext+0xb0>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	60fb      	str	r3, [r7, #12]
 8005efe:	e010      	b.n	8005f22 <vTaskSwitchContext+0x46>
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10a      	bne.n	8005f1c <vTaskSwitchContext+0x40>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	607b      	str	r3, [r7, #4]
}
 8005f18:	bf00      	nop
 8005f1a:	e7fe      	b.n	8005f1a <vTaskSwitchContext+0x3e>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	60fb      	str	r3, [r7, #12]
 8005f22:	491b      	ldr	r1, [pc, #108]	; (8005f90 <vTaskSwitchContext+0xb4>)
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4613      	mov	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	4413      	add	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	440b      	add	r3, r1
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d0e4      	beq.n	8005f00 <vTaskSwitchContext+0x24>
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4a13      	ldr	r2, [pc, #76]	; (8005f90 <vTaskSwitchContext+0xb4>)
 8005f42:	4413      	add	r3, r2
 8005f44:	60bb      	str	r3, [r7, #8]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	605a      	str	r2, [r3, #4]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	3308      	adds	r3, #8
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d104      	bne.n	8005f66 <vTaskSwitchContext+0x8a>
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	605a      	str	r2, [r3, #4]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	4a09      	ldr	r2, [pc, #36]	; (8005f94 <vTaskSwitchContext+0xb8>)
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	4a06      	ldr	r2, [pc, #24]	; (8005f8c <vTaskSwitchContext+0xb0>)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6013      	str	r3, [r2, #0]
}
 8005f76:	bf00      	nop
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	20000dd4 	.word	0x20000dd4
 8005f88:	20000dc0 	.word	0x20000dc0
 8005f8c:	20000db4 	.word	0x20000db4
 8005f90:	200008dc 	.word	0x200008dc
 8005f94:	200008d8 	.word	0x200008d8

08005f98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10a      	bne.n	8005fbe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	60fb      	str	r3, [r7, #12]
}
 8005fba:	bf00      	nop
 8005fbc:	e7fe      	b.n	8005fbc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fbe:	4b07      	ldr	r3, [pc, #28]	; (8005fdc <vTaskPlaceOnEventList+0x44>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3318      	adds	r3, #24
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7fe fe87 	bl	8004cda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fcc:	2101      	movs	r1, #1
 8005fce:	6838      	ldr	r0, [r7, #0]
 8005fd0:	f000 fa7c 	bl	80064cc <prvAddCurrentTaskToDelayedList>
}
 8005fd4:	bf00      	nop
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	200008d8 	.word	0x200008d8

08005fe0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10a      	bne.n	8006008 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	617b      	str	r3, [r7, #20]
}
 8006004:	bf00      	nop
 8006006:	e7fe      	b.n	8006006 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006008:	4b0a      	ldr	r3, [pc, #40]	; (8006034 <vTaskPlaceOnEventListRestricted+0x54>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3318      	adds	r3, #24
 800600e:	4619      	mov	r1, r3
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7fe fe3e 	bl	8004c92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800601c:	f04f 33ff 	mov.w	r3, #4294967295
 8006020:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006022:	6879      	ldr	r1, [r7, #4]
 8006024:	68b8      	ldr	r0, [r7, #8]
 8006026:	f000 fa51 	bl	80064cc <prvAddCurrentTaskToDelayedList>
	}
 800602a:	bf00      	nop
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	200008d8 	.word	0x200008d8

08006038 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	60fb      	str	r3, [r7, #12]
}
 8006060:	bf00      	nop
 8006062:	e7fe      	b.n	8006062 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	3318      	adds	r3, #24
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe fe6f 	bl	8004d4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800606e:	4b1e      	ldr	r3, [pc, #120]	; (80060e8 <xTaskRemoveFromEventList+0xb0>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d11d      	bne.n	80060b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	3304      	adds	r3, #4
 800607a:	4618      	mov	r0, r3
 800607c:	f7fe fe66 	bl	8004d4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006084:	4b19      	ldr	r3, [pc, #100]	; (80060ec <xTaskRemoveFromEventList+0xb4>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d903      	bls.n	8006094 <xTaskRemoveFromEventList+0x5c>
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006090:	4a16      	ldr	r2, [pc, #88]	; (80060ec <xTaskRemoveFromEventList+0xb4>)
 8006092:	6013      	str	r3, [r2, #0]
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006098:	4613      	mov	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	4a13      	ldr	r2, [pc, #76]	; (80060f0 <xTaskRemoveFromEventList+0xb8>)
 80060a2:	441a      	add	r2, r3
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	3304      	adds	r3, #4
 80060a8:	4619      	mov	r1, r3
 80060aa:	4610      	mov	r0, r2
 80060ac:	f7fe fdf1 	bl	8004c92 <vListInsertEnd>
 80060b0:	e005      	b.n	80060be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	3318      	adds	r3, #24
 80060b6:	4619      	mov	r1, r3
 80060b8:	480e      	ldr	r0, [pc, #56]	; (80060f4 <xTaskRemoveFromEventList+0xbc>)
 80060ba:	f7fe fdea 	bl	8004c92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c2:	4b0d      	ldr	r3, [pc, #52]	; (80060f8 <xTaskRemoveFromEventList+0xc0>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d905      	bls.n	80060d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060cc:	2301      	movs	r3, #1
 80060ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060d0:	4b0a      	ldr	r3, [pc, #40]	; (80060fc <xTaskRemoveFromEventList+0xc4>)
 80060d2:	2201      	movs	r2, #1
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	e001      	b.n	80060dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80060d8:	2300      	movs	r3, #0
 80060da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060dc:	697b      	ldr	r3, [r7, #20]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	20000dd4 	.word	0x20000dd4
 80060ec:	20000db4 	.word	0x20000db4
 80060f0:	200008dc 	.word	0x200008dc
 80060f4:	20000d6c 	.word	0x20000d6c
 80060f8:	200008d8 	.word	0x200008d8
 80060fc:	20000dc0 	.word	0x20000dc0

08006100 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006108:	4b06      	ldr	r3, [pc, #24]	; (8006124 <vTaskInternalSetTimeOutState+0x24>)
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006110:	4b05      	ldr	r3, [pc, #20]	; (8006128 <vTaskInternalSetTimeOutState+0x28>)
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	605a      	str	r2, [r3, #4]
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	20000dc4 	.word	0x20000dc4
 8006128:	20000db0 	.word	0x20000db0

0800612c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b088      	sub	sp, #32
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10a      	bne.n	8006152 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800613c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	613b      	str	r3, [r7, #16]
}
 800614e:	bf00      	nop
 8006150:	e7fe      	b.n	8006150 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10a      	bne.n	800616e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	60fb      	str	r3, [r7, #12]
}
 800616a:	bf00      	nop
 800616c:	e7fe      	b.n	800616c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800616e:	f000 fe79 	bl	8006e64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006172:	4b1d      	ldr	r3, [pc, #116]	; (80061e8 <xTaskCheckForTimeOut+0xbc>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	69ba      	ldr	r2, [r7, #24]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618a:	d102      	bne.n	8006192 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800618c:	2300      	movs	r3, #0
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	e023      	b.n	80061da <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	4b15      	ldr	r3, [pc, #84]	; (80061ec <xTaskCheckForTimeOut+0xc0>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	429a      	cmp	r2, r3
 800619c:	d007      	beq.n	80061ae <xTaskCheckForTimeOut+0x82>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d302      	bcc.n	80061ae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061a8:	2301      	movs	r3, #1
 80061aa:	61fb      	str	r3, [r7, #28]
 80061ac:	e015      	b.n	80061da <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d20b      	bcs.n	80061d0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	1ad2      	subs	r2, r2, r3
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7ff ff9b 	bl	8006100 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	61fb      	str	r3, [r7, #28]
 80061ce:	e004      	b.n	80061da <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	2200      	movs	r2, #0
 80061d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061d6:	2301      	movs	r3, #1
 80061d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061da:	f000 fe73 	bl	8006ec4 <vPortExitCritical>

	return xReturn;
 80061de:	69fb      	ldr	r3, [r7, #28]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3720      	adds	r7, #32
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	20000db0 	.word	0x20000db0
 80061ec:	20000dc4 	.word	0x20000dc4

080061f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061f4:	4b03      	ldr	r3, [pc, #12]	; (8006204 <vTaskMissedYield+0x14>)
 80061f6:	2201      	movs	r2, #1
 80061f8:	601a      	str	r2, [r3, #0]
}
 80061fa:	bf00      	nop
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	20000dc0 	.word	0x20000dc0

08006208 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006210:	f000 f852 	bl	80062b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006214:	4b06      	ldr	r3, [pc, #24]	; (8006230 <prvIdleTask+0x28>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d9f9      	bls.n	8006210 <prvIdleTask+0x8>
			{
				taskYIELD();
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <prvIdleTask+0x2c>)
 800621e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800622c:	e7f0      	b.n	8006210 <prvIdleTask+0x8>
 800622e:	bf00      	nop
 8006230:	200008dc 	.word	0x200008dc
 8006234:	e000ed04 	.word	0xe000ed04

08006238 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800623e:	2300      	movs	r3, #0
 8006240:	607b      	str	r3, [r7, #4]
 8006242:	e00c      	b.n	800625e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	4613      	mov	r3, r2
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4413      	add	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4a12      	ldr	r2, [pc, #72]	; (8006298 <prvInitialiseTaskLists+0x60>)
 8006250:	4413      	add	r3, r2
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe fcf0 	bl	8004c38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	3301      	adds	r3, #1
 800625c:	607b      	str	r3, [r7, #4]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b37      	cmp	r3, #55	; 0x37
 8006262:	d9ef      	bls.n	8006244 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006264:	480d      	ldr	r0, [pc, #52]	; (800629c <prvInitialiseTaskLists+0x64>)
 8006266:	f7fe fce7 	bl	8004c38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800626a:	480d      	ldr	r0, [pc, #52]	; (80062a0 <prvInitialiseTaskLists+0x68>)
 800626c:	f7fe fce4 	bl	8004c38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006270:	480c      	ldr	r0, [pc, #48]	; (80062a4 <prvInitialiseTaskLists+0x6c>)
 8006272:	f7fe fce1 	bl	8004c38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006276:	480c      	ldr	r0, [pc, #48]	; (80062a8 <prvInitialiseTaskLists+0x70>)
 8006278:	f7fe fcde 	bl	8004c38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800627c:	480b      	ldr	r0, [pc, #44]	; (80062ac <prvInitialiseTaskLists+0x74>)
 800627e:	f7fe fcdb 	bl	8004c38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006282:	4b0b      	ldr	r3, [pc, #44]	; (80062b0 <prvInitialiseTaskLists+0x78>)
 8006284:	4a05      	ldr	r2, [pc, #20]	; (800629c <prvInitialiseTaskLists+0x64>)
 8006286:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006288:	4b0a      	ldr	r3, [pc, #40]	; (80062b4 <prvInitialiseTaskLists+0x7c>)
 800628a:	4a05      	ldr	r2, [pc, #20]	; (80062a0 <prvInitialiseTaskLists+0x68>)
 800628c:	601a      	str	r2, [r3, #0]
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	200008dc 	.word	0x200008dc
 800629c:	20000d3c 	.word	0x20000d3c
 80062a0:	20000d50 	.word	0x20000d50
 80062a4:	20000d6c 	.word	0x20000d6c
 80062a8:	20000d80 	.word	0x20000d80
 80062ac:	20000d98 	.word	0x20000d98
 80062b0:	20000d64 	.word	0x20000d64
 80062b4:	20000d68 	.word	0x20000d68

080062b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062be:	e019      	b.n	80062f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062c0:	f000 fdd0 	bl	8006e64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062c4:	4b10      	ldr	r3, [pc, #64]	; (8006308 <prvCheckTasksWaitingTermination+0x50>)
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3304      	adds	r3, #4
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7fe fd3b 	bl	8004d4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062d6:	4b0d      	ldr	r3, [pc, #52]	; (800630c <prvCheckTasksWaitingTermination+0x54>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3b01      	subs	r3, #1
 80062dc:	4a0b      	ldr	r2, [pc, #44]	; (800630c <prvCheckTasksWaitingTermination+0x54>)
 80062de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80062e0:	4b0b      	ldr	r3, [pc, #44]	; (8006310 <prvCheckTasksWaitingTermination+0x58>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3b01      	subs	r3, #1
 80062e6:	4a0a      	ldr	r2, [pc, #40]	; (8006310 <prvCheckTasksWaitingTermination+0x58>)
 80062e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062ea:	f000 fdeb 	bl	8006ec4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 f810 	bl	8006314 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062f4:	4b06      	ldr	r3, [pc, #24]	; (8006310 <prvCheckTasksWaitingTermination+0x58>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e1      	bne.n	80062c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062fc:	bf00      	nop
 80062fe:	bf00      	nop
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20000d80 	.word	0x20000d80
 800630c:	20000dac 	.word	0x20000dac
 8006310:	20000d94 	.word	0x20000d94

08006314 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006322:	2b00      	cmp	r3, #0
 8006324:	d108      	bne.n	8006338 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632a:	4618      	mov	r0, r3
 800632c:	f000 ff88 	bl	8007240 <vPortFree>
				vPortFree( pxTCB );
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 ff85 	bl	8007240 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006336:	e018      	b.n	800636a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800633e:	2b01      	cmp	r3, #1
 8006340:	d103      	bne.n	800634a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 ff7c 	bl	8007240 <vPortFree>
	}
 8006348:	e00f      	b.n	800636a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006350:	2b02      	cmp	r3, #2
 8006352:	d00a      	beq.n	800636a <prvDeleteTCB+0x56>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	60fb      	str	r3, [r7, #12]
}
 8006366:	bf00      	nop
 8006368:	e7fe      	b.n	8006368 <prvDeleteTCB+0x54>
	}
 800636a:	bf00      	nop
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800637a:	4b0c      	ldr	r3, [pc, #48]	; (80063ac <prvResetNextTaskUnblockTime+0x38>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d104      	bne.n	800638e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006384:	4b0a      	ldr	r3, [pc, #40]	; (80063b0 <prvResetNextTaskUnblockTime+0x3c>)
 8006386:	f04f 32ff 	mov.w	r2, #4294967295
 800638a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800638c:	e008      	b.n	80063a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800638e:	4b07      	ldr	r3, [pc, #28]	; (80063ac <prvResetNextTaskUnblockTime+0x38>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	4a04      	ldr	r2, [pc, #16]	; (80063b0 <prvResetNextTaskUnblockTime+0x3c>)
 800639e:	6013      	str	r3, [r2, #0]
}
 80063a0:	bf00      	nop
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr
 80063ac:	20000d64 	.word	0x20000d64
 80063b0:	20000dcc 	.word	0x20000dcc

080063b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063ba:	4b0b      	ldr	r3, [pc, #44]	; (80063e8 <xTaskGetSchedulerState+0x34>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d102      	bne.n	80063c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063c2:	2301      	movs	r3, #1
 80063c4:	607b      	str	r3, [r7, #4]
 80063c6:	e008      	b.n	80063da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063c8:	4b08      	ldr	r3, [pc, #32]	; (80063ec <xTaskGetSchedulerState+0x38>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d102      	bne.n	80063d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063d0:	2302      	movs	r3, #2
 80063d2:	607b      	str	r3, [r7, #4]
 80063d4:	e001      	b.n	80063da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063d6:	2300      	movs	r3, #0
 80063d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063da:	687b      	ldr	r3, [r7, #4]
	}
 80063dc:	4618      	mov	r0, r3
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	20000db8 	.word	0x20000db8
 80063ec:	20000dd4 	.word	0x20000dd4

080063f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80063fc:	2300      	movs	r3, #0
 80063fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d056      	beq.n	80064b4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006406:	4b2e      	ldr	r3, [pc, #184]	; (80064c0 <xTaskPriorityDisinherit+0xd0>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	429a      	cmp	r2, r3
 800640e:	d00a      	beq.n	8006426 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	60fb      	str	r3, [r7, #12]
}
 8006422:	bf00      	nop
 8006424:	e7fe      	b.n	8006424 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800642a:	2b00      	cmp	r3, #0
 800642c:	d10a      	bne.n	8006444 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800642e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006432:	f383 8811 	msr	BASEPRI, r3
 8006436:	f3bf 8f6f 	isb	sy
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	60bb      	str	r3, [r7, #8]
}
 8006440:	bf00      	nop
 8006442:	e7fe      	b.n	8006442 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006448:	1e5a      	subs	r2, r3, #1
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006456:	429a      	cmp	r2, r3
 8006458:	d02c      	beq.n	80064b4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800645e:	2b00      	cmp	r3, #0
 8006460:	d128      	bne.n	80064b4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	3304      	adds	r3, #4
 8006466:	4618      	mov	r0, r3
 8006468:	f7fe fc70 	bl	8004d4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006478:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006484:	4b0f      	ldr	r3, [pc, #60]	; (80064c4 <xTaskPriorityDisinherit+0xd4>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	429a      	cmp	r2, r3
 800648a:	d903      	bls.n	8006494 <xTaskPriorityDisinherit+0xa4>
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006490:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <xTaskPriorityDisinherit+0xd4>)
 8006492:	6013      	str	r3, [r2, #0]
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006498:	4613      	mov	r3, r2
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	4413      	add	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4a09      	ldr	r2, [pc, #36]	; (80064c8 <xTaskPriorityDisinherit+0xd8>)
 80064a2:	441a      	add	r2, r3
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	3304      	adds	r3, #4
 80064a8:	4619      	mov	r1, r3
 80064aa:	4610      	mov	r0, r2
 80064ac:	f7fe fbf1 	bl	8004c92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80064b0:	2301      	movs	r3, #1
 80064b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064b4:	697b      	ldr	r3, [r7, #20]
	}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	200008d8 	.word	0x200008d8
 80064c4:	20000db4 	.word	0x20000db4
 80064c8:	200008dc 	.word	0x200008dc

080064cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80064d6:	4b21      	ldr	r3, [pc, #132]	; (800655c <prvAddCurrentTaskToDelayedList+0x90>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064dc:	4b20      	ldr	r3, [pc, #128]	; (8006560 <prvAddCurrentTaskToDelayedList+0x94>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	3304      	adds	r3, #4
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7fe fc32 	bl	8004d4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ee:	d10a      	bne.n	8006506 <prvAddCurrentTaskToDelayedList+0x3a>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d007      	beq.n	8006506 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064f6:	4b1a      	ldr	r3, [pc, #104]	; (8006560 <prvAddCurrentTaskToDelayedList+0x94>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3304      	adds	r3, #4
 80064fc:	4619      	mov	r1, r3
 80064fe:	4819      	ldr	r0, [pc, #100]	; (8006564 <prvAddCurrentTaskToDelayedList+0x98>)
 8006500:	f7fe fbc7 	bl	8004c92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006504:	e026      	b.n	8006554 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4413      	add	r3, r2
 800650c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800650e:	4b14      	ldr	r3, [pc, #80]	; (8006560 <prvAddCurrentTaskToDelayedList+0x94>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	429a      	cmp	r2, r3
 800651c:	d209      	bcs.n	8006532 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800651e:	4b12      	ldr	r3, [pc, #72]	; (8006568 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	4b0f      	ldr	r3, [pc, #60]	; (8006560 <prvAddCurrentTaskToDelayedList+0x94>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3304      	adds	r3, #4
 8006528:	4619      	mov	r1, r3
 800652a:	4610      	mov	r0, r2
 800652c:	f7fe fbd5 	bl	8004cda <vListInsert>
}
 8006530:	e010      	b.n	8006554 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006532:	4b0e      	ldr	r3, [pc, #56]	; (800656c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	4b0a      	ldr	r3, [pc, #40]	; (8006560 <prvAddCurrentTaskToDelayedList+0x94>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	3304      	adds	r3, #4
 800653c:	4619      	mov	r1, r3
 800653e:	4610      	mov	r0, r2
 8006540:	f7fe fbcb 	bl	8004cda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006544:	4b0a      	ldr	r3, [pc, #40]	; (8006570 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68ba      	ldr	r2, [r7, #8]
 800654a:	429a      	cmp	r2, r3
 800654c:	d202      	bcs.n	8006554 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800654e:	4a08      	ldr	r2, [pc, #32]	; (8006570 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	6013      	str	r3, [r2, #0]
}
 8006554:	bf00      	nop
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	20000db0 	.word	0x20000db0
 8006560:	200008d8 	.word	0x200008d8
 8006564:	20000d98 	.word	0x20000d98
 8006568:	20000d68 	.word	0x20000d68
 800656c:	20000d64 	.word	0x20000d64
 8006570:	20000dcc 	.word	0x20000dcc

08006574 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	; 0x28
 8006578:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800657a:	2300      	movs	r3, #0
 800657c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800657e:	f000 fb07 	bl	8006b90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006582:	4b1c      	ldr	r3, [pc, #112]	; (80065f4 <xTimerCreateTimerTask+0x80>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d021      	beq.n	80065ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800658a:	2300      	movs	r3, #0
 800658c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800658e:	2300      	movs	r3, #0
 8006590:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006592:	1d3a      	adds	r2, r7, #4
 8006594:	f107 0108 	add.w	r1, r7, #8
 8006598:	f107 030c 	add.w	r3, r7, #12
 800659c:	4618      	mov	r0, r3
 800659e:	f7fe fb31 	bl	8004c04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80065a2:	6879      	ldr	r1, [r7, #4]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	9202      	str	r2, [sp, #8]
 80065aa:	9301      	str	r3, [sp, #4]
 80065ac:	2302      	movs	r3, #2
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	2300      	movs	r3, #0
 80065b2:	460a      	mov	r2, r1
 80065b4:	4910      	ldr	r1, [pc, #64]	; (80065f8 <xTimerCreateTimerTask+0x84>)
 80065b6:	4811      	ldr	r0, [pc, #68]	; (80065fc <xTimerCreateTimerTask+0x88>)
 80065b8:	f7ff f8de 	bl	8005778 <xTaskCreateStatic>
 80065bc:	4603      	mov	r3, r0
 80065be:	4a10      	ldr	r2, [pc, #64]	; (8006600 <xTimerCreateTimerTask+0x8c>)
 80065c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80065c2:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <xTimerCreateTimerTask+0x8c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80065ca:	2301      	movs	r3, #1
 80065cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10a      	bne.n	80065ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 80065d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d8:	f383 8811 	msr	BASEPRI, r3
 80065dc:	f3bf 8f6f 	isb	sy
 80065e0:	f3bf 8f4f 	dsb	sy
 80065e4:	613b      	str	r3, [r7, #16]
}
 80065e6:	bf00      	nop
 80065e8:	e7fe      	b.n	80065e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80065ea:	697b      	ldr	r3, [r7, #20]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	20000e08 	.word	0x20000e08
 80065f8:	08009eb0 	.word	0x08009eb0
 80065fc:	08006739 	.word	0x08006739
 8006600:	20000e0c 	.word	0x20000e0c

08006604 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b08a      	sub	sp, #40	; 0x28
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006612:	2300      	movs	r3, #0
 8006614:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10a      	bne.n	8006632 <xTimerGenericCommand+0x2e>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	623b      	str	r3, [r7, #32]
}
 800662e:	bf00      	nop
 8006630:	e7fe      	b.n	8006630 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006632:	4b1a      	ldr	r3, [pc, #104]	; (800669c <xTimerGenericCommand+0x98>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d02a      	beq.n	8006690 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2b05      	cmp	r3, #5
 800664a:	dc18      	bgt.n	800667e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800664c:	f7ff feb2 	bl	80063b4 <xTaskGetSchedulerState>
 8006650:	4603      	mov	r3, r0
 8006652:	2b02      	cmp	r3, #2
 8006654:	d109      	bne.n	800666a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006656:	4b11      	ldr	r3, [pc, #68]	; (800669c <xTimerGenericCommand+0x98>)
 8006658:	6818      	ldr	r0, [r3, #0]
 800665a:	f107 0110 	add.w	r1, r7, #16
 800665e:	2300      	movs	r3, #0
 8006660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006662:	f7fe fca1 	bl	8004fa8 <xQueueGenericSend>
 8006666:	6278      	str	r0, [r7, #36]	; 0x24
 8006668:	e012      	b.n	8006690 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800666a:	4b0c      	ldr	r3, [pc, #48]	; (800669c <xTimerGenericCommand+0x98>)
 800666c:	6818      	ldr	r0, [r3, #0]
 800666e:	f107 0110 	add.w	r1, r7, #16
 8006672:	2300      	movs	r3, #0
 8006674:	2200      	movs	r2, #0
 8006676:	f7fe fc97 	bl	8004fa8 <xQueueGenericSend>
 800667a:	6278      	str	r0, [r7, #36]	; 0x24
 800667c:	e008      	b.n	8006690 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800667e:	4b07      	ldr	r3, [pc, #28]	; (800669c <xTimerGenericCommand+0x98>)
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	f107 0110 	add.w	r1, r7, #16
 8006686:	2300      	movs	r3, #0
 8006688:	683a      	ldr	r2, [r7, #0]
 800668a:	f7fe fd8b 	bl	80051a4 <xQueueGenericSendFromISR>
 800668e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006692:	4618      	mov	r0, r3
 8006694:	3728      	adds	r7, #40	; 0x28
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	20000e08 	.word	0x20000e08

080066a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b088      	sub	sp, #32
 80066a4:	af02      	add	r7, sp, #8
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066aa:	4b22      	ldr	r3, [pc, #136]	; (8006734 <prvProcessExpiredTimer+0x94>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	3304      	adds	r3, #4
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fe fb47 	bl	8004d4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d022      	beq.n	8006712 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	699a      	ldr	r2, [r3, #24]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	18d1      	adds	r1, r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	6978      	ldr	r0, [r7, #20]
 80066da:	f000 f8d1 	bl	8006880 <prvInsertTimerInActiveList>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d01f      	beq.n	8006724 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066e4:	2300      	movs	r3, #0
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	2300      	movs	r3, #0
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	2100      	movs	r1, #0
 80066ee:	6978      	ldr	r0, [r7, #20]
 80066f0:	f7ff ff88 	bl	8006604 <xTimerGenericCommand>
 80066f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d113      	bne.n	8006724 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80066fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006700:	f383 8811 	msr	BASEPRI, r3
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	60fb      	str	r3, [r7, #12]
}
 800670e:	bf00      	nop
 8006710:	e7fe      	b.n	8006710 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006718:	f023 0301 	bic.w	r3, r3, #1
 800671c:	b2da      	uxtb	r2, r3
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	6a1b      	ldr	r3, [r3, #32]
 8006728:	6978      	ldr	r0, [r7, #20]
 800672a:	4798      	blx	r3
}
 800672c:	bf00      	nop
 800672e:	3718      	adds	r7, #24
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	20000e00 	.word	0x20000e00

08006738 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006740:	f107 0308 	add.w	r3, r7, #8
 8006744:	4618      	mov	r0, r3
 8006746:	f000 f857 	bl	80067f8 <prvGetNextExpireTime>
 800674a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	4619      	mov	r1, r3
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f803 	bl	800675c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006756:	f000 f8d5 	bl	8006904 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800675a:	e7f1      	b.n	8006740 <prvTimerTask+0x8>

0800675c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006766:	f7ff fa43 	bl	8005bf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800676a:	f107 0308 	add.w	r3, r7, #8
 800676e:	4618      	mov	r0, r3
 8006770:	f000 f866 	bl	8006840 <prvSampleTimeNow>
 8006774:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d130      	bne.n	80067de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10a      	bne.n	8006798 <prvProcessTimerOrBlockTask+0x3c>
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	429a      	cmp	r2, r3
 8006788:	d806      	bhi.n	8006798 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800678a:	f7ff fa3f 	bl	8005c0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800678e:	68f9      	ldr	r1, [r7, #12]
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff ff85 	bl	80066a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006796:	e024      	b.n	80067e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d008      	beq.n	80067b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800679e:	4b13      	ldr	r3, [pc, #76]	; (80067ec <prvProcessTimerOrBlockTask+0x90>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <prvProcessTimerOrBlockTask+0x50>
 80067a8:	2301      	movs	r3, #1
 80067aa:	e000      	b.n	80067ae <prvProcessTimerOrBlockTask+0x52>
 80067ac:	2300      	movs	r3, #0
 80067ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067b0:	4b0f      	ldr	r3, [pc, #60]	; (80067f0 <prvProcessTimerOrBlockTask+0x94>)
 80067b2:	6818      	ldr	r0, [r3, #0]
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	4619      	mov	r1, r3
 80067be:	f7fe ffa7 	bl	8005710 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80067c2:	f7ff fa23 	bl	8005c0c <xTaskResumeAll>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10a      	bne.n	80067e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80067cc:	4b09      	ldr	r3, [pc, #36]	; (80067f4 <prvProcessTimerOrBlockTask+0x98>)
 80067ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	f3bf 8f6f 	isb	sy
}
 80067dc:	e001      	b.n	80067e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80067de:	f7ff fa15 	bl	8005c0c <xTaskResumeAll>
}
 80067e2:	bf00      	nop
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20000e04 	.word	0x20000e04
 80067f0:	20000e08 	.word	0x20000e08
 80067f4:	e000ed04 	.word	0xe000ed04

080067f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006800:	4b0e      	ldr	r3, [pc, #56]	; (800683c <prvGetNextExpireTime+0x44>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <prvGetNextExpireTime+0x16>
 800680a:	2201      	movs	r2, #1
 800680c:	e000      	b.n	8006810 <prvGetNextExpireTime+0x18>
 800680e:	2200      	movs	r2, #0
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d105      	bne.n	8006828 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800681c:	4b07      	ldr	r3, [pc, #28]	; (800683c <prvGetNextExpireTime+0x44>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	e001      	b.n	800682c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006828:	2300      	movs	r3, #0
 800682a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800682c:	68fb      	ldr	r3, [r7, #12]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	20000e00 	.word	0x20000e00

08006840 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006848:	f7ff fa7e 	bl	8005d48 <xTaskGetTickCount>
 800684c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800684e:	4b0b      	ldr	r3, [pc, #44]	; (800687c <prvSampleTimeNow+0x3c>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	429a      	cmp	r2, r3
 8006856:	d205      	bcs.n	8006864 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006858:	f000 f936 	bl	8006ac8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	e002      	b.n	800686a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800686a:	4a04      	ldr	r2, [pc, #16]	; (800687c <prvSampleTimeNow+0x3c>)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006870:	68fb      	ldr	r3, [r7, #12]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000e10 	.word	0x20000e10

08006880 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
 800688c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800688e:	2300      	movs	r3, #0
 8006890:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d812      	bhi.n	80068cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	1ad2      	subs	r2, r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d302      	bcc.n	80068ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80068b4:	2301      	movs	r3, #1
 80068b6:	617b      	str	r3, [r7, #20]
 80068b8:	e01b      	b.n	80068f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068ba:	4b10      	ldr	r3, [pc, #64]	; (80068fc <prvInsertTimerInActiveList+0x7c>)
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	3304      	adds	r3, #4
 80068c2:	4619      	mov	r1, r3
 80068c4:	4610      	mov	r0, r2
 80068c6:	f7fe fa08 	bl	8004cda <vListInsert>
 80068ca:	e012      	b.n	80068f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d206      	bcs.n	80068e2 <prvInsertTimerInActiveList+0x62>
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d302      	bcc.n	80068e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	e007      	b.n	80068f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068e2:	4b07      	ldr	r3, [pc, #28]	; (8006900 <prvInsertTimerInActiveList+0x80>)
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	3304      	adds	r3, #4
 80068ea:	4619      	mov	r1, r3
 80068ec:	4610      	mov	r0, r2
 80068ee:	f7fe f9f4 	bl	8004cda <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068f2:	697b      	ldr	r3, [r7, #20]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3718      	adds	r7, #24
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	20000e04 	.word	0x20000e04
 8006900:	20000e00 	.word	0x20000e00

08006904 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b08e      	sub	sp, #56	; 0x38
 8006908:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800690a:	e0ca      	b.n	8006aa2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	da18      	bge.n	8006944 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006912:	1d3b      	adds	r3, r7, #4
 8006914:	3304      	adds	r3, #4
 8006916:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10a      	bne.n	8006934 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006922:	f383 8811 	msr	BASEPRI, r3
 8006926:	f3bf 8f6f 	isb	sy
 800692a:	f3bf 8f4f 	dsb	sy
 800692e:	61fb      	str	r3, [r7, #28]
}
 8006930:	bf00      	nop
 8006932:	e7fe      	b.n	8006932 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800693a:	6850      	ldr	r0, [r2, #4]
 800693c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800693e:	6892      	ldr	r2, [r2, #8]
 8006940:	4611      	mov	r1, r2
 8006942:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	f2c0 80aa 	blt.w	8006aa0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d004      	beq.n	8006962 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695a:	3304      	adds	r3, #4
 800695c:	4618      	mov	r0, r3
 800695e:	f7fe f9f5 	bl	8004d4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006962:	463b      	mov	r3, r7
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff ff6b 	bl	8006840 <prvSampleTimeNow>
 800696a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b09      	cmp	r3, #9
 8006970:	f200 8097 	bhi.w	8006aa2 <prvProcessReceivedCommands+0x19e>
 8006974:	a201      	add	r2, pc, #4	; (adr r2, 800697c <prvProcessReceivedCommands+0x78>)
 8006976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697a:	bf00      	nop
 800697c:	080069a5 	.word	0x080069a5
 8006980:	080069a5 	.word	0x080069a5
 8006984:	080069a5 	.word	0x080069a5
 8006988:	08006a19 	.word	0x08006a19
 800698c:	08006a2d 	.word	0x08006a2d
 8006990:	08006a77 	.word	0x08006a77
 8006994:	080069a5 	.word	0x080069a5
 8006998:	080069a5 	.word	0x080069a5
 800699c:	08006a19 	.word	0x08006a19
 80069a0:	08006a2d 	.word	0x08006a2d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069aa:	f043 0301 	orr.w	r3, r3, #1
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	18d1      	adds	r1, r2, r3
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069c4:	f7ff ff5c 	bl	8006880 <prvInsertTimerInActiveList>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d069      	beq.n	8006aa2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069dc:	f003 0304 	and.w	r3, r3, #4
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d05e      	beq.n	8006aa2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	441a      	add	r2, r3
 80069ec:	2300      	movs	r3, #0
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	2300      	movs	r3, #0
 80069f2:	2100      	movs	r1, #0
 80069f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069f6:	f7ff fe05 	bl	8006604 <xTimerGenericCommand>
 80069fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d14f      	bne.n	8006aa2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a06:	f383 8811 	msr	BASEPRI, r3
 8006a0a:	f3bf 8f6f 	isb	sy
 8006a0e:	f3bf 8f4f 	dsb	sy
 8006a12:	61bb      	str	r3, [r7, #24]
}
 8006a14:	bf00      	nop
 8006a16:	e7fe      	b.n	8006a16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a1e:	f023 0301 	bic.w	r3, r3, #1
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006a2a:	e03a      	b.n	8006aa2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a32:	f043 0301 	orr.w	r3, r3, #1
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a42:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a46:	699b      	ldr	r3, [r3, #24]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10a      	bne.n	8006a62 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	617b      	str	r3, [r7, #20]
}
 8006a5e:	bf00      	nop
 8006a60:	e7fe      	b.n	8006a60 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a64:	699a      	ldr	r2, [r3, #24]
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	18d1      	adds	r1, r2, r3
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a70:	f7ff ff06 	bl	8006880 <prvInsertTimerInActiveList>
					break;
 8006a74:	e015      	b.n	8006aa2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d103      	bne.n	8006a8c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a86:	f000 fbdb 	bl	8007240 <vPortFree>
 8006a8a:	e00a      	b.n	8006aa2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a92:	f023 0301 	bic.w	r3, r3, #1
 8006a96:	b2da      	uxtb	r2, r3
 8006a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a9e:	e000      	b.n	8006aa2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006aa0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aa2:	4b08      	ldr	r3, [pc, #32]	; (8006ac4 <prvProcessReceivedCommands+0x1c0>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	1d39      	adds	r1, r7, #4
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7fe fc16 	bl	80052dc <xQueueReceive>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f47f af2a 	bne.w	800690c <prvProcessReceivedCommands+0x8>
	}
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	3730      	adds	r7, #48	; 0x30
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20000e08 	.word	0x20000e08

08006ac8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ace:	e048      	b.n	8006b62 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ad0:	4b2d      	ldr	r3, [pc, #180]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ada:	4b2b      	ldr	r3, [pc, #172]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fe f92f 	bl	8004d4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	68f8      	ldr	r0, [r7, #12]
 8006af4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006afc:	f003 0304 	and.w	r3, r3, #4
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d02e      	beq.n	8006b62 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d90e      	bls.n	8006b34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b22:	4b19      	ldr	r3, [pc, #100]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3304      	adds	r3, #4
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	f7fe f8d4 	bl	8004cda <vListInsert>
 8006b32:	e016      	b.n	8006b62 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b34:	2300      	movs	r3, #0
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f7ff fd60 	bl	8006604 <xTimerGenericCommand>
 8006b44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10a      	bne.n	8006b62 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	603b      	str	r3, [r7, #0]
}
 8006b5e:	bf00      	nop
 8006b60:	e7fe      	b.n	8006b60 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b62:	4b09      	ldr	r3, [pc, #36]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1b1      	bne.n	8006ad0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b6c:	4b06      	ldr	r3, [pc, #24]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b72:	4b06      	ldr	r3, [pc, #24]	; (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a04      	ldr	r2, [pc, #16]	; (8006b88 <prvSwitchTimerLists+0xc0>)
 8006b78:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b7a:	4a04      	ldr	r2, [pc, #16]	; (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	6013      	str	r3, [r2, #0]
}
 8006b80:	bf00      	nop
 8006b82:	3718      	adds	r7, #24
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	20000e00 	.word	0x20000e00
 8006b8c:	20000e04 	.word	0x20000e04

08006b90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006b96:	f000 f965 	bl	8006e64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006b9a:	4b15      	ldr	r3, [pc, #84]	; (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d120      	bne.n	8006be4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ba2:	4814      	ldr	r0, [pc, #80]	; (8006bf4 <prvCheckForValidListAndQueue+0x64>)
 8006ba4:	f7fe f848 	bl	8004c38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ba8:	4813      	ldr	r0, [pc, #76]	; (8006bf8 <prvCheckForValidListAndQueue+0x68>)
 8006baa:	f7fe f845 	bl	8004c38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bae:	4b13      	ldr	r3, [pc, #76]	; (8006bfc <prvCheckForValidListAndQueue+0x6c>)
 8006bb0:	4a10      	ldr	r2, [pc, #64]	; (8006bf4 <prvCheckForValidListAndQueue+0x64>)
 8006bb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bb4:	4b12      	ldr	r3, [pc, #72]	; (8006c00 <prvCheckForValidListAndQueue+0x70>)
 8006bb6:	4a10      	ldr	r2, [pc, #64]	; (8006bf8 <prvCheckForValidListAndQueue+0x68>)
 8006bb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bba:	2300      	movs	r3, #0
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	4b11      	ldr	r3, [pc, #68]	; (8006c04 <prvCheckForValidListAndQueue+0x74>)
 8006bc0:	4a11      	ldr	r2, [pc, #68]	; (8006c08 <prvCheckForValidListAndQueue+0x78>)
 8006bc2:	2110      	movs	r1, #16
 8006bc4:	200a      	movs	r0, #10
 8006bc6:	f7fe f953 	bl	8004e70 <xQueueGenericCreateStatic>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	4a08      	ldr	r2, [pc, #32]	; (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006bd0:	4b07      	ldr	r3, [pc, #28]	; (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d005      	beq.n	8006be4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006bd8:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <prvCheckForValidListAndQueue+0x60>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	490b      	ldr	r1, [pc, #44]	; (8006c0c <prvCheckForValidListAndQueue+0x7c>)
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe fd6c 	bl	80056bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006be4:	f000 f96e 	bl	8006ec4 <vPortExitCritical>
}
 8006be8:	bf00      	nop
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	20000e08 	.word	0x20000e08
 8006bf4:	20000dd8 	.word	0x20000dd8
 8006bf8:	20000dec 	.word	0x20000dec
 8006bfc:	20000e00 	.word	0x20000e00
 8006c00:	20000e04 	.word	0x20000e04
 8006c04:	20000eb4 	.word	0x20000eb4
 8006c08:	20000e14 	.word	0x20000e14
 8006c0c:	08009eb8 	.word	0x08009eb8

08006c10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3b04      	subs	r3, #4
 8006c20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006c28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3b04      	subs	r3, #4
 8006c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f023 0201 	bic.w	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3b04      	subs	r3, #4
 8006c3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c40:	4a0c      	ldr	r2, [pc, #48]	; (8006c74 <pxPortInitialiseStack+0x64>)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	3b14      	subs	r3, #20
 8006c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3b04      	subs	r3, #4
 8006c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f06f 0202 	mvn.w	r2, #2
 8006c5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3b20      	subs	r3, #32
 8006c64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c66:	68fb      	ldr	r3, [r7, #12]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3714      	adds	r7, #20
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	08006c79 	.word	0x08006c79

08006c78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c82:	4b12      	ldr	r3, [pc, #72]	; (8006ccc <prvTaskExitError+0x54>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d00a      	beq.n	8006ca2 <prvTaskExitError+0x2a>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	60fb      	str	r3, [r7, #12]
}
 8006c9e:	bf00      	nop
 8006ca0:	e7fe      	b.n	8006ca0 <prvTaskExitError+0x28>
	__asm volatile
 8006ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca6:	f383 8811 	msr	BASEPRI, r3
 8006caa:	f3bf 8f6f 	isb	sy
 8006cae:	f3bf 8f4f 	dsb	sy
 8006cb2:	60bb      	str	r3, [r7, #8]
}
 8006cb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006cb6:	bf00      	nop
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d0fc      	beq.n	8006cb8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cbe:	bf00      	nop
 8006cc0:	bf00      	nop
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	20000024 	.word	0x20000024

08006cd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006cd0:	4b07      	ldr	r3, [pc, #28]	; (8006cf0 <pxCurrentTCBConst2>)
 8006cd2:	6819      	ldr	r1, [r3, #0]
 8006cd4:	6808      	ldr	r0, [r1, #0]
 8006cd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cda:	f380 8809 	msr	PSP, r0
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f04f 0000 	mov.w	r0, #0
 8006ce6:	f380 8811 	msr	BASEPRI, r0
 8006cea:	4770      	bx	lr
 8006cec:	f3af 8000 	nop.w

08006cf0 <pxCurrentTCBConst2>:
 8006cf0:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006cf4:	bf00      	nop
 8006cf6:	bf00      	nop

08006cf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006cf8:	4808      	ldr	r0, [pc, #32]	; (8006d1c <prvPortStartFirstTask+0x24>)
 8006cfa:	6800      	ldr	r0, [r0, #0]
 8006cfc:	6800      	ldr	r0, [r0, #0]
 8006cfe:	f380 8808 	msr	MSP, r0
 8006d02:	f04f 0000 	mov.w	r0, #0
 8006d06:	f380 8814 	msr	CONTROL, r0
 8006d0a:	b662      	cpsie	i
 8006d0c:	b661      	cpsie	f
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	f3bf 8f6f 	isb	sy
 8006d16:	df00      	svc	0
 8006d18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d1a:	bf00      	nop
 8006d1c:	e000ed08 	.word	0xe000ed08

08006d20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d26:	4b46      	ldr	r3, [pc, #280]	; (8006e40 <xPortStartScheduler+0x120>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a46      	ldr	r2, [pc, #280]	; (8006e44 <xPortStartScheduler+0x124>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d10a      	bne.n	8006d46 <xPortStartScheduler+0x26>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	613b      	str	r3, [r7, #16]
}
 8006d42:	bf00      	nop
 8006d44:	e7fe      	b.n	8006d44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d46:	4b3e      	ldr	r3, [pc, #248]	; (8006e40 <xPortStartScheduler+0x120>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a3f      	ldr	r2, [pc, #252]	; (8006e48 <xPortStartScheduler+0x128>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d10a      	bne.n	8006d66 <xPortStartScheduler+0x46>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	60fb      	str	r3, [r7, #12]
}
 8006d62:	bf00      	nop
 8006d64:	e7fe      	b.n	8006d64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d66:	4b39      	ldr	r3, [pc, #228]	; (8006e4c <xPortStartScheduler+0x12c>)
 8006d68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	22ff      	movs	r2, #255	; 0xff
 8006d76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d80:	78fb      	ldrb	r3, [r7, #3]
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006d88:	b2da      	uxtb	r2, r3
 8006d8a:	4b31      	ldr	r3, [pc, #196]	; (8006e50 <xPortStartScheduler+0x130>)
 8006d8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d8e:	4b31      	ldr	r3, [pc, #196]	; (8006e54 <xPortStartScheduler+0x134>)
 8006d90:	2207      	movs	r2, #7
 8006d92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d94:	e009      	b.n	8006daa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006d96:	4b2f      	ldr	r3, [pc, #188]	; (8006e54 <xPortStartScheduler+0x134>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	4a2d      	ldr	r2, [pc, #180]	; (8006e54 <xPortStartScheduler+0x134>)
 8006d9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006da0:	78fb      	ldrb	r3, [r7, #3]
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006db2:	2b80      	cmp	r3, #128	; 0x80
 8006db4:	d0ef      	beq.n	8006d96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006db6:	4b27      	ldr	r3, [pc, #156]	; (8006e54 <xPortStartScheduler+0x134>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f1c3 0307 	rsb	r3, r3, #7
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d00a      	beq.n	8006dd8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc6:	f383 8811 	msr	BASEPRI, r3
 8006dca:	f3bf 8f6f 	isb	sy
 8006dce:	f3bf 8f4f 	dsb	sy
 8006dd2:	60bb      	str	r3, [r7, #8]
}
 8006dd4:	bf00      	nop
 8006dd6:	e7fe      	b.n	8006dd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006dd8:	4b1e      	ldr	r3, [pc, #120]	; (8006e54 <xPortStartScheduler+0x134>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	021b      	lsls	r3, r3, #8
 8006dde:	4a1d      	ldr	r2, [pc, #116]	; (8006e54 <xPortStartScheduler+0x134>)
 8006de0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006de2:	4b1c      	ldr	r3, [pc, #112]	; (8006e54 <xPortStartScheduler+0x134>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dea:	4a1a      	ldr	r2, [pc, #104]	; (8006e54 <xPortStartScheduler+0x134>)
 8006dec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	b2da      	uxtb	r2, r3
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006df6:	4b18      	ldr	r3, [pc, #96]	; (8006e58 <xPortStartScheduler+0x138>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a17      	ldr	r2, [pc, #92]	; (8006e58 <xPortStartScheduler+0x138>)
 8006dfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006e00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e02:	4b15      	ldr	r3, [pc, #84]	; (8006e58 <xPortStartScheduler+0x138>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a14      	ldr	r2, [pc, #80]	; (8006e58 <xPortStartScheduler+0x138>)
 8006e08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006e0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e0e:	f000 f8dd 	bl	8006fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e12:	4b12      	ldr	r3, [pc, #72]	; (8006e5c <xPortStartScheduler+0x13c>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e18:	f000 f8fc 	bl	8007014 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e1c:	4b10      	ldr	r3, [pc, #64]	; (8006e60 <xPortStartScheduler+0x140>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a0f      	ldr	r2, [pc, #60]	; (8006e60 <xPortStartScheduler+0x140>)
 8006e22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006e26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e28:	f7ff ff66 	bl	8006cf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e2c:	f7ff f856 	bl	8005edc <vTaskSwitchContext>
	prvTaskExitError();
 8006e30:	f7ff ff22 	bl	8006c78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	e000ed00 	.word	0xe000ed00
 8006e44:	410fc271 	.word	0x410fc271
 8006e48:	410fc270 	.word	0x410fc270
 8006e4c:	e000e400 	.word	0xe000e400
 8006e50:	20000f04 	.word	0x20000f04
 8006e54:	20000f08 	.word	0x20000f08
 8006e58:	e000ed20 	.word	0xe000ed20
 8006e5c:	20000024 	.word	0x20000024
 8006e60:	e000ef34 	.word	0xe000ef34

08006e64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
	__asm volatile
 8006e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6e:	f383 8811 	msr	BASEPRI, r3
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	607b      	str	r3, [r7, #4]
}
 8006e7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e7e:	4b0f      	ldr	r3, [pc, #60]	; (8006ebc <vPortEnterCritical+0x58>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3301      	adds	r3, #1
 8006e84:	4a0d      	ldr	r2, [pc, #52]	; (8006ebc <vPortEnterCritical+0x58>)
 8006e86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e88:	4b0c      	ldr	r3, [pc, #48]	; (8006ebc <vPortEnterCritical+0x58>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d10f      	bne.n	8006eb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e90:	4b0b      	ldr	r3, [pc, #44]	; (8006ec0 <vPortEnterCritical+0x5c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <vPortEnterCritical+0x4c>
	__asm volatile
 8006e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9e:	f383 8811 	msr	BASEPRI, r3
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	f3bf 8f4f 	dsb	sy
 8006eaa:	603b      	str	r3, [r7, #0]
}
 8006eac:	bf00      	nop
 8006eae:	e7fe      	b.n	8006eae <vPortEnterCritical+0x4a>
	}
}
 8006eb0:	bf00      	nop
 8006eb2:	370c      	adds	r7, #12
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	20000024 	.word	0x20000024
 8006ec0:	e000ed04 	.word	0xe000ed04

08006ec4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006eca:	4b12      	ldr	r3, [pc, #72]	; (8006f14 <vPortExitCritical+0x50>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10a      	bne.n	8006ee8 <vPortExitCritical+0x24>
	__asm volatile
 8006ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed6:	f383 8811 	msr	BASEPRI, r3
 8006eda:	f3bf 8f6f 	isb	sy
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	607b      	str	r3, [r7, #4]
}
 8006ee4:	bf00      	nop
 8006ee6:	e7fe      	b.n	8006ee6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <vPortExitCritical+0x50>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3b01      	subs	r3, #1
 8006eee:	4a09      	ldr	r2, [pc, #36]	; (8006f14 <vPortExitCritical+0x50>)
 8006ef0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006ef2:	4b08      	ldr	r3, [pc, #32]	; (8006f14 <vPortExitCritical+0x50>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d105      	bne.n	8006f06 <vPortExitCritical+0x42>
 8006efa:	2300      	movs	r3, #0
 8006efc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	f383 8811 	msr	BASEPRI, r3
}
 8006f04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	20000024 	.word	0x20000024
	...

08006f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f20:	f3ef 8009 	mrs	r0, PSP
 8006f24:	f3bf 8f6f 	isb	sy
 8006f28:	4b15      	ldr	r3, [pc, #84]	; (8006f80 <pxCurrentTCBConst>)
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	f01e 0f10 	tst.w	lr, #16
 8006f30:	bf08      	it	eq
 8006f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3a:	6010      	str	r0, [r2, #0]
 8006f3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006f44:	f380 8811 	msr	BASEPRI, r0
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f7fe ffc4 	bl	8005edc <vTaskSwitchContext>
 8006f54:	f04f 0000 	mov.w	r0, #0
 8006f58:	f380 8811 	msr	BASEPRI, r0
 8006f5c:	bc09      	pop	{r0, r3}
 8006f5e:	6819      	ldr	r1, [r3, #0]
 8006f60:	6808      	ldr	r0, [r1, #0]
 8006f62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f66:	f01e 0f10 	tst.w	lr, #16
 8006f6a:	bf08      	it	eq
 8006f6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f70:	f380 8809 	msr	PSP, r0
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	f3af 8000 	nop.w

08006f80 <pxCurrentTCBConst>:
 8006f80:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop

08006f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	607b      	str	r3, [r7, #4]
}
 8006fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fa2:	f7fe fee1 	bl	8005d68 <xTaskIncrementTick>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fac:	4b06      	ldr	r3, [pc, #24]	; (8006fc8 <xPortSysTickHandler+0x40>)
 8006fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	f383 8811 	msr	BASEPRI, r3
}
 8006fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fc0:	bf00      	nop
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	e000ed04 	.word	0xe000ed04

08006fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fd0:	4b0b      	ldr	r3, [pc, #44]	; (8007000 <vPortSetupTimerInterrupt+0x34>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fd6:	4b0b      	ldr	r3, [pc, #44]	; (8007004 <vPortSetupTimerInterrupt+0x38>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fdc:	4b0a      	ldr	r3, [pc, #40]	; (8007008 <vPortSetupTimerInterrupt+0x3c>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a0a      	ldr	r2, [pc, #40]	; (800700c <vPortSetupTimerInterrupt+0x40>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	099b      	lsrs	r3, r3, #6
 8006fe8:	4a09      	ldr	r2, [pc, #36]	; (8007010 <vPortSetupTimerInterrupt+0x44>)
 8006fea:	3b01      	subs	r3, #1
 8006fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006fee:	4b04      	ldr	r3, [pc, #16]	; (8007000 <vPortSetupTimerInterrupt+0x34>)
 8006ff0:	2207      	movs	r2, #7
 8006ff2:	601a      	str	r2, [r3, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	e000e010 	.word	0xe000e010
 8007004:	e000e018 	.word	0xe000e018
 8007008:	20000018 	.word	0x20000018
 800700c:	10624dd3 	.word	0x10624dd3
 8007010:	e000e014 	.word	0xe000e014

08007014 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007014:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007024 <vPortEnableVFP+0x10>
 8007018:	6801      	ldr	r1, [r0, #0]
 800701a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800701e:	6001      	str	r1, [r0, #0]
 8007020:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007022:	bf00      	nop
 8007024:	e000ed88 	.word	0xe000ed88

08007028 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800702e:	f3ef 8305 	mrs	r3, IPSR
 8007032:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2b0f      	cmp	r3, #15
 8007038:	d914      	bls.n	8007064 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800703a:	4a17      	ldr	r2, [pc, #92]	; (8007098 <vPortValidateInterruptPriority+0x70>)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	4413      	add	r3, r2
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007044:	4b15      	ldr	r3, [pc, #84]	; (800709c <vPortValidateInterruptPriority+0x74>)
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	7afa      	ldrb	r2, [r7, #11]
 800704a:	429a      	cmp	r2, r3
 800704c:	d20a      	bcs.n	8007064 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007052:	f383 8811 	msr	BASEPRI, r3
 8007056:	f3bf 8f6f 	isb	sy
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	607b      	str	r3, [r7, #4]
}
 8007060:	bf00      	nop
 8007062:	e7fe      	b.n	8007062 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007064:	4b0e      	ldr	r3, [pc, #56]	; (80070a0 <vPortValidateInterruptPriority+0x78>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800706c:	4b0d      	ldr	r3, [pc, #52]	; (80070a4 <vPortValidateInterruptPriority+0x7c>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	429a      	cmp	r2, r3
 8007072:	d90a      	bls.n	800708a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007078:	f383 8811 	msr	BASEPRI, r3
 800707c:	f3bf 8f6f 	isb	sy
 8007080:	f3bf 8f4f 	dsb	sy
 8007084:	603b      	str	r3, [r7, #0]
}
 8007086:	bf00      	nop
 8007088:	e7fe      	b.n	8007088 <vPortValidateInterruptPriority+0x60>
	}
 800708a:	bf00      	nop
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	e000e3f0 	.word	0xe000e3f0
 800709c:	20000f04 	.word	0x20000f04
 80070a0:	e000ed0c 	.word	0xe000ed0c
 80070a4:	20000f08 	.word	0x20000f08

080070a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08a      	sub	sp, #40	; 0x28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80070b0:	2300      	movs	r3, #0
 80070b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80070b4:	f7fe fd9c 	bl	8005bf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070b8:	4b5b      	ldr	r3, [pc, #364]	; (8007228 <pvPortMalloc+0x180>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070c0:	f000 f920 	bl	8007304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070c4:	4b59      	ldr	r3, [pc, #356]	; (800722c <pvPortMalloc+0x184>)
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f040 8093 	bne.w	80071f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d01d      	beq.n	8007114 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80070d8:	2208      	movs	r2, #8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4413      	add	r3, r2
 80070de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d014      	beq.n	8007114 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f023 0307 	bic.w	r3, r3, #7
 80070f0:	3308      	adds	r3, #8
 80070f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f003 0307 	and.w	r3, r3, #7
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00a      	beq.n	8007114 <pvPortMalloc+0x6c>
	__asm volatile
 80070fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	617b      	str	r3, [r7, #20]
}
 8007110:	bf00      	nop
 8007112:	e7fe      	b.n	8007112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d06e      	beq.n	80071f8 <pvPortMalloc+0x150>
 800711a:	4b45      	ldr	r3, [pc, #276]	; (8007230 <pvPortMalloc+0x188>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d869      	bhi.n	80071f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007124:	4b43      	ldr	r3, [pc, #268]	; (8007234 <pvPortMalloc+0x18c>)
 8007126:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007128:	4b42      	ldr	r3, [pc, #264]	; (8007234 <pvPortMalloc+0x18c>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800712e:	e004      	b.n	800713a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800713a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	429a      	cmp	r2, r3
 8007142:	d903      	bls.n	800714c <pvPortMalloc+0xa4>
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1f1      	bne.n	8007130 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800714c:	4b36      	ldr	r3, [pc, #216]	; (8007228 <pvPortMalloc+0x180>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007152:	429a      	cmp	r2, r3
 8007154:	d050      	beq.n	80071f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007156:	6a3b      	ldr	r3, [r7, #32]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2208      	movs	r2, #8
 800715c:	4413      	add	r3, r2
 800715e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	1ad2      	subs	r2, r2, r3
 8007170:	2308      	movs	r3, #8
 8007172:	005b      	lsls	r3, r3, #1
 8007174:	429a      	cmp	r2, r3
 8007176:	d91f      	bls.n	80071b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4413      	add	r3, r2
 800717e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f003 0307 	and.w	r3, r3, #7
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <pvPortMalloc+0xf8>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	613b      	str	r3, [r7, #16]
}
 800719c:	bf00      	nop
 800719e:	e7fe      	b.n	800719e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	1ad2      	subs	r2, r2, r3
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80071ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80071b2:	69b8      	ldr	r0, [r7, #24]
 80071b4:	f000 f908 	bl	80073c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071b8:	4b1d      	ldr	r3, [pc, #116]	; (8007230 <pvPortMalloc+0x188>)
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	4a1b      	ldr	r2, [pc, #108]	; (8007230 <pvPortMalloc+0x188>)
 80071c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071c6:	4b1a      	ldr	r3, [pc, #104]	; (8007230 <pvPortMalloc+0x188>)
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	4b1b      	ldr	r3, [pc, #108]	; (8007238 <pvPortMalloc+0x190>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d203      	bcs.n	80071da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071d2:	4b17      	ldr	r3, [pc, #92]	; (8007230 <pvPortMalloc+0x188>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a18      	ldr	r2, [pc, #96]	; (8007238 <pvPortMalloc+0x190>)
 80071d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	4b13      	ldr	r3, [pc, #76]	; (800722c <pvPortMalloc+0x184>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	431a      	orrs	r2, r3
 80071e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ea:	2200      	movs	r2, #0
 80071ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071ee:	4b13      	ldr	r3, [pc, #76]	; (800723c <pvPortMalloc+0x194>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	3301      	adds	r3, #1
 80071f4:	4a11      	ldr	r2, [pc, #68]	; (800723c <pvPortMalloc+0x194>)
 80071f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071f8:	f7fe fd08 	bl	8005c0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	f003 0307 	and.w	r3, r3, #7
 8007202:	2b00      	cmp	r3, #0
 8007204:	d00a      	beq.n	800721c <pvPortMalloc+0x174>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	60fb      	str	r3, [r7, #12]
}
 8007218:	bf00      	nop
 800721a:	e7fe      	b.n	800721a <pvPortMalloc+0x172>
	return pvReturn;
 800721c:	69fb      	ldr	r3, [r7, #28]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3728      	adds	r7, #40	; 0x28
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20004b14 	.word	0x20004b14
 800722c:	20004b28 	.word	0x20004b28
 8007230:	20004b18 	.word	0x20004b18
 8007234:	20004b0c 	.word	0x20004b0c
 8007238:	20004b1c 	.word	0x20004b1c
 800723c:	20004b20 	.word	0x20004b20

08007240 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d04d      	beq.n	80072ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007252:	2308      	movs	r3, #8
 8007254:	425b      	negs	r3, r3
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	4413      	add	r3, r2
 800725a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	4b24      	ldr	r3, [pc, #144]	; (80072f8 <vPortFree+0xb8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4013      	ands	r3, r2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <vPortFree+0x44>
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	60fb      	str	r3, [r7, #12]
}
 8007280:	bf00      	nop
 8007282:	e7fe      	b.n	8007282 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00a      	beq.n	80072a2 <vPortFree+0x62>
	__asm volatile
 800728c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007290:	f383 8811 	msr	BASEPRI, r3
 8007294:	f3bf 8f6f 	isb	sy
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	60bb      	str	r3, [r7, #8]
}
 800729e:	bf00      	nop
 80072a0:	e7fe      	b.n	80072a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <vPortFree+0xb8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4013      	ands	r3, r2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d01e      	beq.n	80072ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d11a      	bne.n	80072ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	685a      	ldr	r2, [r3, #4]
 80072bc:	4b0e      	ldr	r3, [pc, #56]	; (80072f8 <vPortFree+0xb8>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	43db      	mvns	r3, r3
 80072c2:	401a      	ands	r2, r3
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072c8:	f7fe fc92 	bl	8005bf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	4b0a      	ldr	r3, [pc, #40]	; (80072fc <vPortFree+0xbc>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4413      	add	r3, r2
 80072d6:	4a09      	ldr	r2, [pc, #36]	; (80072fc <vPortFree+0xbc>)
 80072d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072da:	6938      	ldr	r0, [r7, #16]
 80072dc:	f000 f874 	bl	80073c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072e0:	4b07      	ldr	r3, [pc, #28]	; (8007300 <vPortFree+0xc0>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	3301      	adds	r3, #1
 80072e6:	4a06      	ldr	r2, [pc, #24]	; (8007300 <vPortFree+0xc0>)
 80072e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072ea:	f7fe fc8f 	bl	8005c0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072ee:	bf00      	nop
 80072f0:	3718      	adds	r7, #24
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20004b28 	.word	0x20004b28
 80072fc:	20004b18 	.word	0x20004b18
 8007300:	20004b24 	.word	0x20004b24

08007304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800730a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800730e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007310:	4b27      	ldr	r3, [pc, #156]	; (80073b0 <prvHeapInit+0xac>)
 8007312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00c      	beq.n	8007338 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3307      	adds	r3, #7
 8007322:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f023 0307 	bic.w	r3, r3, #7
 800732a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	4a1f      	ldr	r2, [pc, #124]	; (80073b0 <prvHeapInit+0xac>)
 8007334:	4413      	add	r3, r2
 8007336:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800733c:	4a1d      	ldr	r2, [pc, #116]	; (80073b4 <prvHeapInit+0xb0>)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007342:	4b1c      	ldr	r3, [pc, #112]	; (80073b4 <prvHeapInit+0xb0>)
 8007344:	2200      	movs	r2, #0
 8007346:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	4413      	add	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007350:	2208      	movs	r2, #8
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	1a9b      	subs	r3, r3, r2
 8007356:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f023 0307 	bic.w	r3, r3, #7
 800735e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	4a15      	ldr	r2, [pc, #84]	; (80073b8 <prvHeapInit+0xb4>)
 8007364:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007366:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <prvHeapInit+0xb4>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2200      	movs	r2, #0
 800736c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800736e:	4b12      	ldr	r3, [pc, #72]	; (80073b8 <prvHeapInit+0xb4>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	2200      	movs	r2, #0
 8007374:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	1ad2      	subs	r2, r2, r3
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007384:	4b0c      	ldr	r3, [pc, #48]	; (80073b8 <prvHeapInit+0xb4>)
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	4a0a      	ldr	r2, [pc, #40]	; (80073bc <prvHeapInit+0xb8>)
 8007392:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	4a09      	ldr	r2, [pc, #36]	; (80073c0 <prvHeapInit+0xbc>)
 800739a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800739c:	4b09      	ldr	r3, [pc, #36]	; (80073c4 <prvHeapInit+0xc0>)
 800739e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80073a2:	601a      	str	r2, [r3, #0]
}
 80073a4:	bf00      	nop
 80073a6:	3714      	adds	r7, #20
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr
 80073b0:	20000f0c 	.word	0x20000f0c
 80073b4:	20004b0c 	.word	0x20004b0c
 80073b8:	20004b14 	.word	0x20004b14
 80073bc:	20004b1c 	.word	0x20004b1c
 80073c0:	20004b18 	.word	0x20004b18
 80073c4:	20004b28 	.word	0x20004b28

080073c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073d0:	4b28      	ldr	r3, [pc, #160]	; (8007474 <prvInsertBlockIntoFreeList+0xac>)
 80073d2:	60fb      	str	r3, [r7, #12]
 80073d4:	e002      	b.n	80073dc <prvInsertBlockIntoFreeList+0x14>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	60fb      	str	r3, [r7, #12]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d8f7      	bhi.n	80073d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	4413      	add	r3, r2
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d108      	bne.n	800740a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685a      	ldr	r2, [r3, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	441a      	add	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	441a      	add	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	429a      	cmp	r2, r3
 800741c:	d118      	bne.n	8007450 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	4b15      	ldr	r3, [pc, #84]	; (8007478 <prvInsertBlockIntoFreeList+0xb0>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	429a      	cmp	r2, r3
 8007428:	d00d      	beq.n	8007446 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	441a      	add	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	601a      	str	r2, [r3, #0]
 8007444:	e008      	b.n	8007458 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007446:	4b0c      	ldr	r3, [pc, #48]	; (8007478 <prvInsertBlockIntoFreeList+0xb0>)
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	e003      	b.n	8007458 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007458:	68fa      	ldr	r2, [r7, #12]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	429a      	cmp	r2, r3
 800745e:	d002      	beq.n	8007466 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007466:	bf00      	nop
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	20004b0c 	.word	0x20004b0c
 8007478:	20004b14 	.word	0x20004b14

0800747c <__errno>:
 800747c:	4b01      	ldr	r3, [pc, #4]	; (8007484 <__errno+0x8>)
 800747e:	6818      	ldr	r0, [r3, #0]
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	20000028 	.word	0x20000028

08007488 <__libc_init_array>:
 8007488:	b570      	push	{r4, r5, r6, lr}
 800748a:	4d0d      	ldr	r5, [pc, #52]	; (80074c0 <__libc_init_array+0x38>)
 800748c:	4c0d      	ldr	r4, [pc, #52]	; (80074c4 <__libc_init_array+0x3c>)
 800748e:	1b64      	subs	r4, r4, r5
 8007490:	10a4      	asrs	r4, r4, #2
 8007492:	2600      	movs	r6, #0
 8007494:	42a6      	cmp	r6, r4
 8007496:	d109      	bne.n	80074ac <__libc_init_array+0x24>
 8007498:	4d0b      	ldr	r5, [pc, #44]	; (80074c8 <__libc_init_array+0x40>)
 800749a:	4c0c      	ldr	r4, [pc, #48]	; (80074cc <__libc_init_array+0x44>)
 800749c:	f002 fcf0 	bl	8009e80 <_init>
 80074a0:	1b64      	subs	r4, r4, r5
 80074a2:	10a4      	asrs	r4, r4, #2
 80074a4:	2600      	movs	r6, #0
 80074a6:	42a6      	cmp	r6, r4
 80074a8:	d105      	bne.n	80074b6 <__libc_init_array+0x2e>
 80074aa:	bd70      	pop	{r4, r5, r6, pc}
 80074ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80074b0:	4798      	blx	r3
 80074b2:	3601      	adds	r6, #1
 80074b4:	e7ee      	b.n	8007494 <__libc_init_array+0xc>
 80074b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ba:	4798      	blx	r3
 80074bc:	3601      	adds	r6, #1
 80074be:	e7f2      	b.n	80074a6 <__libc_init_array+0x1e>
 80074c0:	0800a30c 	.word	0x0800a30c
 80074c4:	0800a30c 	.word	0x0800a30c
 80074c8:	0800a30c 	.word	0x0800a30c
 80074cc:	0800a310 	.word	0x0800a310

080074d0 <memcpy>:
 80074d0:	440a      	add	r2, r1
 80074d2:	4291      	cmp	r1, r2
 80074d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074d8:	d100      	bne.n	80074dc <memcpy+0xc>
 80074da:	4770      	bx	lr
 80074dc:	b510      	push	{r4, lr}
 80074de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074e6:	4291      	cmp	r1, r2
 80074e8:	d1f9      	bne.n	80074de <memcpy+0xe>
 80074ea:	bd10      	pop	{r4, pc}

080074ec <memset>:
 80074ec:	4402      	add	r2, r0
 80074ee:	4603      	mov	r3, r0
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d100      	bne.n	80074f6 <memset+0xa>
 80074f4:	4770      	bx	lr
 80074f6:	f803 1b01 	strb.w	r1, [r3], #1
 80074fa:	e7f9      	b.n	80074f0 <memset+0x4>

080074fc <__cvt>:
 80074fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007500:	ec55 4b10 	vmov	r4, r5, d0
 8007504:	2d00      	cmp	r5, #0
 8007506:	460e      	mov	r6, r1
 8007508:	4619      	mov	r1, r3
 800750a:	462b      	mov	r3, r5
 800750c:	bfbb      	ittet	lt
 800750e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007512:	461d      	movlt	r5, r3
 8007514:	2300      	movge	r3, #0
 8007516:	232d      	movlt	r3, #45	; 0x2d
 8007518:	700b      	strb	r3, [r1, #0]
 800751a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800751c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007520:	4691      	mov	r9, r2
 8007522:	f023 0820 	bic.w	r8, r3, #32
 8007526:	bfbc      	itt	lt
 8007528:	4622      	movlt	r2, r4
 800752a:	4614      	movlt	r4, r2
 800752c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007530:	d005      	beq.n	800753e <__cvt+0x42>
 8007532:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007536:	d100      	bne.n	800753a <__cvt+0x3e>
 8007538:	3601      	adds	r6, #1
 800753a:	2102      	movs	r1, #2
 800753c:	e000      	b.n	8007540 <__cvt+0x44>
 800753e:	2103      	movs	r1, #3
 8007540:	ab03      	add	r3, sp, #12
 8007542:	9301      	str	r3, [sp, #4]
 8007544:	ab02      	add	r3, sp, #8
 8007546:	9300      	str	r3, [sp, #0]
 8007548:	ec45 4b10 	vmov	d0, r4, r5
 800754c:	4653      	mov	r3, sl
 800754e:	4632      	mov	r2, r6
 8007550:	f000 fcca 	bl	8007ee8 <_dtoa_r>
 8007554:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007558:	4607      	mov	r7, r0
 800755a:	d102      	bne.n	8007562 <__cvt+0x66>
 800755c:	f019 0f01 	tst.w	r9, #1
 8007560:	d022      	beq.n	80075a8 <__cvt+0xac>
 8007562:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007566:	eb07 0906 	add.w	r9, r7, r6
 800756a:	d110      	bne.n	800758e <__cvt+0x92>
 800756c:	783b      	ldrb	r3, [r7, #0]
 800756e:	2b30      	cmp	r3, #48	; 0x30
 8007570:	d10a      	bne.n	8007588 <__cvt+0x8c>
 8007572:	2200      	movs	r2, #0
 8007574:	2300      	movs	r3, #0
 8007576:	4620      	mov	r0, r4
 8007578:	4629      	mov	r1, r5
 800757a:	f7f9 fac5 	bl	8000b08 <__aeabi_dcmpeq>
 800757e:	b918      	cbnz	r0, 8007588 <__cvt+0x8c>
 8007580:	f1c6 0601 	rsb	r6, r6, #1
 8007584:	f8ca 6000 	str.w	r6, [sl]
 8007588:	f8da 3000 	ldr.w	r3, [sl]
 800758c:	4499      	add	r9, r3
 800758e:	2200      	movs	r2, #0
 8007590:	2300      	movs	r3, #0
 8007592:	4620      	mov	r0, r4
 8007594:	4629      	mov	r1, r5
 8007596:	f7f9 fab7 	bl	8000b08 <__aeabi_dcmpeq>
 800759a:	b108      	cbz	r0, 80075a0 <__cvt+0xa4>
 800759c:	f8cd 900c 	str.w	r9, [sp, #12]
 80075a0:	2230      	movs	r2, #48	; 0x30
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	454b      	cmp	r3, r9
 80075a6:	d307      	bcc.n	80075b8 <__cvt+0xbc>
 80075a8:	9b03      	ldr	r3, [sp, #12]
 80075aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80075ac:	1bdb      	subs	r3, r3, r7
 80075ae:	4638      	mov	r0, r7
 80075b0:	6013      	str	r3, [r2, #0]
 80075b2:	b004      	add	sp, #16
 80075b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075b8:	1c59      	adds	r1, r3, #1
 80075ba:	9103      	str	r1, [sp, #12]
 80075bc:	701a      	strb	r2, [r3, #0]
 80075be:	e7f0      	b.n	80075a2 <__cvt+0xa6>

080075c0 <__exponent>:
 80075c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075c2:	4603      	mov	r3, r0
 80075c4:	2900      	cmp	r1, #0
 80075c6:	bfb8      	it	lt
 80075c8:	4249      	neglt	r1, r1
 80075ca:	f803 2b02 	strb.w	r2, [r3], #2
 80075ce:	bfb4      	ite	lt
 80075d0:	222d      	movlt	r2, #45	; 0x2d
 80075d2:	222b      	movge	r2, #43	; 0x2b
 80075d4:	2909      	cmp	r1, #9
 80075d6:	7042      	strb	r2, [r0, #1]
 80075d8:	dd2a      	ble.n	8007630 <__exponent+0x70>
 80075da:	f10d 0407 	add.w	r4, sp, #7
 80075de:	46a4      	mov	ip, r4
 80075e0:	270a      	movs	r7, #10
 80075e2:	46a6      	mov	lr, r4
 80075e4:	460a      	mov	r2, r1
 80075e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80075ea:	fb07 1516 	mls	r5, r7, r6, r1
 80075ee:	3530      	adds	r5, #48	; 0x30
 80075f0:	2a63      	cmp	r2, #99	; 0x63
 80075f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80075f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80075fa:	4631      	mov	r1, r6
 80075fc:	dcf1      	bgt.n	80075e2 <__exponent+0x22>
 80075fe:	3130      	adds	r1, #48	; 0x30
 8007600:	f1ae 0502 	sub.w	r5, lr, #2
 8007604:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007608:	1c44      	adds	r4, r0, #1
 800760a:	4629      	mov	r1, r5
 800760c:	4561      	cmp	r1, ip
 800760e:	d30a      	bcc.n	8007626 <__exponent+0x66>
 8007610:	f10d 0209 	add.w	r2, sp, #9
 8007614:	eba2 020e 	sub.w	r2, r2, lr
 8007618:	4565      	cmp	r5, ip
 800761a:	bf88      	it	hi
 800761c:	2200      	movhi	r2, #0
 800761e:	4413      	add	r3, r2
 8007620:	1a18      	subs	r0, r3, r0
 8007622:	b003      	add	sp, #12
 8007624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007626:	f811 2b01 	ldrb.w	r2, [r1], #1
 800762a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800762e:	e7ed      	b.n	800760c <__exponent+0x4c>
 8007630:	2330      	movs	r3, #48	; 0x30
 8007632:	3130      	adds	r1, #48	; 0x30
 8007634:	7083      	strb	r3, [r0, #2]
 8007636:	70c1      	strb	r1, [r0, #3]
 8007638:	1d03      	adds	r3, r0, #4
 800763a:	e7f1      	b.n	8007620 <__exponent+0x60>

0800763c <_printf_float>:
 800763c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007640:	ed2d 8b02 	vpush	{d8}
 8007644:	b08d      	sub	sp, #52	; 0x34
 8007646:	460c      	mov	r4, r1
 8007648:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800764c:	4616      	mov	r6, r2
 800764e:	461f      	mov	r7, r3
 8007650:	4605      	mov	r5, r0
 8007652:	f001 fa35 	bl	8008ac0 <_localeconv_r>
 8007656:	f8d0 a000 	ldr.w	sl, [r0]
 800765a:	4650      	mov	r0, sl
 800765c:	f7f8 fdd8 	bl	8000210 <strlen>
 8007660:	2300      	movs	r3, #0
 8007662:	930a      	str	r3, [sp, #40]	; 0x28
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	9305      	str	r3, [sp, #20]
 8007668:	f8d8 3000 	ldr.w	r3, [r8]
 800766c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007670:	3307      	adds	r3, #7
 8007672:	f023 0307 	bic.w	r3, r3, #7
 8007676:	f103 0208 	add.w	r2, r3, #8
 800767a:	f8c8 2000 	str.w	r2, [r8]
 800767e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007682:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007686:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800768a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800768e:	9307      	str	r3, [sp, #28]
 8007690:	f8cd 8018 	str.w	r8, [sp, #24]
 8007694:	ee08 0a10 	vmov	s16, r0
 8007698:	4b9f      	ldr	r3, [pc, #636]	; (8007918 <_printf_float+0x2dc>)
 800769a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800769e:	f04f 32ff 	mov.w	r2, #4294967295
 80076a2:	f7f9 fa63 	bl	8000b6c <__aeabi_dcmpun>
 80076a6:	bb88      	cbnz	r0, 800770c <_printf_float+0xd0>
 80076a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076ac:	4b9a      	ldr	r3, [pc, #616]	; (8007918 <_printf_float+0x2dc>)
 80076ae:	f04f 32ff 	mov.w	r2, #4294967295
 80076b2:	f7f9 fa3d 	bl	8000b30 <__aeabi_dcmple>
 80076b6:	bb48      	cbnz	r0, 800770c <_printf_float+0xd0>
 80076b8:	2200      	movs	r2, #0
 80076ba:	2300      	movs	r3, #0
 80076bc:	4640      	mov	r0, r8
 80076be:	4649      	mov	r1, r9
 80076c0:	f7f9 fa2c 	bl	8000b1c <__aeabi_dcmplt>
 80076c4:	b110      	cbz	r0, 80076cc <_printf_float+0x90>
 80076c6:	232d      	movs	r3, #45	; 0x2d
 80076c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076cc:	4b93      	ldr	r3, [pc, #588]	; (800791c <_printf_float+0x2e0>)
 80076ce:	4894      	ldr	r0, [pc, #592]	; (8007920 <_printf_float+0x2e4>)
 80076d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80076d4:	bf94      	ite	ls
 80076d6:	4698      	movls	r8, r3
 80076d8:	4680      	movhi	r8, r0
 80076da:	2303      	movs	r3, #3
 80076dc:	6123      	str	r3, [r4, #16]
 80076de:	9b05      	ldr	r3, [sp, #20]
 80076e0:	f023 0204 	bic.w	r2, r3, #4
 80076e4:	6022      	str	r2, [r4, #0]
 80076e6:	f04f 0900 	mov.w	r9, #0
 80076ea:	9700      	str	r7, [sp, #0]
 80076ec:	4633      	mov	r3, r6
 80076ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80076f0:	4621      	mov	r1, r4
 80076f2:	4628      	mov	r0, r5
 80076f4:	f000 f9d8 	bl	8007aa8 <_printf_common>
 80076f8:	3001      	adds	r0, #1
 80076fa:	f040 8090 	bne.w	800781e <_printf_float+0x1e2>
 80076fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007702:	b00d      	add	sp, #52	; 0x34
 8007704:	ecbd 8b02 	vpop	{d8}
 8007708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770c:	4642      	mov	r2, r8
 800770e:	464b      	mov	r3, r9
 8007710:	4640      	mov	r0, r8
 8007712:	4649      	mov	r1, r9
 8007714:	f7f9 fa2a 	bl	8000b6c <__aeabi_dcmpun>
 8007718:	b140      	cbz	r0, 800772c <_printf_float+0xf0>
 800771a:	464b      	mov	r3, r9
 800771c:	2b00      	cmp	r3, #0
 800771e:	bfbc      	itt	lt
 8007720:	232d      	movlt	r3, #45	; 0x2d
 8007722:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007726:	487f      	ldr	r0, [pc, #508]	; (8007924 <_printf_float+0x2e8>)
 8007728:	4b7f      	ldr	r3, [pc, #508]	; (8007928 <_printf_float+0x2ec>)
 800772a:	e7d1      	b.n	80076d0 <_printf_float+0x94>
 800772c:	6863      	ldr	r3, [r4, #4]
 800772e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007732:	9206      	str	r2, [sp, #24]
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	d13f      	bne.n	80077b8 <_printf_float+0x17c>
 8007738:	2306      	movs	r3, #6
 800773a:	6063      	str	r3, [r4, #4]
 800773c:	9b05      	ldr	r3, [sp, #20]
 800773e:	6861      	ldr	r1, [r4, #4]
 8007740:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007744:	2300      	movs	r3, #0
 8007746:	9303      	str	r3, [sp, #12]
 8007748:	ab0a      	add	r3, sp, #40	; 0x28
 800774a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800774e:	ab09      	add	r3, sp, #36	; 0x24
 8007750:	ec49 8b10 	vmov	d0, r8, r9
 8007754:	9300      	str	r3, [sp, #0]
 8007756:	6022      	str	r2, [r4, #0]
 8007758:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800775c:	4628      	mov	r0, r5
 800775e:	f7ff fecd 	bl	80074fc <__cvt>
 8007762:	9b06      	ldr	r3, [sp, #24]
 8007764:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007766:	2b47      	cmp	r3, #71	; 0x47
 8007768:	4680      	mov	r8, r0
 800776a:	d108      	bne.n	800777e <_printf_float+0x142>
 800776c:	1cc8      	adds	r0, r1, #3
 800776e:	db02      	blt.n	8007776 <_printf_float+0x13a>
 8007770:	6863      	ldr	r3, [r4, #4]
 8007772:	4299      	cmp	r1, r3
 8007774:	dd41      	ble.n	80077fa <_printf_float+0x1be>
 8007776:	f1ab 0b02 	sub.w	fp, fp, #2
 800777a:	fa5f fb8b 	uxtb.w	fp, fp
 800777e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007782:	d820      	bhi.n	80077c6 <_printf_float+0x18a>
 8007784:	3901      	subs	r1, #1
 8007786:	465a      	mov	r2, fp
 8007788:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800778c:	9109      	str	r1, [sp, #36]	; 0x24
 800778e:	f7ff ff17 	bl	80075c0 <__exponent>
 8007792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007794:	1813      	adds	r3, r2, r0
 8007796:	2a01      	cmp	r2, #1
 8007798:	4681      	mov	r9, r0
 800779a:	6123      	str	r3, [r4, #16]
 800779c:	dc02      	bgt.n	80077a4 <_printf_float+0x168>
 800779e:	6822      	ldr	r2, [r4, #0]
 80077a0:	07d2      	lsls	r2, r2, #31
 80077a2:	d501      	bpl.n	80077a8 <_printf_float+0x16c>
 80077a4:	3301      	adds	r3, #1
 80077a6:	6123      	str	r3, [r4, #16]
 80077a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d09c      	beq.n	80076ea <_printf_float+0xae>
 80077b0:	232d      	movs	r3, #45	; 0x2d
 80077b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077b6:	e798      	b.n	80076ea <_printf_float+0xae>
 80077b8:	9a06      	ldr	r2, [sp, #24]
 80077ba:	2a47      	cmp	r2, #71	; 0x47
 80077bc:	d1be      	bne.n	800773c <_printf_float+0x100>
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1bc      	bne.n	800773c <_printf_float+0x100>
 80077c2:	2301      	movs	r3, #1
 80077c4:	e7b9      	b.n	800773a <_printf_float+0xfe>
 80077c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80077ca:	d118      	bne.n	80077fe <_printf_float+0x1c2>
 80077cc:	2900      	cmp	r1, #0
 80077ce:	6863      	ldr	r3, [r4, #4]
 80077d0:	dd0b      	ble.n	80077ea <_printf_float+0x1ae>
 80077d2:	6121      	str	r1, [r4, #16]
 80077d4:	b913      	cbnz	r3, 80077dc <_printf_float+0x1a0>
 80077d6:	6822      	ldr	r2, [r4, #0]
 80077d8:	07d0      	lsls	r0, r2, #31
 80077da:	d502      	bpl.n	80077e2 <_printf_float+0x1a6>
 80077dc:	3301      	adds	r3, #1
 80077de:	440b      	add	r3, r1
 80077e0:	6123      	str	r3, [r4, #16]
 80077e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80077e4:	f04f 0900 	mov.w	r9, #0
 80077e8:	e7de      	b.n	80077a8 <_printf_float+0x16c>
 80077ea:	b913      	cbnz	r3, 80077f2 <_printf_float+0x1b6>
 80077ec:	6822      	ldr	r2, [r4, #0]
 80077ee:	07d2      	lsls	r2, r2, #31
 80077f0:	d501      	bpl.n	80077f6 <_printf_float+0x1ba>
 80077f2:	3302      	adds	r3, #2
 80077f4:	e7f4      	b.n	80077e0 <_printf_float+0x1a4>
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7f2      	b.n	80077e0 <_printf_float+0x1a4>
 80077fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80077fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007800:	4299      	cmp	r1, r3
 8007802:	db05      	blt.n	8007810 <_printf_float+0x1d4>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	6121      	str	r1, [r4, #16]
 8007808:	07d8      	lsls	r0, r3, #31
 800780a:	d5ea      	bpl.n	80077e2 <_printf_float+0x1a6>
 800780c:	1c4b      	adds	r3, r1, #1
 800780e:	e7e7      	b.n	80077e0 <_printf_float+0x1a4>
 8007810:	2900      	cmp	r1, #0
 8007812:	bfd4      	ite	le
 8007814:	f1c1 0202 	rsble	r2, r1, #2
 8007818:	2201      	movgt	r2, #1
 800781a:	4413      	add	r3, r2
 800781c:	e7e0      	b.n	80077e0 <_printf_float+0x1a4>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	055a      	lsls	r2, r3, #21
 8007822:	d407      	bmi.n	8007834 <_printf_float+0x1f8>
 8007824:	6923      	ldr	r3, [r4, #16]
 8007826:	4642      	mov	r2, r8
 8007828:	4631      	mov	r1, r6
 800782a:	4628      	mov	r0, r5
 800782c:	47b8      	blx	r7
 800782e:	3001      	adds	r0, #1
 8007830:	d12c      	bne.n	800788c <_printf_float+0x250>
 8007832:	e764      	b.n	80076fe <_printf_float+0xc2>
 8007834:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007838:	f240 80e0 	bls.w	80079fc <_printf_float+0x3c0>
 800783c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007840:	2200      	movs	r2, #0
 8007842:	2300      	movs	r3, #0
 8007844:	f7f9 f960 	bl	8000b08 <__aeabi_dcmpeq>
 8007848:	2800      	cmp	r0, #0
 800784a:	d034      	beq.n	80078b6 <_printf_float+0x27a>
 800784c:	4a37      	ldr	r2, [pc, #220]	; (800792c <_printf_float+0x2f0>)
 800784e:	2301      	movs	r3, #1
 8007850:	4631      	mov	r1, r6
 8007852:	4628      	mov	r0, r5
 8007854:	47b8      	blx	r7
 8007856:	3001      	adds	r0, #1
 8007858:	f43f af51 	beq.w	80076fe <_printf_float+0xc2>
 800785c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007860:	429a      	cmp	r2, r3
 8007862:	db02      	blt.n	800786a <_printf_float+0x22e>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	07d8      	lsls	r0, r3, #31
 8007868:	d510      	bpl.n	800788c <_printf_float+0x250>
 800786a:	ee18 3a10 	vmov	r3, s16
 800786e:	4652      	mov	r2, sl
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	47b8      	blx	r7
 8007876:	3001      	adds	r0, #1
 8007878:	f43f af41 	beq.w	80076fe <_printf_float+0xc2>
 800787c:	f04f 0800 	mov.w	r8, #0
 8007880:	f104 091a 	add.w	r9, r4, #26
 8007884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007886:	3b01      	subs	r3, #1
 8007888:	4543      	cmp	r3, r8
 800788a:	dc09      	bgt.n	80078a0 <_printf_float+0x264>
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	079b      	lsls	r3, r3, #30
 8007890:	f100 8105 	bmi.w	8007a9e <_printf_float+0x462>
 8007894:	68e0      	ldr	r0, [r4, #12]
 8007896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007898:	4298      	cmp	r0, r3
 800789a:	bfb8      	it	lt
 800789c:	4618      	movlt	r0, r3
 800789e:	e730      	b.n	8007702 <_printf_float+0xc6>
 80078a0:	2301      	movs	r3, #1
 80078a2:	464a      	mov	r2, r9
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	f43f af27 	beq.w	80076fe <_printf_float+0xc2>
 80078b0:	f108 0801 	add.w	r8, r8, #1
 80078b4:	e7e6      	b.n	8007884 <_printf_float+0x248>
 80078b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dc39      	bgt.n	8007930 <_printf_float+0x2f4>
 80078bc:	4a1b      	ldr	r2, [pc, #108]	; (800792c <_printf_float+0x2f0>)
 80078be:	2301      	movs	r3, #1
 80078c0:	4631      	mov	r1, r6
 80078c2:	4628      	mov	r0, r5
 80078c4:	47b8      	blx	r7
 80078c6:	3001      	adds	r0, #1
 80078c8:	f43f af19 	beq.w	80076fe <_printf_float+0xc2>
 80078cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078d0:	4313      	orrs	r3, r2
 80078d2:	d102      	bne.n	80078da <_printf_float+0x29e>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	07d9      	lsls	r1, r3, #31
 80078d8:	d5d8      	bpl.n	800788c <_printf_float+0x250>
 80078da:	ee18 3a10 	vmov	r3, s16
 80078de:	4652      	mov	r2, sl
 80078e0:	4631      	mov	r1, r6
 80078e2:	4628      	mov	r0, r5
 80078e4:	47b8      	blx	r7
 80078e6:	3001      	adds	r0, #1
 80078e8:	f43f af09 	beq.w	80076fe <_printf_float+0xc2>
 80078ec:	f04f 0900 	mov.w	r9, #0
 80078f0:	f104 0a1a 	add.w	sl, r4, #26
 80078f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f6:	425b      	negs	r3, r3
 80078f8:	454b      	cmp	r3, r9
 80078fa:	dc01      	bgt.n	8007900 <_printf_float+0x2c4>
 80078fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078fe:	e792      	b.n	8007826 <_printf_float+0x1ea>
 8007900:	2301      	movs	r3, #1
 8007902:	4652      	mov	r2, sl
 8007904:	4631      	mov	r1, r6
 8007906:	4628      	mov	r0, r5
 8007908:	47b8      	blx	r7
 800790a:	3001      	adds	r0, #1
 800790c:	f43f aef7 	beq.w	80076fe <_printf_float+0xc2>
 8007910:	f109 0901 	add.w	r9, r9, #1
 8007914:	e7ee      	b.n	80078f4 <_printf_float+0x2b8>
 8007916:	bf00      	nop
 8007918:	7fefffff 	.word	0x7fefffff
 800791c:	08009f24 	.word	0x08009f24
 8007920:	08009f28 	.word	0x08009f28
 8007924:	08009f30 	.word	0x08009f30
 8007928:	08009f2c 	.word	0x08009f2c
 800792c:	08009f34 	.word	0x08009f34
 8007930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007932:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007934:	429a      	cmp	r2, r3
 8007936:	bfa8      	it	ge
 8007938:	461a      	movge	r2, r3
 800793a:	2a00      	cmp	r2, #0
 800793c:	4691      	mov	r9, r2
 800793e:	dc37      	bgt.n	80079b0 <_printf_float+0x374>
 8007940:	f04f 0b00 	mov.w	fp, #0
 8007944:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007948:	f104 021a 	add.w	r2, r4, #26
 800794c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800794e:	9305      	str	r3, [sp, #20]
 8007950:	eba3 0309 	sub.w	r3, r3, r9
 8007954:	455b      	cmp	r3, fp
 8007956:	dc33      	bgt.n	80079c0 <_printf_float+0x384>
 8007958:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800795c:	429a      	cmp	r2, r3
 800795e:	db3b      	blt.n	80079d8 <_printf_float+0x39c>
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	07da      	lsls	r2, r3, #31
 8007964:	d438      	bmi.n	80079d8 <_printf_float+0x39c>
 8007966:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007968:	9b05      	ldr	r3, [sp, #20]
 800796a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	eba2 0901 	sub.w	r9, r2, r1
 8007972:	4599      	cmp	r9, r3
 8007974:	bfa8      	it	ge
 8007976:	4699      	movge	r9, r3
 8007978:	f1b9 0f00 	cmp.w	r9, #0
 800797c:	dc35      	bgt.n	80079ea <_printf_float+0x3ae>
 800797e:	f04f 0800 	mov.w	r8, #0
 8007982:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007986:	f104 0a1a 	add.w	sl, r4, #26
 800798a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800798e:	1a9b      	subs	r3, r3, r2
 8007990:	eba3 0309 	sub.w	r3, r3, r9
 8007994:	4543      	cmp	r3, r8
 8007996:	f77f af79 	ble.w	800788c <_printf_float+0x250>
 800799a:	2301      	movs	r3, #1
 800799c:	4652      	mov	r2, sl
 800799e:	4631      	mov	r1, r6
 80079a0:	4628      	mov	r0, r5
 80079a2:	47b8      	blx	r7
 80079a4:	3001      	adds	r0, #1
 80079a6:	f43f aeaa 	beq.w	80076fe <_printf_float+0xc2>
 80079aa:	f108 0801 	add.w	r8, r8, #1
 80079ae:	e7ec      	b.n	800798a <_printf_float+0x34e>
 80079b0:	4613      	mov	r3, r2
 80079b2:	4631      	mov	r1, r6
 80079b4:	4642      	mov	r2, r8
 80079b6:	4628      	mov	r0, r5
 80079b8:	47b8      	blx	r7
 80079ba:	3001      	adds	r0, #1
 80079bc:	d1c0      	bne.n	8007940 <_printf_float+0x304>
 80079be:	e69e      	b.n	80076fe <_printf_float+0xc2>
 80079c0:	2301      	movs	r3, #1
 80079c2:	4631      	mov	r1, r6
 80079c4:	4628      	mov	r0, r5
 80079c6:	9205      	str	r2, [sp, #20]
 80079c8:	47b8      	blx	r7
 80079ca:	3001      	adds	r0, #1
 80079cc:	f43f ae97 	beq.w	80076fe <_printf_float+0xc2>
 80079d0:	9a05      	ldr	r2, [sp, #20]
 80079d2:	f10b 0b01 	add.w	fp, fp, #1
 80079d6:	e7b9      	b.n	800794c <_printf_float+0x310>
 80079d8:	ee18 3a10 	vmov	r3, s16
 80079dc:	4652      	mov	r2, sl
 80079de:	4631      	mov	r1, r6
 80079e0:	4628      	mov	r0, r5
 80079e2:	47b8      	blx	r7
 80079e4:	3001      	adds	r0, #1
 80079e6:	d1be      	bne.n	8007966 <_printf_float+0x32a>
 80079e8:	e689      	b.n	80076fe <_printf_float+0xc2>
 80079ea:	9a05      	ldr	r2, [sp, #20]
 80079ec:	464b      	mov	r3, r9
 80079ee:	4442      	add	r2, r8
 80079f0:	4631      	mov	r1, r6
 80079f2:	4628      	mov	r0, r5
 80079f4:	47b8      	blx	r7
 80079f6:	3001      	adds	r0, #1
 80079f8:	d1c1      	bne.n	800797e <_printf_float+0x342>
 80079fa:	e680      	b.n	80076fe <_printf_float+0xc2>
 80079fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079fe:	2a01      	cmp	r2, #1
 8007a00:	dc01      	bgt.n	8007a06 <_printf_float+0x3ca>
 8007a02:	07db      	lsls	r3, r3, #31
 8007a04:	d538      	bpl.n	8007a78 <_printf_float+0x43c>
 8007a06:	2301      	movs	r3, #1
 8007a08:	4642      	mov	r2, r8
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	47b8      	blx	r7
 8007a10:	3001      	adds	r0, #1
 8007a12:	f43f ae74 	beq.w	80076fe <_printf_float+0xc2>
 8007a16:	ee18 3a10 	vmov	r3, s16
 8007a1a:	4652      	mov	r2, sl
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4628      	mov	r0, r5
 8007a20:	47b8      	blx	r7
 8007a22:	3001      	adds	r0, #1
 8007a24:	f43f ae6b 	beq.w	80076fe <_printf_float+0xc2>
 8007a28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	2300      	movs	r3, #0
 8007a30:	f7f9 f86a 	bl	8000b08 <__aeabi_dcmpeq>
 8007a34:	b9d8      	cbnz	r0, 8007a6e <_printf_float+0x432>
 8007a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a38:	f108 0201 	add.w	r2, r8, #1
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	4631      	mov	r1, r6
 8007a40:	4628      	mov	r0, r5
 8007a42:	47b8      	blx	r7
 8007a44:	3001      	adds	r0, #1
 8007a46:	d10e      	bne.n	8007a66 <_printf_float+0x42a>
 8007a48:	e659      	b.n	80076fe <_printf_float+0xc2>
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	4652      	mov	r2, sl
 8007a4e:	4631      	mov	r1, r6
 8007a50:	4628      	mov	r0, r5
 8007a52:	47b8      	blx	r7
 8007a54:	3001      	adds	r0, #1
 8007a56:	f43f ae52 	beq.w	80076fe <_printf_float+0xc2>
 8007a5a:	f108 0801 	add.w	r8, r8, #1
 8007a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a60:	3b01      	subs	r3, #1
 8007a62:	4543      	cmp	r3, r8
 8007a64:	dcf1      	bgt.n	8007a4a <_printf_float+0x40e>
 8007a66:	464b      	mov	r3, r9
 8007a68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a6c:	e6dc      	b.n	8007828 <_printf_float+0x1ec>
 8007a6e:	f04f 0800 	mov.w	r8, #0
 8007a72:	f104 0a1a 	add.w	sl, r4, #26
 8007a76:	e7f2      	b.n	8007a5e <_printf_float+0x422>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4642      	mov	r2, r8
 8007a7c:	e7df      	b.n	8007a3e <_printf_float+0x402>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	464a      	mov	r2, r9
 8007a82:	4631      	mov	r1, r6
 8007a84:	4628      	mov	r0, r5
 8007a86:	47b8      	blx	r7
 8007a88:	3001      	adds	r0, #1
 8007a8a:	f43f ae38 	beq.w	80076fe <_printf_float+0xc2>
 8007a8e:	f108 0801 	add.w	r8, r8, #1
 8007a92:	68e3      	ldr	r3, [r4, #12]
 8007a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a96:	1a5b      	subs	r3, r3, r1
 8007a98:	4543      	cmp	r3, r8
 8007a9a:	dcf0      	bgt.n	8007a7e <_printf_float+0x442>
 8007a9c:	e6fa      	b.n	8007894 <_printf_float+0x258>
 8007a9e:	f04f 0800 	mov.w	r8, #0
 8007aa2:	f104 0919 	add.w	r9, r4, #25
 8007aa6:	e7f4      	b.n	8007a92 <_printf_float+0x456>

08007aa8 <_printf_common>:
 8007aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aac:	4616      	mov	r6, r2
 8007aae:	4699      	mov	r9, r3
 8007ab0:	688a      	ldr	r2, [r1, #8]
 8007ab2:	690b      	ldr	r3, [r1, #16]
 8007ab4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	bfb8      	it	lt
 8007abc:	4613      	movlt	r3, r2
 8007abe:	6033      	str	r3, [r6, #0]
 8007ac0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ac4:	4607      	mov	r7, r0
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	b10a      	cbz	r2, 8007ace <_printf_common+0x26>
 8007aca:	3301      	adds	r3, #1
 8007acc:	6033      	str	r3, [r6, #0]
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	0699      	lsls	r1, r3, #26
 8007ad2:	bf42      	ittt	mi
 8007ad4:	6833      	ldrmi	r3, [r6, #0]
 8007ad6:	3302      	addmi	r3, #2
 8007ad8:	6033      	strmi	r3, [r6, #0]
 8007ada:	6825      	ldr	r5, [r4, #0]
 8007adc:	f015 0506 	ands.w	r5, r5, #6
 8007ae0:	d106      	bne.n	8007af0 <_printf_common+0x48>
 8007ae2:	f104 0a19 	add.w	sl, r4, #25
 8007ae6:	68e3      	ldr	r3, [r4, #12]
 8007ae8:	6832      	ldr	r2, [r6, #0]
 8007aea:	1a9b      	subs	r3, r3, r2
 8007aec:	42ab      	cmp	r3, r5
 8007aee:	dc26      	bgt.n	8007b3e <_printf_common+0x96>
 8007af0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007af4:	1e13      	subs	r3, r2, #0
 8007af6:	6822      	ldr	r2, [r4, #0]
 8007af8:	bf18      	it	ne
 8007afa:	2301      	movne	r3, #1
 8007afc:	0692      	lsls	r2, r2, #26
 8007afe:	d42b      	bmi.n	8007b58 <_printf_common+0xb0>
 8007b00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b04:	4649      	mov	r1, r9
 8007b06:	4638      	mov	r0, r7
 8007b08:	47c0      	blx	r8
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	d01e      	beq.n	8007b4c <_printf_common+0xa4>
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	68e5      	ldr	r5, [r4, #12]
 8007b12:	6832      	ldr	r2, [r6, #0]
 8007b14:	f003 0306 	and.w	r3, r3, #6
 8007b18:	2b04      	cmp	r3, #4
 8007b1a:	bf08      	it	eq
 8007b1c:	1aad      	subeq	r5, r5, r2
 8007b1e:	68a3      	ldr	r3, [r4, #8]
 8007b20:	6922      	ldr	r2, [r4, #16]
 8007b22:	bf0c      	ite	eq
 8007b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b28:	2500      	movne	r5, #0
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	bfc4      	itt	gt
 8007b2e:	1a9b      	subgt	r3, r3, r2
 8007b30:	18ed      	addgt	r5, r5, r3
 8007b32:	2600      	movs	r6, #0
 8007b34:	341a      	adds	r4, #26
 8007b36:	42b5      	cmp	r5, r6
 8007b38:	d11a      	bne.n	8007b70 <_printf_common+0xc8>
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	e008      	b.n	8007b50 <_printf_common+0xa8>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	4652      	mov	r2, sl
 8007b42:	4649      	mov	r1, r9
 8007b44:	4638      	mov	r0, r7
 8007b46:	47c0      	blx	r8
 8007b48:	3001      	adds	r0, #1
 8007b4a:	d103      	bne.n	8007b54 <_printf_common+0xac>
 8007b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b54:	3501      	adds	r5, #1
 8007b56:	e7c6      	b.n	8007ae6 <_printf_common+0x3e>
 8007b58:	18e1      	adds	r1, r4, r3
 8007b5a:	1c5a      	adds	r2, r3, #1
 8007b5c:	2030      	movs	r0, #48	; 0x30
 8007b5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b62:	4422      	add	r2, r4
 8007b64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b6c:	3302      	adds	r3, #2
 8007b6e:	e7c7      	b.n	8007b00 <_printf_common+0x58>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4622      	mov	r2, r4
 8007b74:	4649      	mov	r1, r9
 8007b76:	4638      	mov	r0, r7
 8007b78:	47c0      	blx	r8
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	d0e6      	beq.n	8007b4c <_printf_common+0xa4>
 8007b7e:	3601      	adds	r6, #1
 8007b80:	e7d9      	b.n	8007b36 <_printf_common+0x8e>
	...

08007b84 <_printf_i>:
 8007b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b88:	460c      	mov	r4, r1
 8007b8a:	4691      	mov	r9, r2
 8007b8c:	7e27      	ldrb	r7, [r4, #24]
 8007b8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007b90:	2f78      	cmp	r7, #120	; 0x78
 8007b92:	4680      	mov	r8, r0
 8007b94:	469a      	mov	sl, r3
 8007b96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b9a:	d807      	bhi.n	8007bac <_printf_i+0x28>
 8007b9c:	2f62      	cmp	r7, #98	; 0x62
 8007b9e:	d80a      	bhi.n	8007bb6 <_printf_i+0x32>
 8007ba0:	2f00      	cmp	r7, #0
 8007ba2:	f000 80d8 	beq.w	8007d56 <_printf_i+0x1d2>
 8007ba6:	2f58      	cmp	r7, #88	; 0x58
 8007ba8:	f000 80a3 	beq.w	8007cf2 <_printf_i+0x16e>
 8007bac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007bb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007bb4:	e03a      	b.n	8007c2c <_printf_i+0xa8>
 8007bb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007bba:	2b15      	cmp	r3, #21
 8007bbc:	d8f6      	bhi.n	8007bac <_printf_i+0x28>
 8007bbe:	a001      	add	r0, pc, #4	; (adr r0, 8007bc4 <_printf_i+0x40>)
 8007bc0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007bc4:	08007c1d 	.word	0x08007c1d
 8007bc8:	08007c31 	.word	0x08007c31
 8007bcc:	08007bad 	.word	0x08007bad
 8007bd0:	08007bad 	.word	0x08007bad
 8007bd4:	08007bad 	.word	0x08007bad
 8007bd8:	08007bad 	.word	0x08007bad
 8007bdc:	08007c31 	.word	0x08007c31
 8007be0:	08007bad 	.word	0x08007bad
 8007be4:	08007bad 	.word	0x08007bad
 8007be8:	08007bad 	.word	0x08007bad
 8007bec:	08007bad 	.word	0x08007bad
 8007bf0:	08007d3d 	.word	0x08007d3d
 8007bf4:	08007c61 	.word	0x08007c61
 8007bf8:	08007d1f 	.word	0x08007d1f
 8007bfc:	08007bad 	.word	0x08007bad
 8007c00:	08007bad 	.word	0x08007bad
 8007c04:	08007d5f 	.word	0x08007d5f
 8007c08:	08007bad 	.word	0x08007bad
 8007c0c:	08007c61 	.word	0x08007c61
 8007c10:	08007bad 	.word	0x08007bad
 8007c14:	08007bad 	.word	0x08007bad
 8007c18:	08007d27 	.word	0x08007d27
 8007c1c:	680b      	ldr	r3, [r1, #0]
 8007c1e:	1d1a      	adds	r2, r3, #4
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	600a      	str	r2, [r1, #0]
 8007c24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e0a3      	b.n	8007d78 <_printf_i+0x1f4>
 8007c30:	6825      	ldr	r5, [r4, #0]
 8007c32:	6808      	ldr	r0, [r1, #0]
 8007c34:	062e      	lsls	r6, r5, #24
 8007c36:	f100 0304 	add.w	r3, r0, #4
 8007c3a:	d50a      	bpl.n	8007c52 <_printf_i+0xce>
 8007c3c:	6805      	ldr	r5, [r0, #0]
 8007c3e:	600b      	str	r3, [r1, #0]
 8007c40:	2d00      	cmp	r5, #0
 8007c42:	da03      	bge.n	8007c4c <_printf_i+0xc8>
 8007c44:	232d      	movs	r3, #45	; 0x2d
 8007c46:	426d      	negs	r5, r5
 8007c48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c4c:	485e      	ldr	r0, [pc, #376]	; (8007dc8 <_printf_i+0x244>)
 8007c4e:	230a      	movs	r3, #10
 8007c50:	e019      	b.n	8007c86 <_printf_i+0x102>
 8007c52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007c56:	6805      	ldr	r5, [r0, #0]
 8007c58:	600b      	str	r3, [r1, #0]
 8007c5a:	bf18      	it	ne
 8007c5c:	b22d      	sxthne	r5, r5
 8007c5e:	e7ef      	b.n	8007c40 <_printf_i+0xbc>
 8007c60:	680b      	ldr	r3, [r1, #0]
 8007c62:	6825      	ldr	r5, [r4, #0]
 8007c64:	1d18      	adds	r0, r3, #4
 8007c66:	6008      	str	r0, [r1, #0]
 8007c68:	0628      	lsls	r0, r5, #24
 8007c6a:	d501      	bpl.n	8007c70 <_printf_i+0xec>
 8007c6c:	681d      	ldr	r5, [r3, #0]
 8007c6e:	e002      	b.n	8007c76 <_printf_i+0xf2>
 8007c70:	0669      	lsls	r1, r5, #25
 8007c72:	d5fb      	bpl.n	8007c6c <_printf_i+0xe8>
 8007c74:	881d      	ldrh	r5, [r3, #0]
 8007c76:	4854      	ldr	r0, [pc, #336]	; (8007dc8 <_printf_i+0x244>)
 8007c78:	2f6f      	cmp	r7, #111	; 0x6f
 8007c7a:	bf0c      	ite	eq
 8007c7c:	2308      	moveq	r3, #8
 8007c7e:	230a      	movne	r3, #10
 8007c80:	2100      	movs	r1, #0
 8007c82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c86:	6866      	ldr	r6, [r4, #4]
 8007c88:	60a6      	str	r6, [r4, #8]
 8007c8a:	2e00      	cmp	r6, #0
 8007c8c:	bfa2      	ittt	ge
 8007c8e:	6821      	ldrge	r1, [r4, #0]
 8007c90:	f021 0104 	bicge.w	r1, r1, #4
 8007c94:	6021      	strge	r1, [r4, #0]
 8007c96:	b90d      	cbnz	r5, 8007c9c <_printf_i+0x118>
 8007c98:	2e00      	cmp	r6, #0
 8007c9a:	d04d      	beq.n	8007d38 <_printf_i+0x1b4>
 8007c9c:	4616      	mov	r6, r2
 8007c9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ca2:	fb03 5711 	mls	r7, r3, r1, r5
 8007ca6:	5dc7      	ldrb	r7, [r0, r7]
 8007ca8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007cac:	462f      	mov	r7, r5
 8007cae:	42bb      	cmp	r3, r7
 8007cb0:	460d      	mov	r5, r1
 8007cb2:	d9f4      	bls.n	8007c9e <_printf_i+0x11a>
 8007cb4:	2b08      	cmp	r3, #8
 8007cb6:	d10b      	bne.n	8007cd0 <_printf_i+0x14c>
 8007cb8:	6823      	ldr	r3, [r4, #0]
 8007cba:	07df      	lsls	r7, r3, #31
 8007cbc:	d508      	bpl.n	8007cd0 <_printf_i+0x14c>
 8007cbe:	6923      	ldr	r3, [r4, #16]
 8007cc0:	6861      	ldr	r1, [r4, #4]
 8007cc2:	4299      	cmp	r1, r3
 8007cc4:	bfde      	ittt	le
 8007cc6:	2330      	movle	r3, #48	; 0x30
 8007cc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ccc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cd0:	1b92      	subs	r2, r2, r6
 8007cd2:	6122      	str	r2, [r4, #16]
 8007cd4:	f8cd a000 	str.w	sl, [sp]
 8007cd8:	464b      	mov	r3, r9
 8007cda:	aa03      	add	r2, sp, #12
 8007cdc:	4621      	mov	r1, r4
 8007cde:	4640      	mov	r0, r8
 8007ce0:	f7ff fee2 	bl	8007aa8 <_printf_common>
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d14c      	bne.n	8007d82 <_printf_i+0x1fe>
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	b004      	add	sp, #16
 8007cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cf2:	4835      	ldr	r0, [pc, #212]	; (8007dc8 <_printf_i+0x244>)
 8007cf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007cf8:	6823      	ldr	r3, [r4, #0]
 8007cfa:	680e      	ldr	r6, [r1, #0]
 8007cfc:	061f      	lsls	r7, r3, #24
 8007cfe:	f856 5b04 	ldr.w	r5, [r6], #4
 8007d02:	600e      	str	r6, [r1, #0]
 8007d04:	d514      	bpl.n	8007d30 <_printf_i+0x1ac>
 8007d06:	07d9      	lsls	r1, r3, #31
 8007d08:	bf44      	itt	mi
 8007d0a:	f043 0320 	orrmi.w	r3, r3, #32
 8007d0e:	6023      	strmi	r3, [r4, #0]
 8007d10:	b91d      	cbnz	r5, 8007d1a <_printf_i+0x196>
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	f023 0320 	bic.w	r3, r3, #32
 8007d18:	6023      	str	r3, [r4, #0]
 8007d1a:	2310      	movs	r3, #16
 8007d1c:	e7b0      	b.n	8007c80 <_printf_i+0xfc>
 8007d1e:	6823      	ldr	r3, [r4, #0]
 8007d20:	f043 0320 	orr.w	r3, r3, #32
 8007d24:	6023      	str	r3, [r4, #0]
 8007d26:	2378      	movs	r3, #120	; 0x78
 8007d28:	4828      	ldr	r0, [pc, #160]	; (8007dcc <_printf_i+0x248>)
 8007d2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d2e:	e7e3      	b.n	8007cf8 <_printf_i+0x174>
 8007d30:	065e      	lsls	r6, r3, #25
 8007d32:	bf48      	it	mi
 8007d34:	b2ad      	uxthmi	r5, r5
 8007d36:	e7e6      	b.n	8007d06 <_printf_i+0x182>
 8007d38:	4616      	mov	r6, r2
 8007d3a:	e7bb      	b.n	8007cb4 <_printf_i+0x130>
 8007d3c:	680b      	ldr	r3, [r1, #0]
 8007d3e:	6826      	ldr	r6, [r4, #0]
 8007d40:	6960      	ldr	r0, [r4, #20]
 8007d42:	1d1d      	adds	r5, r3, #4
 8007d44:	600d      	str	r5, [r1, #0]
 8007d46:	0635      	lsls	r5, r6, #24
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	d501      	bpl.n	8007d50 <_printf_i+0x1cc>
 8007d4c:	6018      	str	r0, [r3, #0]
 8007d4e:	e002      	b.n	8007d56 <_printf_i+0x1d2>
 8007d50:	0671      	lsls	r1, r6, #25
 8007d52:	d5fb      	bpl.n	8007d4c <_printf_i+0x1c8>
 8007d54:	8018      	strh	r0, [r3, #0]
 8007d56:	2300      	movs	r3, #0
 8007d58:	6123      	str	r3, [r4, #16]
 8007d5a:	4616      	mov	r6, r2
 8007d5c:	e7ba      	b.n	8007cd4 <_printf_i+0x150>
 8007d5e:	680b      	ldr	r3, [r1, #0]
 8007d60:	1d1a      	adds	r2, r3, #4
 8007d62:	600a      	str	r2, [r1, #0]
 8007d64:	681e      	ldr	r6, [r3, #0]
 8007d66:	6862      	ldr	r2, [r4, #4]
 8007d68:	2100      	movs	r1, #0
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7f8 fa58 	bl	8000220 <memchr>
 8007d70:	b108      	cbz	r0, 8007d76 <_printf_i+0x1f2>
 8007d72:	1b80      	subs	r0, r0, r6
 8007d74:	6060      	str	r0, [r4, #4]
 8007d76:	6863      	ldr	r3, [r4, #4]
 8007d78:	6123      	str	r3, [r4, #16]
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d80:	e7a8      	b.n	8007cd4 <_printf_i+0x150>
 8007d82:	6923      	ldr	r3, [r4, #16]
 8007d84:	4632      	mov	r2, r6
 8007d86:	4649      	mov	r1, r9
 8007d88:	4640      	mov	r0, r8
 8007d8a:	47d0      	blx	sl
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d0ab      	beq.n	8007ce8 <_printf_i+0x164>
 8007d90:	6823      	ldr	r3, [r4, #0]
 8007d92:	079b      	lsls	r3, r3, #30
 8007d94:	d413      	bmi.n	8007dbe <_printf_i+0x23a>
 8007d96:	68e0      	ldr	r0, [r4, #12]
 8007d98:	9b03      	ldr	r3, [sp, #12]
 8007d9a:	4298      	cmp	r0, r3
 8007d9c:	bfb8      	it	lt
 8007d9e:	4618      	movlt	r0, r3
 8007da0:	e7a4      	b.n	8007cec <_printf_i+0x168>
 8007da2:	2301      	movs	r3, #1
 8007da4:	4632      	mov	r2, r6
 8007da6:	4649      	mov	r1, r9
 8007da8:	4640      	mov	r0, r8
 8007daa:	47d0      	blx	sl
 8007dac:	3001      	adds	r0, #1
 8007dae:	d09b      	beq.n	8007ce8 <_printf_i+0x164>
 8007db0:	3501      	adds	r5, #1
 8007db2:	68e3      	ldr	r3, [r4, #12]
 8007db4:	9903      	ldr	r1, [sp, #12]
 8007db6:	1a5b      	subs	r3, r3, r1
 8007db8:	42ab      	cmp	r3, r5
 8007dba:	dcf2      	bgt.n	8007da2 <_printf_i+0x21e>
 8007dbc:	e7eb      	b.n	8007d96 <_printf_i+0x212>
 8007dbe:	2500      	movs	r5, #0
 8007dc0:	f104 0619 	add.w	r6, r4, #25
 8007dc4:	e7f5      	b.n	8007db2 <_printf_i+0x22e>
 8007dc6:	bf00      	nop
 8007dc8:	08009f36 	.word	0x08009f36
 8007dcc:	08009f47 	.word	0x08009f47

08007dd0 <quorem>:
 8007dd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd4:	6903      	ldr	r3, [r0, #16]
 8007dd6:	690c      	ldr	r4, [r1, #16]
 8007dd8:	42a3      	cmp	r3, r4
 8007dda:	4607      	mov	r7, r0
 8007ddc:	f2c0 8081 	blt.w	8007ee2 <quorem+0x112>
 8007de0:	3c01      	subs	r4, #1
 8007de2:	f101 0814 	add.w	r8, r1, #20
 8007de6:	f100 0514 	add.w	r5, r0, #20
 8007dea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dee:	9301      	str	r3, [sp, #4]
 8007df0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007df4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e04:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e08:	d331      	bcc.n	8007e6e <quorem+0x9e>
 8007e0a:	f04f 0e00 	mov.w	lr, #0
 8007e0e:	4640      	mov	r0, r8
 8007e10:	46ac      	mov	ip, r5
 8007e12:	46f2      	mov	sl, lr
 8007e14:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e18:	b293      	uxth	r3, r2
 8007e1a:	fb06 e303 	mla	r3, r6, r3, lr
 8007e1e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	ebaa 0303 	sub.w	r3, sl, r3
 8007e28:	0c12      	lsrs	r2, r2, #16
 8007e2a:	f8dc a000 	ldr.w	sl, [ip]
 8007e2e:	fb06 e202 	mla	r2, r6, r2, lr
 8007e32:	fa13 f38a 	uxtah	r3, r3, sl
 8007e36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e3a:	fa1f fa82 	uxth.w	sl, r2
 8007e3e:	f8dc 2000 	ldr.w	r2, [ip]
 8007e42:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007e46:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e50:	4581      	cmp	r9, r0
 8007e52:	f84c 3b04 	str.w	r3, [ip], #4
 8007e56:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e5a:	d2db      	bcs.n	8007e14 <quorem+0x44>
 8007e5c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007e60:	b92b      	cbnz	r3, 8007e6e <quorem+0x9e>
 8007e62:	9b01      	ldr	r3, [sp, #4]
 8007e64:	3b04      	subs	r3, #4
 8007e66:	429d      	cmp	r5, r3
 8007e68:	461a      	mov	r2, r3
 8007e6a:	d32e      	bcc.n	8007eca <quorem+0xfa>
 8007e6c:	613c      	str	r4, [r7, #16]
 8007e6e:	4638      	mov	r0, r7
 8007e70:	f001 f8b0 	bl	8008fd4 <__mcmp>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	db24      	blt.n	8007ec2 <quorem+0xf2>
 8007e78:	3601      	adds	r6, #1
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	f04f 0c00 	mov.w	ip, #0
 8007e80:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e84:	f8d0 e000 	ldr.w	lr, [r0]
 8007e88:	b293      	uxth	r3, r2
 8007e8a:	ebac 0303 	sub.w	r3, ip, r3
 8007e8e:	0c12      	lsrs	r2, r2, #16
 8007e90:	fa13 f38e 	uxtah	r3, r3, lr
 8007e94:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007e98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ea2:	45c1      	cmp	r9, r8
 8007ea4:	f840 3b04 	str.w	r3, [r0], #4
 8007ea8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007eac:	d2e8      	bcs.n	8007e80 <quorem+0xb0>
 8007eae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007eb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007eb6:	b922      	cbnz	r2, 8007ec2 <quorem+0xf2>
 8007eb8:	3b04      	subs	r3, #4
 8007eba:	429d      	cmp	r5, r3
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	d30a      	bcc.n	8007ed6 <quorem+0x106>
 8007ec0:	613c      	str	r4, [r7, #16]
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	b003      	add	sp, #12
 8007ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eca:	6812      	ldr	r2, [r2, #0]
 8007ecc:	3b04      	subs	r3, #4
 8007ece:	2a00      	cmp	r2, #0
 8007ed0:	d1cc      	bne.n	8007e6c <quorem+0x9c>
 8007ed2:	3c01      	subs	r4, #1
 8007ed4:	e7c7      	b.n	8007e66 <quorem+0x96>
 8007ed6:	6812      	ldr	r2, [r2, #0]
 8007ed8:	3b04      	subs	r3, #4
 8007eda:	2a00      	cmp	r2, #0
 8007edc:	d1f0      	bne.n	8007ec0 <quorem+0xf0>
 8007ede:	3c01      	subs	r4, #1
 8007ee0:	e7eb      	b.n	8007eba <quorem+0xea>
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	e7ee      	b.n	8007ec4 <quorem+0xf4>
	...

08007ee8 <_dtoa_r>:
 8007ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eec:	ed2d 8b02 	vpush	{d8}
 8007ef0:	ec57 6b10 	vmov	r6, r7, d0
 8007ef4:	b095      	sub	sp, #84	; 0x54
 8007ef6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ef8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007efc:	9105      	str	r1, [sp, #20]
 8007efe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007f02:	4604      	mov	r4, r0
 8007f04:	9209      	str	r2, [sp, #36]	; 0x24
 8007f06:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f08:	b975      	cbnz	r5, 8007f28 <_dtoa_r+0x40>
 8007f0a:	2010      	movs	r0, #16
 8007f0c:	f000 fddc 	bl	8008ac8 <malloc>
 8007f10:	4602      	mov	r2, r0
 8007f12:	6260      	str	r0, [r4, #36]	; 0x24
 8007f14:	b920      	cbnz	r0, 8007f20 <_dtoa_r+0x38>
 8007f16:	4bb2      	ldr	r3, [pc, #712]	; (80081e0 <_dtoa_r+0x2f8>)
 8007f18:	21ea      	movs	r1, #234	; 0xea
 8007f1a:	48b2      	ldr	r0, [pc, #712]	; (80081e4 <_dtoa_r+0x2fc>)
 8007f1c:	f001 fa24 	bl	8009368 <__assert_func>
 8007f20:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f24:	6005      	str	r5, [r0, #0]
 8007f26:	60c5      	str	r5, [r0, #12]
 8007f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f2a:	6819      	ldr	r1, [r3, #0]
 8007f2c:	b151      	cbz	r1, 8007f44 <_dtoa_r+0x5c>
 8007f2e:	685a      	ldr	r2, [r3, #4]
 8007f30:	604a      	str	r2, [r1, #4]
 8007f32:	2301      	movs	r3, #1
 8007f34:	4093      	lsls	r3, r2
 8007f36:	608b      	str	r3, [r1, #8]
 8007f38:	4620      	mov	r0, r4
 8007f3a:	f000 fe0d 	bl	8008b58 <_Bfree>
 8007f3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f40:	2200      	movs	r2, #0
 8007f42:	601a      	str	r2, [r3, #0]
 8007f44:	1e3b      	subs	r3, r7, #0
 8007f46:	bfb9      	ittee	lt
 8007f48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f4c:	9303      	strlt	r3, [sp, #12]
 8007f4e:	2300      	movge	r3, #0
 8007f50:	f8c8 3000 	strge.w	r3, [r8]
 8007f54:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007f58:	4ba3      	ldr	r3, [pc, #652]	; (80081e8 <_dtoa_r+0x300>)
 8007f5a:	bfbc      	itt	lt
 8007f5c:	2201      	movlt	r2, #1
 8007f5e:	f8c8 2000 	strlt.w	r2, [r8]
 8007f62:	ea33 0309 	bics.w	r3, r3, r9
 8007f66:	d11b      	bne.n	8007fa0 <_dtoa_r+0xb8>
 8007f68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f6e:	6013      	str	r3, [r2, #0]
 8007f70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f74:	4333      	orrs	r3, r6
 8007f76:	f000 857a 	beq.w	8008a6e <_dtoa_r+0xb86>
 8007f7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f7c:	b963      	cbnz	r3, 8007f98 <_dtoa_r+0xb0>
 8007f7e:	4b9b      	ldr	r3, [pc, #620]	; (80081ec <_dtoa_r+0x304>)
 8007f80:	e024      	b.n	8007fcc <_dtoa_r+0xe4>
 8007f82:	4b9b      	ldr	r3, [pc, #620]	; (80081f0 <_dtoa_r+0x308>)
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	3308      	adds	r3, #8
 8007f88:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f8a:	6013      	str	r3, [r2, #0]
 8007f8c:	9800      	ldr	r0, [sp, #0]
 8007f8e:	b015      	add	sp, #84	; 0x54
 8007f90:	ecbd 8b02 	vpop	{d8}
 8007f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f98:	4b94      	ldr	r3, [pc, #592]	; (80081ec <_dtoa_r+0x304>)
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	3303      	adds	r3, #3
 8007f9e:	e7f3      	b.n	8007f88 <_dtoa_r+0xa0>
 8007fa0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	ec51 0b17 	vmov	r0, r1, d7
 8007faa:	2300      	movs	r3, #0
 8007fac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007fb0:	f7f8 fdaa 	bl	8000b08 <__aeabi_dcmpeq>
 8007fb4:	4680      	mov	r8, r0
 8007fb6:	b158      	cbz	r0, 8007fd0 <_dtoa_r+0xe8>
 8007fb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007fba:	2301      	movs	r3, #1
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 8551 	beq.w	8008a68 <_dtoa_r+0xb80>
 8007fc6:	488b      	ldr	r0, [pc, #556]	; (80081f4 <_dtoa_r+0x30c>)
 8007fc8:	6018      	str	r0, [r3, #0]
 8007fca:	1e43      	subs	r3, r0, #1
 8007fcc:	9300      	str	r3, [sp, #0]
 8007fce:	e7dd      	b.n	8007f8c <_dtoa_r+0xa4>
 8007fd0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007fd4:	aa12      	add	r2, sp, #72	; 0x48
 8007fd6:	a913      	add	r1, sp, #76	; 0x4c
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f001 f89f 	bl	800911c <__d2b>
 8007fde:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fe2:	4683      	mov	fp, r0
 8007fe4:	2d00      	cmp	r5, #0
 8007fe6:	d07c      	beq.n	80080e2 <_dtoa_r+0x1fa>
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007fee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ff2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007ff6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ffa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ffe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008002:	4b7d      	ldr	r3, [pc, #500]	; (80081f8 <_dtoa_r+0x310>)
 8008004:	2200      	movs	r2, #0
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 f95d 	bl	80002c8 <__aeabi_dsub>
 800800e:	a36e      	add	r3, pc, #440	; (adr r3, 80081c8 <_dtoa_r+0x2e0>)
 8008010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008014:	f7f8 fb10 	bl	8000638 <__aeabi_dmul>
 8008018:	a36d      	add	r3, pc, #436	; (adr r3, 80081d0 <_dtoa_r+0x2e8>)
 800801a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801e:	f7f8 f955 	bl	80002cc <__adddf3>
 8008022:	4606      	mov	r6, r0
 8008024:	4628      	mov	r0, r5
 8008026:	460f      	mov	r7, r1
 8008028:	f7f8 fa9c 	bl	8000564 <__aeabi_i2d>
 800802c:	a36a      	add	r3, pc, #424	; (adr r3, 80081d8 <_dtoa_r+0x2f0>)
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	f7f8 fb01 	bl	8000638 <__aeabi_dmul>
 8008036:	4602      	mov	r2, r0
 8008038:	460b      	mov	r3, r1
 800803a:	4630      	mov	r0, r6
 800803c:	4639      	mov	r1, r7
 800803e:	f7f8 f945 	bl	80002cc <__adddf3>
 8008042:	4606      	mov	r6, r0
 8008044:	460f      	mov	r7, r1
 8008046:	f7f8 fda7 	bl	8000b98 <__aeabi_d2iz>
 800804a:	2200      	movs	r2, #0
 800804c:	4682      	mov	sl, r0
 800804e:	2300      	movs	r3, #0
 8008050:	4630      	mov	r0, r6
 8008052:	4639      	mov	r1, r7
 8008054:	f7f8 fd62 	bl	8000b1c <__aeabi_dcmplt>
 8008058:	b148      	cbz	r0, 800806e <_dtoa_r+0x186>
 800805a:	4650      	mov	r0, sl
 800805c:	f7f8 fa82 	bl	8000564 <__aeabi_i2d>
 8008060:	4632      	mov	r2, r6
 8008062:	463b      	mov	r3, r7
 8008064:	f7f8 fd50 	bl	8000b08 <__aeabi_dcmpeq>
 8008068:	b908      	cbnz	r0, 800806e <_dtoa_r+0x186>
 800806a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800806e:	f1ba 0f16 	cmp.w	sl, #22
 8008072:	d854      	bhi.n	800811e <_dtoa_r+0x236>
 8008074:	4b61      	ldr	r3, [pc, #388]	; (80081fc <_dtoa_r+0x314>)
 8008076:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800807a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008082:	f7f8 fd4b 	bl	8000b1c <__aeabi_dcmplt>
 8008086:	2800      	cmp	r0, #0
 8008088:	d04b      	beq.n	8008122 <_dtoa_r+0x23a>
 800808a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800808e:	2300      	movs	r3, #0
 8008090:	930e      	str	r3, [sp, #56]	; 0x38
 8008092:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008094:	1b5d      	subs	r5, r3, r5
 8008096:	1e6b      	subs	r3, r5, #1
 8008098:	9304      	str	r3, [sp, #16]
 800809a:	bf43      	ittte	mi
 800809c:	2300      	movmi	r3, #0
 800809e:	f1c5 0801 	rsbmi	r8, r5, #1
 80080a2:	9304      	strmi	r3, [sp, #16]
 80080a4:	f04f 0800 	movpl.w	r8, #0
 80080a8:	f1ba 0f00 	cmp.w	sl, #0
 80080ac:	db3b      	blt.n	8008126 <_dtoa_r+0x23e>
 80080ae:	9b04      	ldr	r3, [sp, #16]
 80080b0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80080b4:	4453      	add	r3, sl
 80080b6:	9304      	str	r3, [sp, #16]
 80080b8:	2300      	movs	r3, #0
 80080ba:	9306      	str	r3, [sp, #24]
 80080bc:	9b05      	ldr	r3, [sp, #20]
 80080be:	2b09      	cmp	r3, #9
 80080c0:	d869      	bhi.n	8008196 <_dtoa_r+0x2ae>
 80080c2:	2b05      	cmp	r3, #5
 80080c4:	bfc4      	itt	gt
 80080c6:	3b04      	subgt	r3, #4
 80080c8:	9305      	strgt	r3, [sp, #20]
 80080ca:	9b05      	ldr	r3, [sp, #20]
 80080cc:	f1a3 0302 	sub.w	r3, r3, #2
 80080d0:	bfcc      	ite	gt
 80080d2:	2500      	movgt	r5, #0
 80080d4:	2501      	movle	r5, #1
 80080d6:	2b03      	cmp	r3, #3
 80080d8:	d869      	bhi.n	80081ae <_dtoa_r+0x2c6>
 80080da:	e8df f003 	tbb	[pc, r3]
 80080de:	4e2c      	.short	0x4e2c
 80080e0:	5a4c      	.short	0x5a4c
 80080e2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80080e6:	441d      	add	r5, r3
 80080e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80080ec:	2b20      	cmp	r3, #32
 80080ee:	bfc1      	itttt	gt
 80080f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80080f4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80080f8:	fa09 f303 	lslgt.w	r3, r9, r3
 80080fc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008100:	bfda      	itte	le
 8008102:	f1c3 0320 	rsble	r3, r3, #32
 8008106:	fa06 f003 	lslle.w	r0, r6, r3
 800810a:	4318      	orrgt	r0, r3
 800810c:	f7f8 fa1a 	bl	8000544 <__aeabi_ui2d>
 8008110:	2301      	movs	r3, #1
 8008112:	4606      	mov	r6, r0
 8008114:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008118:	3d01      	subs	r5, #1
 800811a:	9310      	str	r3, [sp, #64]	; 0x40
 800811c:	e771      	b.n	8008002 <_dtoa_r+0x11a>
 800811e:	2301      	movs	r3, #1
 8008120:	e7b6      	b.n	8008090 <_dtoa_r+0x1a8>
 8008122:	900e      	str	r0, [sp, #56]	; 0x38
 8008124:	e7b5      	b.n	8008092 <_dtoa_r+0x1aa>
 8008126:	f1ca 0300 	rsb	r3, sl, #0
 800812a:	9306      	str	r3, [sp, #24]
 800812c:	2300      	movs	r3, #0
 800812e:	eba8 080a 	sub.w	r8, r8, sl
 8008132:	930d      	str	r3, [sp, #52]	; 0x34
 8008134:	e7c2      	b.n	80080bc <_dtoa_r+0x1d4>
 8008136:	2300      	movs	r3, #0
 8008138:	9308      	str	r3, [sp, #32]
 800813a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800813c:	2b00      	cmp	r3, #0
 800813e:	dc39      	bgt.n	80081b4 <_dtoa_r+0x2cc>
 8008140:	f04f 0901 	mov.w	r9, #1
 8008144:	f8cd 9004 	str.w	r9, [sp, #4]
 8008148:	464b      	mov	r3, r9
 800814a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800814e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008150:	2200      	movs	r2, #0
 8008152:	6042      	str	r2, [r0, #4]
 8008154:	2204      	movs	r2, #4
 8008156:	f102 0614 	add.w	r6, r2, #20
 800815a:	429e      	cmp	r6, r3
 800815c:	6841      	ldr	r1, [r0, #4]
 800815e:	d92f      	bls.n	80081c0 <_dtoa_r+0x2d8>
 8008160:	4620      	mov	r0, r4
 8008162:	f000 fcb9 	bl	8008ad8 <_Balloc>
 8008166:	9000      	str	r0, [sp, #0]
 8008168:	2800      	cmp	r0, #0
 800816a:	d14b      	bne.n	8008204 <_dtoa_r+0x31c>
 800816c:	4b24      	ldr	r3, [pc, #144]	; (8008200 <_dtoa_r+0x318>)
 800816e:	4602      	mov	r2, r0
 8008170:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008174:	e6d1      	b.n	8007f1a <_dtoa_r+0x32>
 8008176:	2301      	movs	r3, #1
 8008178:	e7de      	b.n	8008138 <_dtoa_r+0x250>
 800817a:	2300      	movs	r3, #0
 800817c:	9308      	str	r3, [sp, #32]
 800817e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008180:	eb0a 0903 	add.w	r9, sl, r3
 8008184:	f109 0301 	add.w	r3, r9, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	9301      	str	r3, [sp, #4]
 800818c:	bfb8      	it	lt
 800818e:	2301      	movlt	r3, #1
 8008190:	e7dd      	b.n	800814e <_dtoa_r+0x266>
 8008192:	2301      	movs	r3, #1
 8008194:	e7f2      	b.n	800817c <_dtoa_r+0x294>
 8008196:	2501      	movs	r5, #1
 8008198:	2300      	movs	r3, #0
 800819a:	9305      	str	r3, [sp, #20]
 800819c:	9508      	str	r5, [sp, #32]
 800819e:	f04f 39ff 	mov.w	r9, #4294967295
 80081a2:	2200      	movs	r2, #0
 80081a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80081a8:	2312      	movs	r3, #18
 80081aa:	9209      	str	r2, [sp, #36]	; 0x24
 80081ac:	e7cf      	b.n	800814e <_dtoa_r+0x266>
 80081ae:	2301      	movs	r3, #1
 80081b0:	9308      	str	r3, [sp, #32]
 80081b2:	e7f4      	b.n	800819e <_dtoa_r+0x2b6>
 80081b4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80081b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80081bc:	464b      	mov	r3, r9
 80081be:	e7c6      	b.n	800814e <_dtoa_r+0x266>
 80081c0:	3101      	adds	r1, #1
 80081c2:	6041      	str	r1, [r0, #4]
 80081c4:	0052      	lsls	r2, r2, #1
 80081c6:	e7c6      	b.n	8008156 <_dtoa_r+0x26e>
 80081c8:	636f4361 	.word	0x636f4361
 80081cc:	3fd287a7 	.word	0x3fd287a7
 80081d0:	8b60c8b3 	.word	0x8b60c8b3
 80081d4:	3fc68a28 	.word	0x3fc68a28
 80081d8:	509f79fb 	.word	0x509f79fb
 80081dc:	3fd34413 	.word	0x3fd34413
 80081e0:	08009f65 	.word	0x08009f65
 80081e4:	08009f7c 	.word	0x08009f7c
 80081e8:	7ff00000 	.word	0x7ff00000
 80081ec:	08009f61 	.word	0x08009f61
 80081f0:	08009f58 	.word	0x08009f58
 80081f4:	08009f35 	.word	0x08009f35
 80081f8:	3ff80000 	.word	0x3ff80000
 80081fc:	0800a078 	.word	0x0800a078
 8008200:	08009fdb 	.word	0x08009fdb
 8008204:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008206:	9a00      	ldr	r2, [sp, #0]
 8008208:	601a      	str	r2, [r3, #0]
 800820a:	9b01      	ldr	r3, [sp, #4]
 800820c:	2b0e      	cmp	r3, #14
 800820e:	f200 80ad 	bhi.w	800836c <_dtoa_r+0x484>
 8008212:	2d00      	cmp	r5, #0
 8008214:	f000 80aa 	beq.w	800836c <_dtoa_r+0x484>
 8008218:	f1ba 0f00 	cmp.w	sl, #0
 800821c:	dd36      	ble.n	800828c <_dtoa_r+0x3a4>
 800821e:	4ac3      	ldr	r2, [pc, #780]	; (800852c <_dtoa_r+0x644>)
 8008220:	f00a 030f 	and.w	r3, sl, #15
 8008224:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008228:	ed93 7b00 	vldr	d7, [r3]
 800822c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008230:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008234:	eeb0 8a47 	vmov.f32	s16, s14
 8008238:	eef0 8a67 	vmov.f32	s17, s15
 800823c:	d016      	beq.n	800826c <_dtoa_r+0x384>
 800823e:	4bbc      	ldr	r3, [pc, #752]	; (8008530 <_dtoa_r+0x648>)
 8008240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008244:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008248:	f7f8 fb20 	bl	800088c <__aeabi_ddiv>
 800824c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008250:	f007 070f 	and.w	r7, r7, #15
 8008254:	2503      	movs	r5, #3
 8008256:	4eb6      	ldr	r6, [pc, #728]	; (8008530 <_dtoa_r+0x648>)
 8008258:	b957      	cbnz	r7, 8008270 <_dtoa_r+0x388>
 800825a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800825e:	ec53 2b18 	vmov	r2, r3, d8
 8008262:	f7f8 fb13 	bl	800088c <__aeabi_ddiv>
 8008266:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800826a:	e029      	b.n	80082c0 <_dtoa_r+0x3d8>
 800826c:	2502      	movs	r5, #2
 800826e:	e7f2      	b.n	8008256 <_dtoa_r+0x36e>
 8008270:	07f9      	lsls	r1, r7, #31
 8008272:	d508      	bpl.n	8008286 <_dtoa_r+0x39e>
 8008274:	ec51 0b18 	vmov	r0, r1, d8
 8008278:	e9d6 2300 	ldrd	r2, r3, [r6]
 800827c:	f7f8 f9dc 	bl	8000638 <__aeabi_dmul>
 8008280:	ec41 0b18 	vmov	d8, r0, r1
 8008284:	3501      	adds	r5, #1
 8008286:	107f      	asrs	r7, r7, #1
 8008288:	3608      	adds	r6, #8
 800828a:	e7e5      	b.n	8008258 <_dtoa_r+0x370>
 800828c:	f000 80a6 	beq.w	80083dc <_dtoa_r+0x4f4>
 8008290:	f1ca 0600 	rsb	r6, sl, #0
 8008294:	4ba5      	ldr	r3, [pc, #660]	; (800852c <_dtoa_r+0x644>)
 8008296:	4fa6      	ldr	r7, [pc, #664]	; (8008530 <_dtoa_r+0x648>)
 8008298:	f006 020f 	and.w	r2, r6, #15
 800829c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082a8:	f7f8 f9c6 	bl	8000638 <__aeabi_dmul>
 80082ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082b0:	1136      	asrs	r6, r6, #4
 80082b2:	2300      	movs	r3, #0
 80082b4:	2502      	movs	r5, #2
 80082b6:	2e00      	cmp	r6, #0
 80082b8:	f040 8085 	bne.w	80083c6 <_dtoa_r+0x4de>
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1d2      	bne.n	8008266 <_dtoa_r+0x37e>
 80082c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 808c 	beq.w	80083e0 <_dtoa_r+0x4f8>
 80082c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80082cc:	4b99      	ldr	r3, [pc, #612]	; (8008534 <_dtoa_r+0x64c>)
 80082ce:	2200      	movs	r2, #0
 80082d0:	4630      	mov	r0, r6
 80082d2:	4639      	mov	r1, r7
 80082d4:	f7f8 fc22 	bl	8000b1c <__aeabi_dcmplt>
 80082d8:	2800      	cmp	r0, #0
 80082da:	f000 8081 	beq.w	80083e0 <_dtoa_r+0x4f8>
 80082de:	9b01      	ldr	r3, [sp, #4]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d07d      	beq.n	80083e0 <_dtoa_r+0x4f8>
 80082e4:	f1b9 0f00 	cmp.w	r9, #0
 80082e8:	dd3c      	ble.n	8008364 <_dtoa_r+0x47c>
 80082ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80082ee:	9307      	str	r3, [sp, #28]
 80082f0:	2200      	movs	r2, #0
 80082f2:	4b91      	ldr	r3, [pc, #580]	; (8008538 <_dtoa_r+0x650>)
 80082f4:	4630      	mov	r0, r6
 80082f6:	4639      	mov	r1, r7
 80082f8:	f7f8 f99e 	bl	8000638 <__aeabi_dmul>
 80082fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008300:	3501      	adds	r5, #1
 8008302:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008306:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800830a:	4628      	mov	r0, r5
 800830c:	f7f8 f92a 	bl	8000564 <__aeabi_i2d>
 8008310:	4632      	mov	r2, r6
 8008312:	463b      	mov	r3, r7
 8008314:	f7f8 f990 	bl	8000638 <__aeabi_dmul>
 8008318:	4b88      	ldr	r3, [pc, #544]	; (800853c <_dtoa_r+0x654>)
 800831a:	2200      	movs	r2, #0
 800831c:	f7f7 ffd6 	bl	80002cc <__adddf3>
 8008320:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008328:	9303      	str	r3, [sp, #12]
 800832a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800832c:	2b00      	cmp	r3, #0
 800832e:	d15c      	bne.n	80083ea <_dtoa_r+0x502>
 8008330:	4b83      	ldr	r3, [pc, #524]	; (8008540 <_dtoa_r+0x658>)
 8008332:	2200      	movs	r2, #0
 8008334:	4630      	mov	r0, r6
 8008336:	4639      	mov	r1, r7
 8008338:	f7f7 ffc6 	bl	80002c8 <__aeabi_dsub>
 800833c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008340:	4606      	mov	r6, r0
 8008342:	460f      	mov	r7, r1
 8008344:	f7f8 fc08 	bl	8000b58 <__aeabi_dcmpgt>
 8008348:	2800      	cmp	r0, #0
 800834a:	f040 8296 	bne.w	800887a <_dtoa_r+0x992>
 800834e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008352:	4630      	mov	r0, r6
 8008354:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008358:	4639      	mov	r1, r7
 800835a:	f7f8 fbdf 	bl	8000b1c <__aeabi_dcmplt>
 800835e:	2800      	cmp	r0, #0
 8008360:	f040 8288 	bne.w	8008874 <_dtoa_r+0x98c>
 8008364:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008368:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800836c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800836e:	2b00      	cmp	r3, #0
 8008370:	f2c0 8158 	blt.w	8008624 <_dtoa_r+0x73c>
 8008374:	f1ba 0f0e 	cmp.w	sl, #14
 8008378:	f300 8154 	bgt.w	8008624 <_dtoa_r+0x73c>
 800837c:	4b6b      	ldr	r3, [pc, #428]	; (800852c <_dtoa_r+0x644>)
 800837e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008382:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008388:	2b00      	cmp	r3, #0
 800838a:	f280 80e3 	bge.w	8008554 <_dtoa_r+0x66c>
 800838e:	9b01      	ldr	r3, [sp, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	f300 80df 	bgt.w	8008554 <_dtoa_r+0x66c>
 8008396:	f040 826d 	bne.w	8008874 <_dtoa_r+0x98c>
 800839a:	4b69      	ldr	r3, [pc, #420]	; (8008540 <_dtoa_r+0x658>)
 800839c:	2200      	movs	r2, #0
 800839e:	4640      	mov	r0, r8
 80083a0:	4649      	mov	r1, r9
 80083a2:	f7f8 f949 	bl	8000638 <__aeabi_dmul>
 80083a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083aa:	f7f8 fbcb 	bl	8000b44 <__aeabi_dcmpge>
 80083ae:	9e01      	ldr	r6, [sp, #4]
 80083b0:	4637      	mov	r7, r6
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f040 8243 	bne.w	800883e <_dtoa_r+0x956>
 80083b8:	9d00      	ldr	r5, [sp, #0]
 80083ba:	2331      	movs	r3, #49	; 0x31
 80083bc:	f805 3b01 	strb.w	r3, [r5], #1
 80083c0:	f10a 0a01 	add.w	sl, sl, #1
 80083c4:	e23f      	b.n	8008846 <_dtoa_r+0x95e>
 80083c6:	07f2      	lsls	r2, r6, #31
 80083c8:	d505      	bpl.n	80083d6 <_dtoa_r+0x4ee>
 80083ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ce:	f7f8 f933 	bl	8000638 <__aeabi_dmul>
 80083d2:	3501      	adds	r5, #1
 80083d4:	2301      	movs	r3, #1
 80083d6:	1076      	asrs	r6, r6, #1
 80083d8:	3708      	adds	r7, #8
 80083da:	e76c      	b.n	80082b6 <_dtoa_r+0x3ce>
 80083dc:	2502      	movs	r5, #2
 80083de:	e76f      	b.n	80082c0 <_dtoa_r+0x3d8>
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	f8cd a01c 	str.w	sl, [sp, #28]
 80083e6:	930c      	str	r3, [sp, #48]	; 0x30
 80083e8:	e78d      	b.n	8008306 <_dtoa_r+0x41e>
 80083ea:	9900      	ldr	r1, [sp, #0]
 80083ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 80083ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083f0:	4b4e      	ldr	r3, [pc, #312]	; (800852c <_dtoa_r+0x644>)
 80083f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80083f6:	4401      	add	r1, r0
 80083f8:	9102      	str	r1, [sp, #8]
 80083fa:	9908      	ldr	r1, [sp, #32]
 80083fc:	eeb0 8a47 	vmov.f32	s16, s14
 8008400:	eef0 8a67 	vmov.f32	s17, s15
 8008404:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008408:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800840c:	2900      	cmp	r1, #0
 800840e:	d045      	beq.n	800849c <_dtoa_r+0x5b4>
 8008410:	494c      	ldr	r1, [pc, #304]	; (8008544 <_dtoa_r+0x65c>)
 8008412:	2000      	movs	r0, #0
 8008414:	f7f8 fa3a 	bl	800088c <__aeabi_ddiv>
 8008418:	ec53 2b18 	vmov	r2, r3, d8
 800841c:	f7f7 ff54 	bl	80002c8 <__aeabi_dsub>
 8008420:	9d00      	ldr	r5, [sp, #0]
 8008422:	ec41 0b18 	vmov	d8, r0, r1
 8008426:	4639      	mov	r1, r7
 8008428:	4630      	mov	r0, r6
 800842a:	f7f8 fbb5 	bl	8000b98 <__aeabi_d2iz>
 800842e:	900c      	str	r0, [sp, #48]	; 0x30
 8008430:	f7f8 f898 	bl	8000564 <__aeabi_i2d>
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	4630      	mov	r0, r6
 800843a:	4639      	mov	r1, r7
 800843c:	f7f7 ff44 	bl	80002c8 <__aeabi_dsub>
 8008440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008442:	3330      	adds	r3, #48	; 0x30
 8008444:	f805 3b01 	strb.w	r3, [r5], #1
 8008448:	ec53 2b18 	vmov	r2, r3, d8
 800844c:	4606      	mov	r6, r0
 800844e:	460f      	mov	r7, r1
 8008450:	f7f8 fb64 	bl	8000b1c <__aeabi_dcmplt>
 8008454:	2800      	cmp	r0, #0
 8008456:	d165      	bne.n	8008524 <_dtoa_r+0x63c>
 8008458:	4632      	mov	r2, r6
 800845a:	463b      	mov	r3, r7
 800845c:	4935      	ldr	r1, [pc, #212]	; (8008534 <_dtoa_r+0x64c>)
 800845e:	2000      	movs	r0, #0
 8008460:	f7f7 ff32 	bl	80002c8 <__aeabi_dsub>
 8008464:	ec53 2b18 	vmov	r2, r3, d8
 8008468:	f7f8 fb58 	bl	8000b1c <__aeabi_dcmplt>
 800846c:	2800      	cmp	r0, #0
 800846e:	f040 80b9 	bne.w	80085e4 <_dtoa_r+0x6fc>
 8008472:	9b02      	ldr	r3, [sp, #8]
 8008474:	429d      	cmp	r5, r3
 8008476:	f43f af75 	beq.w	8008364 <_dtoa_r+0x47c>
 800847a:	4b2f      	ldr	r3, [pc, #188]	; (8008538 <_dtoa_r+0x650>)
 800847c:	ec51 0b18 	vmov	r0, r1, d8
 8008480:	2200      	movs	r2, #0
 8008482:	f7f8 f8d9 	bl	8000638 <__aeabi_dmul>
 8008486:	4b2c      	ldr	r3, [pc, #176]	; (8008538 <_dtoa_r+0x650>)
 8008488:	ec41 0b18 	vmov	d8, r0, r1
 800848c:	2200      	movs	r2, #0
 800848e:	4630      	mov	r0, r6
 8008490:	4639      	mov	r1, r7
 8008492:	f7f8 f8d1 	bl	8000638 <__aeabi_dmul>
 8008496:	4606      	mov	r6, r0
 8008498:	460f      	mov	r7, r1
 800849a:	e7c4      	b.n	8008426 <_dtoa_r+0x53e>
 800849c:	ec51 0b17 	vmov	r0, r1, d7
 80084a0:	f7f8 f8ca 	bl	8000638 <__aeabi_dmul>
 80084a4:	9b02      	ldr	r3, [sp, #8]
 80084a6:	9d00      	ldr	r5, [sp, #0]
 80084a8:	930c      	str	r3, [sp, #48]	; 0x30
 80084aa:	ec41 0b18 	vmov	d8, r0, r1
 80084ae:	4639      	mov	r1, r7
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7f8 fb71 	bl	8000b98 <__aeabi_d2iz>
 80084b6:	9011      	str	r0, [sp, #68]	; 0x44
 80084b8:	f7f8 f854 	bl	8000564 <__aeabi_i2d>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4630      	mov	r0, r6
 80084c2:	4639      	mov	r1, r7
 80084c4:	f7f7 ff00 	bl	80002c8 <__aeabi_dsub>
 80084c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084ca:	3330      	adds	r3, #48	; 0x30
 80084cc:	f805 3b01 	strb.w	r3, [r5], #1
 80084d0:	9b02      	ldr	r3, [sp, #8]
 80084d2:	429d      	cmp	r5, r3
 80084d4:	4606      	mov	r6, r0
 80084d6:	460f      	mov	r7, r1
 80084d8:	f04f 0200 	mov.w	r2, #0
 80084dc:	d134      	bne.n	8008548 <_dtoa_r+0x660>
 80084de:	4b19      	ldr	r3, [pc, #100]	; (8008544 <_dtoa_r+0x65c>)
 80084e0:	ec51 0b18 	vmov	r0, r1, d8
 80084e4:	f7f7 fef2 	bl	80002cc <__adddf3>
 80084e8:	4602      	mov	r2, r0
 80084ea:	460b      	mov	r3, r1
 80084ec:	4630      	mov	r0, r6
 80084ee:	4639      	mov	r1, r7
 80084f0:	f7f8 fb32 	bl	8000b58 <__aeabi_dcmpgt>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d175      	bne.n	80085e4 <_dtoa_r+0x6fc>
 80084f8:	ec53 2b18 	vmov	r2, r3, d8
 80084fc:	4911      	ldr	r1, [pc, #68]	; (8008544 <_dtoa_r+0x65c>)
 80084fe:	2000      	movs	r0, #0
 8008500:	f7f7 fee2 	bl	80002c8 <__aeabi_dsub>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	4630      	mov	r0, r6
 800850a:	4639      	mov	r1, r7
 800850c:	f7f8 fb06 	bl	8000b1c <__aeabi_dcmplt>
 8008510:	2800      	cmp	r0, #0
 8008512:	f43f af27 	beq.w	8008364 <_dtoa_r+0x47c>
 8008516:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008518:	1e6b      	subs	r3, r5, #1
 800851a:	930c      	str	r3, [sp, #48]	; 0x30
 800851c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008520:	2b30      	cmp	r3, #48	; 0x30
 8008522:	d0f8      	beq.n	8008516 <_dtoa_r+0x62e>
 8008524:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008528:	e04a      	b.n	80085c0 <_dtoa_r+0x6d8>
 800852a:	bf00      	nop
 800852c:	0800a078 	.word	0x0800a078
 8008530:	0800a050 	.word	0x0800a050
 8008534:	3ff00000 	.word	0x3ff00000
 8008538:	40240000 	.word	0x40240000
 800853c:	401c0000 	.word	0x401c0000
 8008540:	40140000 	.word	0x40140000
 8008544:	3fe00000 	.word	0x3fe00000
 8008548:	4baf      	ldr	r3, [pc, #700]	; (8008808 <_dtoa_r+0x920>)
 800854a:	f7f8 f875 	bl	8000638 <__aeabi_dmul>
 800854e:	4606      	mov	r6, r0
 8008550:	460f      	mov	r7, r1
 8008552:	e7ac      	b.n	80084ae <_dtoa_r+0x5c6>
 8008554:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008558:	9d00      	ldr	r5, [sp, #0]
 800855a:	4642      	mov	r2, r8
 800855c:	464b      	mov	r3, r9
 800855e:	4630      	mov	r0, r6
 8008560:	4639      	mov	r1, r7
 8008562:	f7f8 f993 	bl	800088c <__aeabi_ddiv>
 8008566:	f7f8 fb17 	bl	8000b98 <__aeabi_d2iz>
 800856a:	9002      	str	r0, [sp, #8]
 800856c:	f7f7 fffa 	bl	8000564 <__aeabi_i2d>
 8008570:	4642      	mov	r2, r8
 8008572:	464b      	mov	r3, r9
 8008574:	f7f8 f860 	bl	8000638 <__aeabi_dmul>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4630      	mov	r0, r6
 800857e:	4639      	mov	r1, r7
 8008580:	f7f7 fea2 	bl	80002c8 <__aeabi_dsub>
 8008584:	9e02      	ldr	r6, [sp, #8]
 8008586:	9f01      	ldr	r7, [sp, #4]
 8008588:	3630      	adds	r6, #48	; 0x30
 800858a:	f805 6b01 	strb.w	r6, [r5], #1
 800858e:	9e00      	ldr	r6, [sp, #0]
 8008590:	1bae      	subs	r6, r5, r6
 8008592:	42b7      	cmp	r7, r6
 8008594:	4602      	mov	r2, r0
 8008596:	460b      	mov	r3, r1
 8008598:	d137      	bne.n	800860a <_dtoa_r+0x722>
 800859a:	f7f7 fe97 	bl	80002cc <__adddf3>
 800859e:	4642      	mov	r2, r8
 80085a0:	464b      	mov	r3, r9
 80085a2:	4606      	mov	r6, r0
 80085a4:	460f      	mov	r7, r1
 80085a6:	f7f8 fad7 	bl	8000b58 <__aeabi_dcmpgt>
 80085aa:	b9c8      	cbnz	r0, 80085e0 <_dtoa_r+0x6f8>
 80085ac:	4642      	mov	r2, r8
 80085ae:	464b      	mov	r3, r9
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f7f8 faa8 	bl	8000b08 <__aeabi_dcmpeq>
 80085b8:	b110      	cbz	r0, 80085c0 <_dtoa_r+0x6d8>
 80085ba:	9b02      	ldr	r3, [sp, #8]
 80085bc:	07d9      	lsls	r1, r3, #31
 80085be:	d40f      	bmi.n	80085e0 <_dtoa_r+0x6f8>
 80085c0:	4620      	mov	r0, r4
 80085c2:	4659      	mov	r1, fp
 80085c4:	f000 fac8 	bl	8008b58 <_Bfree>
 80085c8:	2300      	movs	r3, #0
 80085ca:	702b      	strb	r3, [r5, #0]
 80085cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085ce:	f10a 0001 	add.w	r0, sl, #1
 80085d2:	6018      	str	r0, [r3, #0]
 80085d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f43f acd8 	beq.w	8007f8c <_dtoa_r+0xa4>
 80085dc:	601d      	str	r5, [r3, #0]
 80085de:	e4d5      	b.n	8007f8c <_dtoa_r+0xa4>
 80085e0:	f8cd a01c 	str.w	sl, [sp, #28]
 80085e4:	462b      	mov	r3, r5
 80085e6:	461d      	mov	r5, r3
 80085e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085ec:	2a39      	cmp	r2, #57	; 0x39
 80085ee:	d108      	bne.n	8008602 <_dtoa_r+0x71a>
 80085f0:	9a00      	ldr	r2, [sp, #0]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d1f7      	bne.n	80085e6 <_dtoa_r+0x6fe>
 80085f6:	9a07      	ldr	r2, [sp, #28]
 80085f8:	9900      	ldr	r1, [sp, #0]
 80085fa:	3201      	adds	r2, #1
 80085fc:	9207      	str	r2, [sp, #28]
 80085fe:	2230      	movs	r2, #48	; 0x30
 8008600:	700a      	strb	r2, [r1, #0]
 8008602:	781a      	ldrb	r2, [r3, #0]
 8008604:	3201      	adds	r2, #1
 8008606:	701a      	strb	r2, [r3, #0]
 8008608:	e78c      	b.n	8008524 <_dtoa_r+0x63c>
 800860a:	4b7f      	ldr	r3, [pc, #508]	; (8008808 <_dtoa_r+0x920>)
 800860c:	2200      	movs	r2, #0
 800860e:	f7f8 f813 	bl	8000638 <__aeabi_dmul>
 8008612:	2200      	movs	r2, #0
 8008614:	2300      	movs	r3, #0
 8008616:	4606      	mov	r6, r0
 8008618:	460f      	mov	r7, r1
 800861a:	f7f8 fa75 	bl	8000b08 <__aeabi_dcmpeq>
 800861e:	2800      	cmp	r0, #0
 8008620:	d09b      	beq.n	800855a <_dtoa_r+0x672>
 8008622:	e7cd      	b.n	80085c0 <_dtoa_r+0x6d8>
 8008624:	9a08      	ldr	r2, [sp, #32]
 8008626:	2a00      	cmp	r2, #0
 8008628:	f000 80c4 	beq.w	80087b4 <_dtoa_r+0x8cc>
 800862c:	9a05      	ldr	r2, [sp, #20]
 800862e:	2a01      	cmp	r2, #1
 8008630:	f300 80a8 	bgt.w	8008784 <_dtoa_r+0x89c>
 8008634:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008636:	2a00      	cmp	r2, #0
 8008638:	f000 80a0 	beq.w	800877c <_dtoa_r+0x894>
 800863c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008640:	9e06      	ldr	r6, [sp, #24]
 8008642:	4645      	mov	r5, r8
 8008644:	9a04      	ldr	r2, [sp, #16]
 8008646:	2101      	movs	r1, #1
 8008648:	441a      	add	r2, r3
 800864a:	4620      	mov	r0, r4
 800864c:	4498      	add	r8, r3
 800864e:	9204      	str	r2, [sp, #16]
 8008650:	f000 fb3e 	bl	8008cd0 <__i2b>
 8008654:	4607      	mov	r7, r0
 8008656:	2d00      	cmp	r5, #0
 8008658:	dd0b      	ble.n	8008672 <_dtoa_r+0x78a>
 800865a:	9b04      	ldr	r3, [sp, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	dd08      	ble.n	8008672 <_dtoa_r+0x78a>
 8008660:	42ab      	cmp	r3, r5
 8008662:	9a04      	ldr	r2, [sp, #16]
 8008664:	bfa8      	it	ge
 8008666:	462b      	movge	r3, r5
 8008668:	eba8 0803 	sub.w	r8, r8, r3
 800866c:	1aed      	subs	r5, r5, r3
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	9304      	str	r3, [sp, #16]
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	b1fb      	cbz	r3, 80086b6 <_dtoa_r+0x7ce>
 8008676:	9b08      	ldr	r3, [sp, #32]
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 809f 	beq.w	80087bc <_dtoa_r+0x8d4>
 800867e:	2e00      	cmp	r6, #0
 8008680:	dd11      	ble.n	80086a6 <_dtoa_r+0x7be>
 8008682:	4639      	mov	r1, r7
 8008684:	4632      	mov	r2, r6
 8008686:	4620      	mov	r0, r4
 8008688:	f000 fbde 	bl	8008e48 <__pow5mult>
 800868c:	465a      	mov	r2, fp
 800868e:	4601      	mov	r1, r0
 8008690:	4607      	mov	r7, r0
 8008692:	4620      	mov	r0, r4
 8008694:	f000 fb32 	bl	8008cfc <__multiply>
 8008698:	4659      	mov	r1, fp
 800869a:	9007      	str	r0, [sp, #28]
 800869c:	4620      	mov	r0, r4
 800869e:	f000 fa5b 	bl	8008b58 <_Bfree>
 80086a2:	9b07      	ldr	r3, [sp, #28]
 80086a4:	469b      	mov	fp, r3
 80086a6:	9b06      	ldr	r3, [sp, #24]
 80086a8:	1b9a      	subs	r2, r3, r6
 80086aa:	d004      	beq.n	80086b6 <_dtoa_r+0x7ce>
 80086ac:	4659      	mov	r1, fp
 80086ae:	4620      	mov	r0, r4
 80086b0:	f000 fbca 	bl	8008e48 <__pow5mult>
 80086b4:	4683      	mov	fp, r0
 80086b6:	2101      	movs	r1, #1
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 fb09 	bl	8008cd0 <__i2b>
 80086be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	4606      	mov	r6, r0
 80086c4:	dd7c      	ble.n	80087c0 <_dtoa_r+0x8d8>
 80086c6:	461a      	mov	r2, r3
 80086c8:	4601      	mov	r1, r0
 80086ca:	4620      	mov	r0, r4
 80086cc:	f000 fbbc 	bl	8008e48 <__pow5mult>
 80086d0:	9b05      	ldr	r3, [sp, #20]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	4606      	mov	r6, r0
 80086d6:	dd76      	ble.n	80087c6 <_dtoa_r+0x8de>
 80086d8:	2300      	movs	r3, #0
 80086da:	9306      	str	r3, [sp, #24]
 80086dc:	6933      	ldr	r3, [r6, #16]
 80086de:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80086e2:	6918      	ldr	r0, [r3, #16]
 80086e4:	f000 faa4 	bl	8008c30 <__hi0bits>
 80086e8:	f1c0 0020 	rsb	r0, r0, #32
 80086ec:	9b04      	ldr	r3, [sp, #16]
 80086ee:	4418      	add	r0, r3
 80086f0:	f010 001f 	ands.w	r0, r0, #31
 80086f4:	f000 8086 	beq.w	8008804 <_dtoa_r+0x91c>
 80086f8:	f1c0 0320 	rsb	r3, r0, #32
 80086fc:	2b04      	cmp	r3, #4
 80086fe:	dd7f      	ble.n	8008800 <_dtoa_r+0x918>
 8008700:	f1c0 001c 	rsb	r0, r0, #28
 8008704:	9b04      	ldr	r3, [sp, #16]
 8008706:	4403      	add	r3, r0
 8008708:	4480      	add	r8, r0
 800870a:	4405      	add	r5, r0
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	f1b8 0f00 	cmp.w	r8, #0
 8008712:	dd05      	ble.n	8008720 <_dtoa_r+0x838>
 8008714:	4659      	mov	r1, fp
 8008716:	4642      	mov	r2, r8
 8008718:	4620      	mov	r0, r4
 800871a:	f000 fbef 	bl	8008efc <__lshift>
 800871e:	4683      	mov	fp, r0
 8008720:	9b04      	ldr	r3, [sp, #16]
 8008722:	2b00      	cmp	r3, #0
 8008724:	dd05      	ble.n	8008732 <_dtoa_r+0x84a>
 8008726:	4631      	mov	r1, r6
 8008728:	461a      	mov	r2, r3
 800872a:	4620      	mov	r0, r4
 800872c:	f000 fbe6 	bl	8008efc <__lshift>
 8008730:	4606      	mov	r6, r0
 8008732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008734:	2b00      	cmp	r3, #0
 8008736:	d069      	beq.n	800880c <_dtoa_r+0x924>
 8008738:	4631      	mov	r1, r6
 800873a:	4658      	mov	r0, fp
 800873c:	f000 fc4a 	bl	8008fd4 <__mcmp>
 8008740:	2800      	cmp	r0, #0
 8008742:	da63      	bge.n	800880c <_dtoa_r+0x924>
 8008744:	2300      	movs	r3, #0
 8008746:	4659      	mov	r1, fp
 8008748:	220a      	movs	r2, #10
 800874a:	4620      	mov	r0, r4
 800874c:	f000 fa26 	bl	8008b9c <__multadd>
 8008750:	9b08      	ldr	r3, [sp, #32]
 8008752:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008756:	4683      	mov	fp, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 818f 	beq.w	8008a7c <_dtoa_r+0xb94>
 800875e:	4639      	mov	r1, r7
 8008760:	2300      	movs	r3, #0
 8008762:	220a      	movs	r2, #10
 8008764:	4620      	mov	r0, r4
 8008766:	f000 fa19 	bl	8008b9c <__multadd>
 800876a:	f1b9 0f00 	cmp.w	r9, #0
 800876e:	4607      	mov	r7, r0
 8008770:	f300 808e 	bgt.w	8008890 <_dtoa_r+0x9a8>
 8008774:	9b05      	ldr	r3, [sp, #20]
 8008776:	2b02      	cmp	r3, #2
 8008778:	dc50      	bgt.n	800881c <_dtoa_r+0x934>
 800877a:	e089      	b.n	8008890 <_dtoa_r+0x9a8>
 800877c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800877e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008782:	e75d      	b.n	8008640 <_dtoa_r+0x758>
 8008784:	9b01      	ldr	r3, [sp, #4]
 8008786:	1e5e      	subs	r6, r3, #1
 8008788:	9b06      	ldr	r3, [sp, #24]
 800878a:	42b3      	cmp	r3, r6
 800878c:	bfbf      	itttt	lt
 800878e:	9b06      	ldrlt	r3, [sp, #24]
 8008790:	9606      	strlt	r6, [sp, #24]
 8008792:	1af2      	sublt	r2, r6, r3
 8008794:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008796:	bfb6      	itet	lt
 8008798:	189b      	addlt	r3, r3, r2
 800879a:	1b9e      	subge	r6, r3, r6
 800879c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800879e:	9b01      	ldr	r3, [sp, #4]
 80087a0:	bfb8      	it	lt
 80087a2:	2600      	movlt	r6, #0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	bfb5      	itete	lt
 80087a8:	eba8 0503 	sublt.w	r5, r8, r3
 80087ac:	9b01      	ldrge	r3, [sp, #4]
 80087ae:	2300      	movlt	r3, #0
 80087b0:	4645      	movge	r5, r8
 80087b2:	e747      	b.n	8008644 <_dtoa_r+0x75c>
 80087b4:	9e06      	ldr	r6, [sp, #24]
 80087b6:	9f08      	ldr	r7, [sp, #32]
 80087b8:	4645      	mov	r5, r8
 80087ba:	e74c      	b.n	8008656 <_dtoa_r+0x76e>
 80087bc:	9a06      	ldr	r2, [sp, #24]
 80087be:	e775      	b.n	80086ac <_dtoa_r+0x7c4>
 80087c0:	9b05      	ldr	r3, [sp, #20]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	dc18      	bgt.n	80087f8 <_dtoa_r+0x910>
 80087c6:	9b02      	ldr	r3, [sp, #8]
 80087c8:	b9b3      	cbnz	r3, 80087f8 <_dtoa_r+0x910>
 80087ca:	9b03      	ldr	r3, [sp, #12]
 80087cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087d0:	b9a3      	cbnz	r3, 80087fc <_dtoa_r+0x914>
 80087d2:	9b03      	ldr	r3, [sp, #12]
 80087d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087d8:	0d1b      	lsrs	r3, r3, #20
 80087da:	051b      	lsls	r3, r3, #20
 80087dc:	b12b      	cbz	r3, 80087ea <_dtoa_r+0x902>
 80087de:	9b04      	ldr	r3, [sp, #16]
 80087e0:	3301      	adds	r3, #1
 80087e2:	9304      	str	r3, [sp, #16]
 80087e4:	f108 0801 	add.w	r8, r8, #1
 80087e8:	2301      	movs	r3, #1
 80087ea:	9306      	str	r3, [sp, #24]
 80087ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f47f af74 	bne.w	80086dc <_dtoa_r+0x7f4>
 80087f4:	2001      	movs	r0, #1
 80087f6:	e779      	b.n	80086ec <_dtoa_r+0x804>
 80087f8:	2300      	movs	r3, #0
 80087fa:	e7f6      	b.n	80087ea <_dtoa_r+0x902>
 80087fc:	9b02      	ldr	r3, [sp, #8]
 80087fe:	e7f4      	b.n	80087ea <_dtoa_r+0x902>
 8008800:	d085      	beq.n	800870e <_dtoa_r+0x826>
 8008802:	4618      	mov	r0, r3
 8008804:	301c      	adds	r0, #28
 8008806:	e77d      	b.n	8008704 <_dtoa_r+0x81c>
 8008808:	40240000 	.word	0x40240000
 800880c:	9b01      	ldr	r3, [sp, #4]
 800880e:	2b00      	cmp	r3, #0
 8008810:	dc38      	bgt.n	8008884 <_dtoa_r+0x99c>
 8008812:	9b05      	ldr	r3, [sp, #20]
 8008814:	2b02      	cmp	r3, #2
 8008816:	dd35      	ble.n	8008884 <_dtoa_r+0x99c>
 8008818:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800881c:	f1b9 0f00 	cmp.w	r9, #0
 8008820:	d10d      	bne.n	800883e <_dtoa_r+0x956>
 8008822:	4631      	mov	r1, r6
 8008824:	464b      	mov	r3, r9
 8008826:	2205      	movs	r2, #5
 8008828:	4620      	mov	r0, r4
 800882a:	f000 f9b7 	bl	8008b9c <__multadd>
 800882e:	4601      	mov	r1, r0
 8008830:	4606      	mov	r6, r0
 8008832:	4658      	mov	r0, fp
 8008834:	f000 fbce 	bl	8008fd4 <__mcmp>
 8008838:	2800      	cmp	r0, #0
 800883a:	f73f adbd 	bgt.w	80083b8 <_dtoa_r+0x4d0>
 800883e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008840:	9d00      	ldr	r5, [sp, #0]
 8008842:	ea6f 0a03 	mvn.w	sl, r3
 8008846:	f04f 0800 	mov.w	r8, #0
 800884a:	4631      	mov	r1, r6
 800884c:	4620      	mov	r0, r4
 800884e:	f000 f983 	bl	8008b58 <_Bfree>
 8008852:	2f00      	cmp	r7, #0
 8008854:	f43f aeb4 	beq.w	80085c0 <_dtoa_r+0x6d8>
 8008858:	f1b8 0f00 	cmp.w	r8, #0
 800885c:	d005      	beq.n	800886a <_dtoa_r+0x982>
 800885e:	45b8      	cmp	r8, r7
 8008860:	d003      	beq.n	800886a <_dtoa_r+0x982>
 8008862:	4641      	mov	r1, r8
 8008864:	4620      	mov	r0, r4
 8008866:	f000 f977 	bl	8008b58 <_Bfree>
 800886a:	4639      	mov	r1, r7
 800886c:	4620      	mov	r0, r4
 800886e:	f000 f973 	bl	8008b58 <_Bfree>
 8008872:	e6a5      	b.n	80085c0 <_dtoa_r+0x6d8>
 8008874:	2600      	movs	r6, #0
 8008876:	4637      	mov	r7, r6
 8008878:	e7e1      	b.n	800883e <_dtoa_r+0x956>
 800887a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800887c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008880:	4637      	mov	r7, r6
 8008882:	e599      	b.n	80083b8 <_dtoa_r+0x4d0>
 8008884:	9b08      	ldr	r3, [sp, #32]
 8008886:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 80fd 	beq.w	8008a8a <_dtoa_r+0xba2>
 8008890:	2d00      	cmp	r5, #0
 8008892:	dd05      	ble.n	80088a0 <_dtoa_r+0x9b8>
 8008894:	4639      	mov	r1, r7
 8008896:	462a      	mov	r2, r5
 8008898:	4620      	mov	r0, r4
 800889a:	f000 fb2f 	bl	8008efc <__lshift>
 800889e:	4607      	mov	r7, r0
 80088a0:	9b06      	ldr	r3, [sp, #24]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d05c      	beq.n	8008960 <_dtoa_r+0xa78>
 80088a6:	6879      	ldr	r1, [r7, #4]
 80088a8:	4620      	mov	r0, r4
 80088aa:	f000 f915 	bl	8008ad8 <_Balloc>
 80088ae:	4605      	mov	r5, r0
 80088b0:	b928      	cbnz	r0, 80088be <_dtoa_r+0x9d6>
 80088b2:	4b80      	ldr	r3, [pc, #512]	; (8008ab4 <_dtoa_r+0xbcc>)
 80088b4:	4602      	mov	r2, r0
 80088b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80088ba:	f7ff bb2e 	b.w	8007f1a <_dtoa_r+0x32>
 80088be:	693a      	ldr	r2, [r7, #16]
 80088c0:	3202      	adds	r2, #2
 80088c2:	0092      	lsls	r2, r2, #2
 80088c4:	f107 010c 	add.w	r1, r7, #12
 80088c8:	300c      	adds	r0, #12
 80088ca:	f7fe fe01 	bl	80074d0 <memcpy>
 80088ce:	2201      	movs	r2, #1
 80088d0:	4629      	mov	r1, r5
 80088d2:	4620      	mov	r0, r4
 80088d4:	f000 fb12 	bl	8008efc <__lshift>
 80088d8:	9b00      	ldr	r3, [sp, #0]
 80088da:	3301      	adds	r3, #1
 80088dc:	9301      	str	r3, [sp, #4]
 80088de:	9b00      	ldr	r3, [sp, #0]
 80088e0:	444b      	add	r3, r9
 80088e2:	9307      	str	r3, [sp, #28]
 80088e4:	9b02      	ldr	r3, [sp, #8]
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	46b8      	mov	r8, r7
 80088ec:	9306      	str	r3, [sp, #24]
 80088ee:	4607      	mov	r7, r0
 80088f0:	9b01      	ldr	r3, [sp, #4]
 80088f2:	4631      	mov	r1, r6
 80088f4:	3b01      	subs	r3, #1
 80088f6:	4658      	mov	r0, fp
 80088f8:	9302      	str	r3, [sp, #8]
 80088fa:	f7ff fa69 	bl	8007dd0 <quorem>
 80088fe:	4603      	mov	r3, r0
 8008900:	3330      	adds	r3, #48	; 0x30
 8008902:	9004      	str	r0, [sp, #16]
 8008904:	4641      	mov	r1, r8
 8008906:	4658      	mov	r0, fp
 8008908:	9308      	str	r3, [sp, #32]
 800890a:	f000 fb63 	bl	8008fd4 <__mcmp>
 800890e:	463a      	mov	r2, r7
 8008910:	4681      	mov	r9, r0
 8008912:	4631      	mov	r1, r6
 8008914:	4620      	mov	r0, r4
 8008916:	f000 fb79 	bl	800900c <__mdiff>
 800891a:	68c2      	ldr	r2, [r0, #12]
 800891c:	9b08      	ldr	r3, [sp, #32]
 800891e:	4605      	mov	r5, r0
 8008920:	bb02      	cbnz	r2, 8008964 <_dtoa_r+0xa7c>
 8008922:	4601      	mov	r1, r0
 8008924:	4658      	mov	r0, fp
 8008926:	f000 fb55 	bl	8008fd4 <__mcmp>
 800892a:	9b08      	ldr	r3, [sp, #32]
 800892c:	4602      	mov	r2, r0
 800892e:	4629      	mov	r1, r5
 8008930:	4620      	mov	r0, r4
 8008932:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008936:	f000 f90f 	bl	8008b58 <_Bfree>
 800893a:	9b05      	ldr	r3, [sp, #20]
 800893c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800893e:	9d01      	ldr	r5, [sp, #4]
 8008940:	ea43 0102 	orr.w	r1, r3, r2
 8008944:	9b06      	ldr	r3, [sp, #24]
 8008946:	430b      	orrs	r3, r1
 8008948:	9b08      	ldr	r3, [sp, #32]
 800894a:	d10d      	bne.n	8008968 <_dtoa_r+0xa80>
 800894c:	2b39      	cmp	r3, #57	; 0x39
 800894e:	d029      	beq.n	80089a4 <_dtoa_r+0xabc>
 8008950:	f1b9 0f00 	cmp.w	r9, #0
 8008954:	dd01      	ble.n	800895a <_dtoa_r+0xa72>
 8008956:	9b04      	ldr	r3, [sp, #16]
 8008958:	3331      	adds	r3, #49	; 0x31
 800895a:	9a02      	ldr	r2, [sp, #8]
 800895c:	7013      	strb	r3, [r2, #0]
 800895e:	e774      	b.n	800884a <_dtoa_r+0x962>
 8008960:	4638      	mov	r0, r7
 8008962:	e7b9      	b.n	80088d8 <_dtoa_r+0x9f0>
 8008964:	2201      	movs	r2, #1
 8008966:	e7e2      	b.n	800892e <_dtoa_r+0xa46>
 8008968:	f1b9 0f00 	cmp.w	r9, #0
 800896c:	db06      	blt.n	800897c <_dtoa_r+0xa94>
 800896e:	9905      	ldr	r1, [sp, #20]
 8008970:	ea41 0909 	orr.w	r9, r1, r9
 8008974:	9906      	ldr	r1, [sp, #24]
 8008976:	ea59 0101 	orrs.w	r1, r9, r1
 800897a:	d120      	bne.n	80089be <_dtoa_r+0xad6>
 800897c:	2a00      	cmp	r2, #0
 800897e:	ddec      	ble.n	800895a <_dtoa_r+0xa72>
 8008980:	4659      	mov	r1, fp
 8008982:	2201      	movs	r2, #1
 8008984:	4620      	mov	r0, r4
 8008986:	9301      	str	r3, [sp, #4]
 8008988:	f000 fab8 	bl	8008efc <__lshift>
 800898c:	4631      	mov	r1, r6
 800898e:	4683      	mov	fp, r0
 8008990:	f000 fb20 	bl	8008fd4 <__mcmp>
 8008994:	2800      	cmp	r0, #0
 8008996:	9b01      	ldr	r3, [sp, #4]
 8008998:	dc02      	bgt.n	80089a0 <_dtoa_r+0xab8>
 800899a:	d1de      	bne.n	800895a <_dtoa_r+0xa72>
 800899c:	07da      	lsls	r2, r3, #31
 800899e:	d5dc      	bpl.n	800895a <_dtoa_r+0xa72>
 80089a0:	2b39      	cmp	r3, #57	; 0x39
 80089a2:	d1d8      	bne.n	8008956 <_dtoa_r+0xa6e>
 80089a4:	9a02      	ldr	r2, [sp, #8]
 80089a6:	2339      	movs	r3, #57	; 0x39
 80089a8:	7013      	strb	r3, [r2, #0]
 80089aa:	462b      	mov	r3, r5
 80089ac:	461d      	mov	r5, r3
 80089ae:	3b01      	subs	r3, #1
 80089b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089b4:	2a39      	cmp	r2, #57	; 0x39
 80089b6:	d050      	beq.n	8008a5a <_dtoa_r+0xb72>
 80089b8:	3201      	adds	r2, #1
 80089ba:	701a      	strb	r2, [r3, #0]
 80089bc:	e745      	b.n	800884a <_dtoa_r+0x962>
 80089be:	2a00      	cmp	r2, #0
 80089c0:	dd03      	ble.n	80089ca <_dtoa_r+0xae2>
 80089c2:	2b39      	cmp	r3, #57	; 0x39
 80089c4:	d0ee      	beq.n	80089a4 <_dtoa_r+0xabc>
 80089c6:	3301      	adds	r3, #1
 80089c8:	e7c7      	b.n	800895a <_dtoa_r+0xa72>
 80089ca:	9a01      	ldr	r2, [sp, #4]
 80089cc:	9907      	ldr	r1, [sp, #28]
 80089ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089d2:	428a      	cmp	r2, r1
 80089d4:	d02a      	beq.n	8008a2c <_dtoa_r+0xb44>
 80089d6:	4659      	mov	r1, fp
 80089d8:	2300      	movs	r3, #0
 80089da:	220a      	movs	r2, #10
 80089dc:	4620      	mov	r0, r4
 80089de:	f000 f8dd 	bl	8008b9c <__multadd>
 80089e2:	45b8      	cmp	r8, r7
 80089e4:	4683      	mov	fp, r0
 80089e6:	f04f 0300 	mov.w	r3, #0
 80089ea:	f04f 020a 	mov.w	r2, #10
 80089ee:	4641      	mov	r1, r8
 80089f0:	4620      	mov	r0, r4
 80089f2:	d107      	bne.n	8008a04 <_dtoa_r+0xb1c>
 80089f4:	f000 f8d2 	bl	8008b9c <__multadd>
 80089f8:	4680      	mov	r8, r0
 80089fa:	4607      	mov	r7, r0
 80089fc:	9b01      	ldr	r3, [sp, #4]
 80089fe:	3301      	adds	r3, #1
 8008a00:	9301      	str	r3, [sp, #4]
 8008a02:	e775      	b.n	80088f0 <_dtoa_r+0xa08>
 8008a04:	f000 f8ca 	bl	8008b9c <__multadd>
 8008a08:	4639      	mov	r1, r7
 8008a0a:	4680      	mov	r8, r0
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	220a      	movs	r2, #10
 8008a10:	4620      	mov	r0, r4
 8008a12:	f000 f8c3 	bl	8008b9c <__multadd>
 8008a16:	4607      	mov	r7, r0
 8008a18:	e7f0      	b.n	80089fc <_dtoa_r+0xb14>
 8008a1a:	f1b9 0f00 	cmp.w	r9, #0
 8008a1e:	9a00      	ldr	r2, [sp, #0]
 8008a20:	bfcc      	ite	gt
 8008a22:	464d      	movgt	r5, r9
 8008a24:	2501      	movle	r5, #1
 8008a26:	4415      	add	r5, r2
 8008a28:	f04f 0800 	mov.w	r8, #0
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	2201      	movs	r2, #1
 8008a30:	4620      	mov	r0, r4
 8008a32:	9301      	str	r3, [sp, #4]
 8008a34:	f000 fa62 	bl	8008efc <__lshift>
 8008a38:	4631      	mov	r1, r6
 8008a3a:	4683      	mov	fp, r0
 8008a3c:	f000 faca 	bl	8008fd4 <__mcmp>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	dcb2      	bgt.n	80089aa <_dtoa_r+0xac2>
 8008a44:	d102      	bne.n	8008a4c <_dtoa_r+0xb64>
 8008a46:	9b01      	ldr	r3, [sp, #4]
 8008a48:	07db      	lsls	r3, r3, #31
 8008a4a:	d4ae      	bmi.n	80089aa <_dtoa_r+0xac2>
 8008a4c:	462b      	mov	r3, r5
 8008a4e:	461d      	mov	r5, r3
 8008a50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a54:	2a30      	cmp	r2, #48	; 0x30
 8008a56:	d0fa      	beq.n	8008a4e <_dtoa_r+0xb66>
 8008a58:	e6f7      	b.n	800884a <_dtoa_r+0x962>
 8008a5a:	9a00      	ldr	r2, [sp, #0]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d1a5      	bne.n	80089ac <_dtoa_r+0xac4>
 8008a60:	f10a 0a01 	add.w	sl, sl, #1
 8008a64:	2331      	movs	r3, #49	; 0x31
 8008a66:	e779      	b.n	800895c <_dtoa_r+0xa74>
 8008a68:	4b13      	ldr	r3, [pc, #76]	; (8008ab8 <_dtoa_r+0xbd0>)
 8008a6a:	f7ff baaf 	b.w	8007fcc <_dtoa_r+0xe4>
 8008a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f47f aa86 	bne.w	8007f82 <_dtoa_r+0x9a>
 8008a76:	4b11      	ldr	r3, [pc, #68]	; (8008abc <_dtoa_r+0xbd4>)
 8008a78:	f7ff baa8 	b.w	8007fcc <_dtoa_r+0xe4>
 8008a7c:	f1b9 0f00 	cmp.w	r9, #0
 8008a80:	dc03      	bgt.n	8008a8a <_dtoa_r+0xba2>
 8008a82:	9b05      	ldr	r3, [sp, #20]
 8008a84:	2b02      	cmp	r3, #2
 8008a86:	f73f aec9 	bgt.w	800881c <_dtoa_r+0x934>
 8008a8a:	9d00      	ldr	r5, [sp, #0]
 8008a8c:	4631      	mov	r1, r6
 8008a8e:	4658      	mov	r0, fp
 8008a90:	f7ff f99e 	bl	8007dd0 <quorem>
 8008a94:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008a98:	f805 3b01 	strb.w	r3, [r5], #1
 8008a9c:	9a00      	ldr	r2, [sp, #0]
 8008a9e:	1aaa      	subs	r2, r5, r2
 8008aa0:	4591      	cmp	r9, r2
 8008aa2:	ddba      	ble.n	8008a1a <_dtoa_r+0xb32>
 8008aa4:	4659      	mov	r1, fp
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	220a      	movs	r2, #10
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f000 f876 	bl	8008b9c <__multadd>
 8008ab0:	4683      	mov	fp, r0
 8008ab2:	e7eb      	b.n	8008a8c <_dtoa_r+0xba4>
 8008ab4:	08009fdb 	.word	0x08009fdb
 8008ab8:	08009f34 	.word	0x08009f34
 8008abc:	08009f58 	.word	0x08009f58

08008ac0 <_localeconv_r>:
 8008ac0:	4800      	ldr	r0, [pc, #0]	; (8008ac4 <_localeconv_r+0x4>)
 8008ac2:	4770      	bx	lr
 8008ac4:	2000017c 	.word	0x2000017c

08008ac8 <malloc>:
 8008ac8:	4b02      	ldr	r3, [pc, #8]	; (8008ad4 <malloc+0xc>)
 8008aca:	4601      	mov	r1, r0
 8008acc:	6818      	ldr	r0, [r3, #0]
 8008ace:	f000 bbe1 	b.w	8009294 <_malloc_r>
 8008ad2:	bf00      	nop
 8008ad4:	20000028 	.word	0x20000028

08008ad8 <_Balloc>:
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008adc:	4604      	mov	r4, r0
 8008ade:	460d      	mov	r5, r1
 8008ae0:	b976      	cbnz	r6, 8008b00 <_Balloc+0x28>
 8008ae2:	2010      	movs	r0, #16
 8008ae4:	f7ff fff0 	bl	8008ac8 <malloc>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	6260      	str	r0, [r4, #36]	; 0x24
 8008aec:	b920      	cbnz	r0, 8008af8 <_Balloc+0x20>
 8008aee:	4b18      	ldr	r3, [pc, #96]	; (8008b50 <_Balloc+0x78>)
 8008af0:	4818      	ldr	r0, [pc, #96]	; (8008b54 <_Balloc+0x7c>)
 8008af2:	2166      	movs	r1, #102	; 0x66
 8008af4:	f000 fc38 	bl	8009368 <__assert_func>
 8008af8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008afc:	6006      	str	r6, [r0, #0]
 8008afe:	60c6      	str	r6, [r0, #12]
 8008b00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008b02:	68f3      	ldr	r3, [r6, #12]
 8008b04:	b183      	cbz	r3, 8008b28 <_Balloc+0x50>
 8008b06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b0e:	b9b8      	cbnz	r0, 8008b40 <_Balloc+0x68>
 8008b10:	2101      	movs	r1, #1
 8008b12:	fa01 f605 	lsl.w	r6, r1, r5
 8008b16:	1d72      	adds	r2, r6, #5
 8008b18:	0092      	lsls	r2, r2, #2
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f000 fb5a 	bl	80091d4 <_calloc_r>
 8008b20:	b160      	cbz	r0, 8008b3c <_Balloc+0x64>
 8008b22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b26:	e00e      	b.n	8008b46 <_Balloc+0x6e>
 8008b28:	2221      	movs	r2, #33	; 0x21
 8008b2a:	2104      	movs	r1, #4
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	f000 fb51 	bl	80091d4 <_calloc_r>
 8008b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b34:	60f0      	str	r0, [r6, #12]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1e4      	bne.n	8008b06 <_Balloc+0x2e>
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	bd70      	pop	{r4, r5, r6, pc}
 8008b40:	6802      	ldr	r2, [r0, #0]
 8008b42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b46:	2300      	movs	r3, #0
 8008b48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b4c:	e7f7      	b.n	8008b3e <_Balloc+0x66>
 8008b4e:	bf00      	nop
 8008b50:	08009f65 	.word	0x08009f65
 8008b54:	08009fec 	.word	0x08009fec

08008b58 <_Bfree>:
 8008b58:	b570      	push	{r4, r5, r6, lr}
 8008b5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b5c:	4605      	mov	r5, r0
 8008b5e:	460c      	mov	r4, r1
 8008b60:	b976      	cbnz	r6, 8008b80 <_Bfree+0x28>
 8008b62:	2010      	movs	r0, #16
 8008b64:	f7ff ffb0 	bl	8008ac8 <malloc>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	6268      	str	r0, [r5, #36]	; 0x24
 8008b6c:	b920      	cbnz	r0, 8008b78 <_Bfree+0x20>
 8008b6e:	4b09      	ldr	r3, [pc, #36]	; (8008b94 <_Bfree+0x3c>)
 8008b70:	4809      	ldr	r0, [pc, #36]	; (8008b98 <_Bfree+0x40>)
 8008b72:	218a      	movs	r1, #138	; 0x8a
 8008b74:	f000 fbf8 	bl	8009368 <__assert_func>
 8008b78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b7c:	6006      	str	r6, [r0, #0]
 8008b7e:	60c6      	str	r6, [r0, #12]
 8008b80:	b13c      	cbz	r4, 8008b92 <_Bfree+0x3a>
 8008b82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b84:	6862      	ldr	r2, [r4, #4]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b8c:	6021      	str	r1, [r4, #0]
 8008b8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b92:	bd70      	pop	{r4, r5, r6, pc}
 8008b94:	08009f65 	.word	0x08009f65
 8008b98:	08009fec 	.word	0x08009fec

08008b9c <__multadd>:
 8008b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba0:	690e      	ldr	r6, [r1, #16]
 8008ba2:	4607      	mov	r7, r0
 8008ba4:	4698      	mov	r8, r3
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	f101 0014 	add.w	r0, r1, #20
 8008bac:	2300      	movs	r3, #0
 8008bae:	6805      	ldr	r5, [r0, #0]
 8008bb0:	b2a9      	uxth	r1, r5
 8008bb2:	fb02 8101 	mla	r1, r2, r1, r8
 8008bb6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008bba:	0c2d      	lsrs	r5, r5, #16
 8008bbc:	fb02 c505 	mla	r5, r2, r5, ip
 8008bc0:	b289      	uxth	r1, r1
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008bc8:	429e      	cmp	r6, r3
 8008bca:	f840 1b04 	str.w	r1, [r0], #4
 8008bce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008bd2:	dcec      	bgt.n	8008bae <__multadd+0x12>
 8008bd4:	f1b8 0f00 	cmp.w	r8, #0
 8008bd8:	d022      	beq.n	8008c20 <__multadd+0x84>
 8008bda:	68a3      	ldr	r3, [r4, #8]
 8008bdc:	42b3      	cmp	r3, r6
 8008bde:	dc19      	bgt.n	8008c14 <__multadd+0x78>
 8008be0:	6861      	ldr	r1, [r4, #4]
 8008be2:	4638      	mov	r0, r7
 8008be4:	3101      	adds	r1, #1
 8008be6:	f7ff ff77 	bl	8008ad8 <_Balloc>
 8008bea:	4605      	mov	r5, r0
 8008bec:	b928      	cbnz	r0, 8008bfa <__multadd+0x5e>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	4b0d      	ldr	r3, [pc, #52]	; (8008c28 <__multadd+0x8c>)
 8008bf2:	480e      	ldr	r0, [pc, #56]	; (8008c2c <__multadd+0x90>)
 8008bf4:	21b5      	movs	r1, #181	; 0xb5
 8008bf6:	f000 fbb7 	bl	8009368 <__assert_func>
 8008bfa:	6922      	ldr	r2, [r4, #16]
 8008bfc:	3202      	adds	r2, #2
 8008bfe:	f104 010c 	add.w	r1, r4, #12
 8008c02:	0092      	lsls	r2, r2, #2
 8008c04:	300c      	adds	r0, #12
 8008c06:	f7fe fc63 	bl	80074d0 <memcpy>
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	f7ff ffa3 	bl	8008b58 <_Bfree>
 8008c12:	462c      	mov	r4, r5
 8008c14:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008c18:	3601      	adds	r6, #1
 8008c1a:	f8c3 8014 	str.w	r8, [r3, #20]
 8008c1e:	6126      	str	r6, [r4, #16]
 8008c20:	4620      	mov	r0, r4
 8008c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c26:	bf00      	nop
 8008c28:	08009fdb 	.word	0x08009fdb
 8008c2c:	08009fec 	.word	0x08009fec

08008c30 <__hi0bits>:
 8008c30:	0c03      	lsrs	r3, r0, #16
 8008c32:	041b      	lsls	r3, r3, #16
 8008c34:	b9d3      	cbnz	r3, 8008c6c <__hi0bits+0x3c>
 8008c36:	0400      	lsls	r0, r0, #16
 8008c38:	2310      	movs	r3, #16
 8008c3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c3e:	bf04      	itt	eq
 8008c40:	0200      	lsleq	r0, r0, #8
 8008c42:	3308      	addeq	r3, #8
 8008c44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c48:	bf04      	itt	eq
 8008c4a:	0100      	lsleq	r0, r0, #4
 8008c4c:	3304      	addeq	r3, #4
 8008c4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c52:	bf04      	itt	eq
 8008c54:	0080      	lsleq	r0, r0, #2
 8008c56:	3302      	addeq	r3, #2
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	db05      	blt.n	8008c68 <__hi0bits+0x38>
 8008c5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c60:	f103 0301 	add.w	r3, r3, #1
 8008c64:	bf08      	it	eq
 8008c66:	2320      	moveq	r3, #32
 8008c68:	4618      	mov	r0, r3
 8008c6a:	4770      	bx	lr
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	e7e4      	b.n	8008c3a <__hi0bits+0xa>

08008c70 <__lo0bits>:
 8008c70:	6803      	ldr	r3, [r0, #0]
 8008c72:	f013 0207 	ands.w	r2, r3, #7
 8008c76:	4601      	mov	r1, r0
 8008c78:	d00b      	beq.n	8008c92 <__lo0bits+0x22>
 8008c7a:	07da      	lsls	r2, r3, #31
 8008c7c:	d424      	bmi.n	8008cc8 <__lo0bits+0x58>
 8008c7e:	0798      	lsls	r0, r3, #30
 8008c80:	bf49      	itett	mi
 8008c82:	085b      	lsrmi	r3, r3, #1
 8008c84:	089b      	lsrpl	r3, r3, #2
 8008c86:	2001      	movmi	r0, #1
 8008c88:	600b      	strmi	r3, [r1, #0]
 8008c8a:	bf5c      	itt	pl
 8008c8c:	600b      	strpl	r3, [r1, #0]
 8008c8e:	2002      	movpl	r0, #2
 8008c90:	4770      	bx	lr
 8008c92:	b298      	uxth	r0, r3
 8008c94:	b9b0      	cbnz	r0, 8008cc4 <__lo0bits+0x54>
 8008c96:	0c1b      	lsrs	r3, r3, #16
 8008c98:	2010      	movs	r0, #16
 8008c9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c9e:	bf04      	itt	eq
 8008ca0:	0a1b      	lsreq	r3, r3, #8
 8008ca2:	3008      	addeq	r0, #8
 8008ca4:	071a      	lsls	r2, r3, #28
 8008ca6:	bf04      	itt	eq
 8008ca8:	091b      	lsreq	r3, r3, #4
 8008caa:	3004      	addeq	r0, #4
 8008cac:	079a      	lsls	r2, r3, #30
 8008cae:	bf04      	itt	eq
 8008cb0:	089b      	lsreq	r3, r3, #2
 8008cb2:	3002      	addeq	r0, #2
 8008cb4:	07da      	lsls	r2, r3, #31
 8008cb6:	d403      	bmi.n	8008cc0 <__lo0bits+0x50>
 8008cb8:	085b      	lsrs	r3, r3, #1
 8008cba:	f100 0001 	add.w	r0, r0, #1
 8008cbe:	d005      	beq.n	8008ccc <__lo0bits+0x5c>
 8008cc0:	600b      	str	r3, [r1, #0]
 8008cc2:	4770      	bx	lr
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	e7e8      	b.n	8008c9a <__lo0bits+0x2a>
 8008cc8:	2000      	movs	r0, #0
 8008cca:	4770      	bx	lr
 8008ccc:	2020      	movs	r0, #32
 8008cce:	4770      	bx	lr

08008cd0 <__i2b>:
 8008cd0:	b510      	push	{r4, lr}
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	2101      	movs	r1, #1
 8008cd6:	f7ff feff 	bl	8008ad8 <_Balloc>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	b928      	cbnz	r0, 8008cea <__i2b+0x1a>
 8008cde:	4b05      	ldr	r3, [pc, #20]	; (8008cf4 <__i2b+0x24>)
 8008ce0:	4805      	ldr	r0, [pc, #20]	; (8008cf8 <__i2b+0x28>)
 8008ce2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008ce6:	f000 fb3f 	bl	8009368 <__assert_func>
 8008cea:	2301      	movs	r3, #1
 8008cec:	6144      	str	r4, [r0, #20]
 8008cee:	6103      	str	r3, [r0, #16]
 8008cf0:	bd10      	pop	{r4, pc}
 8008cf2:	bf00      	nop
 8008cf4:	08009fdb 	.word	0x08009fdb
 8008cf8:	08009fec 	.word	0x08009fec

08008cfc <__multiply>:
 8008cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d00:	4614      	mov	r4, r2
 8008d02:	690a      	ldr	r2, [r1, #16]
 8008d04:	6923      	ldr	r3, [r4, #16]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	bfb8      	it	lt
 8008d0a:	460b      	movlt	r3, r1
 8008d0c:	460d      	mov	r5, r1
 8008d0e:	bfbc      	itt	lt
 8008d10:	4625      	movlt	r5, r4
 8008d12:	461c      	movlt	r4, r3
 8008d14:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008d18:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008d1c:	68ab      	ldr	r3, [r5, #8]
 8008d1e:	6869      	ldr	r1, [r5, #4]
 8008d20:	eb0a 0709 	add.w	r7, sl, r9
 8008d24:	42bb      	cmp	r3, r7
 8008d26:	b085      	sub	sp, #20
 8008d28:	bfb8      	it	lt
 8008d2a:	3101      	addlt	r1, #1
 8008d2c:	f7ff fed4 	bl	8008ad8 <_Balloc>
 8008d30:	b930      	cbnz	r0, 8008d40 <__multiply+0x44>
 8008d32:	4602      	mov	r2, r0
 8008d34:	4b42      	ldr	r3, [pc, #264]	; (8008e40 <__multiply+0x144>)
 8008d36:	4843      	ldr	r0, [pc, #268]	; (8008e44 <__multiply+0x148>)
 8008d38:	f240 115d 	movw	r1, #349	; 0x15d
 8008d3c:	f000 fb14 	bl	8009368 <__assert_func>
 8008d40:	f100 0614 	add.w	r6, r0, #20
 8008d44:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008d48:	4633      	mov	r3, r6
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	4543      	cmp	r3, r8
 8008d4e:	d31e      	bcc.n	8008d8e <__multiply+0x92>
 8008d50:	f105 0c14 	add.w	ip, r5, #20
 8008d54:	f104 0314 	add.w	r3, r4, #20
 8008d58:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008d5c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008d60:	9202      	str	r2, [sp, #8]
 8008d62:	ebac 0205 	sub.w	r2, ip, r5
 8008d66:	3a15      	subs	r2, #21
 8008d68:	f022 0203 	bic.w	r2, r2, #3
 8008d6c:	3204      	adds	r2, #4
 8008d6e:	f105 0115 	add.w	r1, r5, #21
 8008d72:	458c      	cmp	ip, r1
 8008d74:	bf38      	it	cc
 8008d76:	2204      	movcc	r2, #4
 8008d78:	9201      	str	r2, [sp, #4]
 8008d7a:	9a02      	ldr	r2, [sp, #8]
 8008d7c:	9303      	str	r3, [sp, #12]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d808      	bhi.n	8008d94 <__multiply+0x98>
 8008d82:	2f00      	cmp	r7, #0
 8008d84:	dc55      	bgt.n	8008e32 <__multiply+0x136>
 8008d86:	6107      	str	r7, [r0, #16]
 8008d88:	b005      	add	sp, #20
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	f843 2b04 	str.w	r2, [r3], #4
 8008d92:	e7db      	b.n	8008d4c <__multiply+0x50>
 8008d94:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d98:	f1ba 0f00 	cmp.w	sl, #0
 8008d9c:	d020      	beq.n	8008de0 <__multiply+0xe4>
 8008d9e:	f105 0e14 	add.w	lr, r5, #20
 8008da2:	46b1      	mov	r9, r6
 8008da4:	2200      	movs	r2, #0
 8008da6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008daa:	f8d9 b000 	ldr.w	fp, [r9]
 8008dae:	b2a1      	uxth	r1, r4
 8008db0:	fa1f fb8b 	uxth.w	fp, fp
 8008db4:	fb0a b101 	mla	r1, sl, r1, fp
 8008db8:	4411      	add	r1, r2
 8008dba:	f8d9 2000 	ldr.w	r2, [r9]
 8008dbe:	0c24      	lsrs	r4, r4, #16
 8008dc0:	0c12      	lsrs	r2, r2, #16
 8008dc2:	fb0a 2404 	mla	r4, sl, r4, r2
 8008dc6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008dca:	b289      	uxth	r1, r1
 8008dcc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008dd0:	45f4      	cmp	ip, lr
 8008dd2:	f849 1b04 	str.w	r1, [r9], #4
 8008dd6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008dda:	d8e4      	bhi.n	8008da6 <__multiply+0xaa>
 8008ddc:	9901      	ldr	r1, [sp, #4]
 8008dde:	5072      	str	r2, [r6, r1]
 8008de0:	9a03      	ldr	r2, [sp, #12]
 8008de2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008de6:	3304      	adds	r3, #4
 8008de8:	f1b9 0f00 	cmp.w	r9, #0
 8008dec:	d01f      	beq.n	8008e2e <__multiply+0x132>
 8008dee:	6834      	ldr	r4, [r6, #0]
 8008df0:	f105 0114 	add.w	r1, r5, #20
 8008df4:	46b6      	mov	lr, r6
 8008df6:	f04f 0a00 	mov.w	sl, #0
 8008dfa:	880a      	ldrh	r2, [r1, #0]
 8008dfc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008e00:	fb09 b202 	mla	r2, r9, r2, fp
 8008e04:	4492      	add	sl, r2
 8008e06:	b2a4      	uxth	r4, r4
 8008e08:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008e0c:	f84e 4b04 	str.w	r4, [lr], #4
 8008e10:	f851 4b04 	ldr.w	r4, [r1], #4
 8008e14:	f8be 2000 	ldrh.w	r2, [lr]
 8008e18:	0c24      	lsrs	r4, r4, #16
 8008e1a:	fb09 2404 	mla	r4, r9, r4, r2
 8008e1e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008e22:	458c      	cmp	ip, r1
 8008e24:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e28:	d8e7      	bhi.n	8008dfa <__multiply+0xfe>
 8008e2a:	9a01      	ldr	r2, [sp, #4]
 8008e2c:	50b4      	str	r4, [r6, r2]
 8008e2e:	3604      	adds	r6, #4
 8008e30:	e7a3      	b.n	8008d7a <__multiply+0x7e>
 8008e32:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1a5      	bne.n	8008d86 <__multiply+0x8a>
 8008e3a:	3f01      	subs	r7, #1
 8008e3c:	e7a1      	b.n	8008d82 <__multiply+0x86>
 8008e3e:	bf00      	nop
 8008e40:	08009fdb 	.word	0x08009fdb
 8008e44:	08009fec 	.word	0x08009fec

08008e48 <__pow5mult>:
 8008e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e4c:	4615      	mov	r5, r2
 8008e4e:	f012 0203 	ands.w	r2, r2, #3
 8008e52:	4606      	mov	r6, r0
 8008e54:	460f      	mov	r7, r1
 8008e56:	d007      	beq.n	8008e68 <__pow5mult+0x20>
 8008e58:	4c25      	ldr	r4, [pc, #148]	; (8008ef0 <__pow5mult+0xa8>)
 8008e5a:	3a01      	subs	r2, #1
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e62:	f7ff fe9b 	bl	8008b9c <__multadd>
 8008e66:	4607      	mov	r7, r0
 8008e68:	10ad      	asrs	r5, r5, #2
 8008e6a:	d03d      	beq.n	8008ee8 <__pow5mult+0xa0>
 8008e6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e6e:	b97c      	cbnz	r4, 8008e90 <__pow5mult+0x48>
 8008e70:	2010      	movs	r0, #16
 8008e72:	f7ff fe29 	bl	8008ac8 <malloc>
 8008e76:	4602      	mov	r2, r0
 8008e78:	6270      	str	r0, [r6, #36]	; 0x24
 8008e7a:	b928      	cbnz	r0, 8008e88 <__pow5mult+0x40>
 8008e7c:	4b1d      	ldr	r3, [pc, #116]	; (8008ef4 <__pow5mult+0xac>)
 8008e7e:	481e      	ldr	r0, [pc, #120]	; (8008ef8 <__pow5mult+0xb0>)
 8008e80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e84:	f000 fa70 	bl	8009368 <__assert_func>
 8008e88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e8c:	6004      	str	r4, [r0, #0]
 8008e8e:	60c4      	str	r4, [r0, #12]
 8008e90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008e94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e98:	b94c      	cbnz	r4, 8008eae <__pow5mult+0x66>
 8008e9a:	f240 2171 	movw	r1, #625	; 0x271
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f7ff ff16 	bl	8008cd0 <__i2b>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008eaa:	4604      	mov	r4, r0
 8008eac:	6003      	str	r3, [r0, #0]
 8008eae:	f04f 0900 	mov.w	r9, #0
 8008eb2:	07eb      	lsls	r3, r5, #31
 8008eb4:	d50a      	bpl.n	8008ecc <__pow5mult+0x84>
 8008eb6:	4639      	mov	r1, r7
 8008eb8:	4622      	mov	r2, r4
 8008eba:	4630      	mov	r0, r6
 8008ebc:	f7ff ff1e 	bl	8008cfc <__multiply>
 8008ec0:	4639      	mov	r1, r7
 8008ec2:	4680      	mov	r8, r0
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	f7ff fe47 	bl	8008b58 <_Bfree>
 8008eca:	4647      	mov	r7, r8
 8008ecc:	106d      	asrs	r5, r5, #1
 8008ece:	d00b      	beq.n	8008ee8 <__pow5mult+0xa0>
 8008ed0:	6820      	ldr	r0, [r4, #0]
 8008ed2:	b938      	cbnz	r0, 8008ee4 <__pow5mult+0x9c>
 8008ed4:	4622      	mov	r2, r4
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	4630      	mov	r0, r6
 8008eda:	f7ff ff0f 	bl	8008cfc <__multiply>
 8008ede:	6020      	str	r0, [r4, #0]
 8008ee0:	f8c0 9000 	str.w	r9, [r0]
 8008ee4:	4604      	mov	r4, r0
 8008ee6:	e7e4      	b.n	8008eb2 <__pow5mult+0x6a>
 8008ee8:	4638      	mov	r0, r7
 8008eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eee:	bf00      	nop
 8008ef0:	0800a140 	.word	0x0800a140
 8008ef4:	08009f65 	.word	0x08009f65
 8008ef8:	08009fec 	.word	0x08009fec

08008efc <__lshift>:
 8008efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f00:	460c      	mov	r4, r1
 8008f02:	6849      	ldr	r1, [r1, #4]
 8008f04:	6923      	ldr	r3, [r4, #16]
 8008f06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f0a:	68a3      	ldr	r3, [r4, #8]
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	4691      	mov	r9, r2
 8008f10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f14:	f108 0601 	add.w	r6, r8, #1
 8008f18:	42b3      	cmp	r3, r6
 8008f1a:	db0b      	blt.n	8008f34 <__lshift+0x38>
 8008f1c:	4638      	mov	r0, r7
 8008f1e:	f7ff fddb 	bl	8008ad8 <_Balloc>
 8008f22:	4605      	mov	r5, r0
 8008f24:	b948      	cbnz	r0, 8008f3a <__lshift+0x3e>
 8008f26:	4602      	mov	r2, r0
 8008f28:	4b28      	ldr	r3, [pc, #160]	; (8008fcc <__lshift+0xd0>)
 8008f2a:	4829      	ldr	r0, [pc, #164]	; (8008fd0 <__lshift+0xd4>)
 8008f2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f30:	f000 fa1a 	bl	8009368 <__assert_func>
 8008f34:	3101      	adds	r1, #1
 8008f36:	005b      	lsls	r3, r3, #1
 8008f38:	e7ee      	b.n	8008f18 <__lshift+0x1c>
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	f100 0114 	add.w	r1, r0, #20
 8008f40:	f100 0210 	add.w	r2, r0, #16
 8008f44:	4618      	mov	r0, r3
 8008f46:	4553      	cmp	r3, sl
 8008f48:	db33      	blt.n	8008fb2 <__lshift+0xb6>
 8008f4a:	6920      	ldr	r0, [r4, #16]
 8008f4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f50:	f104 0314 	add.w	r3, r4, #20
 8008f54:	f019 091f 	ands.w	r9, r9, #31
 8008f58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f60:	d02b      	beq.n	8008fba <__lshift+0xbe>
 8008f62:	f1c9 0e20 	rsb	lr, r9, #32
 8008f66:	468a      	mov	sl, r1
 8008f68:	2200      	movs	r2, #0
 8008f6a:	6818      	ldr	r0, [r3, #0]
 8008f6c:	fa00 f009 	lsl.w	r0, r0, r9
 8008f70:	4302      	orrs	r2, r0
 8008f72:	f84a 2b04 	str.w	r2, [sl], #4
 8008f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f7a:	459c      	cmp	ip, r3
 8008f7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f80:	d8f3      	bhi.n	8008f6a <__lshift+0x6e>
 8008f82:	ebac 0304 	sub.w	r3, ip, r4
 8008f86:	3b15      	subs	r3, #21
 8008f88:	f023 0303 	bic.w	r3, r3, #3
 8008f8c:	3304      	adds	r3, #4
 8008f8e:	f104 0015 	add.w	r0, r4, #21
 8008f92:	4584      	cmp	ip, r0
 8008f94:	bf38      	it	cc
 8008f96:	2304      	movcc	r3, #4
 8008f98:	50ca      	str	r2, [r1, r3]
 8008f9a:	b10a      	cbz	r2, 8008fa0 <__lshift+0xa4>
 8008f9c:	f108 0602 	add.w	r6, r8, #2
 8008fa0:	3e01      	subs	r6, #1
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	612e      	str	r6, [r5, #16]
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	f7ff fdd6 	bl	8008b58 <_Bfree>
 8008fac:	4628      	mov	r0, r5
 8008fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	e7c5      	b.n	8008f46 <__lshift+0x4a>
 8008fba:	3904      	subs	r1, #4
 8008fbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fc4:	459c      	cmp	ip, r3
 8008fc6:	d8f9      	bhi.n	8008fbc <__lshift+0xc0>
 8008fc8:	e7ea      	b.n	8008fa0 <__lshift+0xa4>
 8008fca:	bf00      	nop
 8008fcc:	08009fdb 	.word	0x08009fdb
 8008fd0:	08009fec 	.word	0x08009fec

08008fd4 <__mcmp>:
 8008fd4:	b530      	push	{r4, r5, lr}
 8008fd6:	6902      	ldr	r2, [r0, #16]
 8008fd8:	690c      	ldr	r4, [r1, #16]
 8008fda:	1b12      	subs	r2, r2, r4
 8008fdc:	d10e      	bne.n	8008ffc <__mcmp+0x28>
 8008fde:	f100 0314 	add.w	r3, r0, #20
 8008fe2:	3114      	adds	r1, #20
 8008fe4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008fe8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008fec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ff0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ff4:	42a5      	cmp	r5, r4
 8008ff6:	d003      	beq.n	8009000 <__mcmp+0x2c>
 8008ff8:	d305      	bcc.n	8009006 <__mcmp+0x32>
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	4610      	mov	r0, r2
 8008ffe:	bd30      	pop	{r4, r5, pc}
 8009000:	4283      	cmp	r3, r0
 8009002:	d3f3      	bcc.n	8008fec <__mcmp+0x18>
 8009004:	e7fa      	b.n	8008ffc <__mcmp+0x28>
 8009006:	f04f 32ff 	mov.w	r2, #4294967295
 800900a:	e7f7      	b.n	8008ffc <__mcmp+0x28>

0800900c <__mdiff>:
 800900c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009010:	460c      	mov	r4, r1
 8009012:	4606      	mov	r6, r0
 8009014:	4611      	mov	r1, r2
 8009016:	4620      	mov	r0, r4
 8009018:	4617      	mov	r7, r2
 800901a:	f7ff ffdb 	bl	8008fd4 <__mcmp>
 800901e:	1e05      	subs	r5, r0, #0
 8009020:	d110      	bne.n	8009044 <__mdiff+0x38>
 8009022:	4629      	mov	r1, r5
 8009024:	4630      	mov	r0, r6
 8009026:	f7ff fd57 	bl	8008ad8 <_Balloc>
 800902a:	b930      	cbnz	r0, 800903a <__mdiff+0x2e>
 800902c:	4b39      	ldr	r3, [pc, #228]	; (8009114 <__mdiff+0x108>)
 800902e:	4602      	mov	r2, r0
 8009030:	f240 2132 	movw	r1, #562	; 0x232
 8009034:	4838      	ldr	r0, [pc, #224]	; (8009118 <__mdiff+0x10c>)
 8009036:	f000 f997 	bl	8009368 <__assert_func>
 800903a:	2301      	movs	r3, #1
 800903c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009044:	bfa4      	itt	ge
 8009046:	463b      	movge	r3, r7
 8009048:	4627      	movge	r7, r4
 800904a:	4630      	mov	r0, r6
 800904c:	6879      	ldr	r1, [r7, #4]
 800904e:	bfa6      	itte	ge
 8009050:	461c      	movge	r4, r3
 8009052:	2500      	movge	r5, #0
 8009054:	2501      	movlt	r5, #1
 8009056:	f7ff fd3f 	bl	8008ad8 <_Balloc>
 800905a:	b920      	cbnz	r0, 8009066 <__mdiff+0x5a>
 800905c:	4b2d      	ldr	r3, [pc, #180]	; (8009114 <__mdiff+0x108>)
 800905e:	4602      	mov	r2, r0
 8009060:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009064:	e7e6      	b.n	8009034 <__mdiff+0x28>
 8009066:	693e      	ldr	r6, [r7, #16]
 8009068:	60c5      	str	r5, [r0, #12]
 800906a:	6925      	ldr	r5, [r4, #16]
 800906c:	f107 0114 	add.w	r1, r7, #20
 8009070:	f104 0914 	add.w	r9, r4, #20
 8009074:	f100 0e14 	add.w	lr, r0, #20
 8009078:	f107 0210 	add.w	r2, r7, #16
 800907c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009080:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009084:	46f2      	mov	sl, lr
 8009086:	2700      	movs	r7, #0
 8009088:	f859 3b04 	ldr.w	r3, [r9], #4
 800908c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009090:	fa1f f883 	uxth.w	r8, r3
 8009094:	fa17 f78b 	uxtah	r7, r7, fp
 8009098:	0c1b      	lsrs	r3, r3, #16
 800909a:	eba7 0808 	sub.w	r8, r7, r8
 800909e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80090a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80090a6:	fa1f f888 	uxth.w	r8, r8
 80090aa:	141f      	asrs	r7, r3, #16
 80090ac:	454d      	cmp	r5, r9
 80090ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80090b2:	f84a 3b04 	str.w	r3, [sl], #4
 80090b6:	d8e7      	bhi.n	8009088 <__mdiff+0x7c>
 80090b8:	1b2b      	subs	r3, r5, r4
 80090ba:	3b15      	subs	r3, #21
 80090bc:	f023 0303 	bic.w	r3, r3, #3
 80090c0:	3304      	adds	r3, #4
 80090c2:	3415      	adds	r4, #21
 80090c4:	42a5      	cmp	r5, r4
 80090c6:	bf38      	it	cc
 80090c8:	2304      	movcc	r3, #4
 80090ca:	4419      	add	r1, r3
 80090cc:	4473      	add	r3, lr
 80090ce:	469e      	mov	lr, r3
 80090d0:	460d      	mov	r5, r1
 80090d2:	4565      	cmp	r5, ip
 80090d4:	d30e      	bcc.n	80090f4 <__mdiff+0xe8>
 80090d6:	f10c 0203 	add.w	r2, ip, #3
 80090da:	1a52      	subs	r2, r2, r1
 80090dc:	f022 0203 	bic.w	r2, r2, #3
 80090e0:	3903      	subs	r1, #3
 80090e2:	458c      	cmp	ip, r1
 80090e4:	bf38      	it	cc
 80090e6:	2200      	movcc	r2, #0
 80090e8:	441a      	add	r2, r3
 80090ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80090ee:	b17b      	cbz	r3, 8009110 <__mdiff+0x104>
 80090f0:	6106      	str	r6, [r0, #16]
 80090f2:	e7a5      	b.n	8009040 <__mdiff+0x34>
 80090f4:	f855 8b04 	ldr.w	r8, [r5], #4
 80090f8:	fa17 f488 	uxtah	r4, r7, r8
 80090fc:	1422      	asrs	r2, r4, #16
 80090fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009102:	b2a4      	uxth	r4, r4
 8009104:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009108:	f84e 4b04 	str.w	r4, [lr], #4
 800910c:	1417      	asrs	r7, r2, #16
 800910e:	e7e0      	b.n	80090d2 <__mdiff+0xc6>
 8009110:	3e01      	subs	r6, #1
 8009112:	e7ea      	b.n	80090ea <__mdiff+0xde>
 8009114:	08009fdb 	.word	0x08009fdb
 8009118:	08009fec 	.word	0x08009fec

0800911c <__d2b>:
 800911c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009120:	4689      	mov	r9, r1
 8009122:	2101      	movs	r1, #1
 8009124:	ec57 6b10 	vmov	r6, r7, d0
 8009128:	4690      	mov	r8, r2
 800912a:	f7ff fcd5 	bl	8008ad8 <_Balloc>
 800912e:	4604      	mov	r4, r0
 8009130:	b930      	cbnz	r0, 8009140 <__d2b+0x24>
 8009132:	4602      	mov	r2, r0
 8009134:	4b25      	ldr	r3, [pc, #148]	; (80091cc <__d2b+0xb0>)
 8009136:	4826      	ldr	r0, [pc, #152]	; (80091d0 <__d2b+0xb4>)
 8009138:	f240 310a 	movw	r1, #778	; 0x30a
 800913c:	f000 f914 	bl	8009368 <__assert_func>
 8009140:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009144:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009148:	bb35      	cbnz	r5, 8009198 <__d2b+0x7c>
 800914a:	2e00      	cmp	r6, #0
 800914c:	9301      	str	r3, [sp, #4]
 800914e:	d028      	beq.n	80091a2 <__d2b+0x86>
 8009150:	4668      	mov	r0, sp
 8009152:	9600      	str	r6, [sp, #0]
 8009154:	f7ff fd8c 	bl	8008c70 <__lo0bits>
 8009158:	9900      	ldr	r1, [sp, #0]
 800915a:	b300      	cbz	r0, 800919e <__d2b+0x82>
 800915c:	9a01      	ldr	r2, [sp, #4]
 800915e:	f1c0 0320 	rsb	r3, r0, #32
 8009162:	fa02 f303 	lsl.w	r3, r2, r3
 8009166:	430b      	orrs	r3, r1
 8009168:	40c2      	lsrs	r2, r0
 800916a:	6163      	str	r3, [r4, #20]
 800916c:	9201      	str	r2, [sp, #4]
 800916e:	9b01      	ldr	r3, [sp, #4]
 8009170:	61a3      	str	r3, [r4, #24]
 8009172:	2b00      	cmp	r3, #0
 8009174:	bf14      	ite	ne
 8009176:	2202      	movne	r2, #2
 8009178:	2201      	moveq	r2, #1
 800917a:	6122      	str	r2, [r4, #16]
 800917c:	b1d5      	cbz	r5, 80091b4 <__d2b+0x98>
 800917e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009182:	4405      	add	r5, r0
 8009184:	f8c9 5000 	str.w	r5, [r9]
 8009188:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800918c:	f8c8 0000 	str.w	r0, [r8]
 8009190:	4620      	mov	r0, r4
 8009192:	b003      	add	sp, #12
 8009194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009198:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800919c:	e7d5      	b.n	800914a <__d2b+0x2e>
 800919e:	6161      	str	r1, [r4, #20]
 80091a0:	e7e5      	b.n	800916e <__d2b+0x52>
 80091a2:	a801      	add	r0, sp, #4
 80091a4:	f7ff fd64 	bl	8008c70 <__lo0bits>
 80091a8:	9b01      	ldr	r3, [sp, #4]
 80091aa:	6163      	str	r3, [r4, #20]
 80091ac:	2201      	movs	r2, #1
 80091ae:	6122      	str	r2, [r4, #16]
 80091b0:	3020      	adds	r0, #32
 80091b2:	e7e3      	b.n	800917c <__d2b+0x60>
 80091b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80091b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091bc:	f8c9 0000 	str.w	r0, [r9]
 80091c0:	6918      	ldr	r0, [r3, #16]
 80091c2:	f7ff fd35 	bl	8008c30 <__hi0bits>
 80091c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091ca:	e7df      	b.n	800918c <__d2b+0x70>
 80091cc:	08009fdb 	.word	0x08009fdb
 80091d0:	08009fec 	.word	0x08009fec

080091d4 <_calloc_r>:
 80091d4:	b513      	push	{r0, r1, r4, lr}
 80091d6:	434a      	muls	r2, r1
 80091d8:	4611      	mov	r1, r2
 80091da:	9201      	str	r2, [sp, #4]
 80091dc:	f000 f85a 	bl	8009294 <_malloc_r>
 80091e0:	4604      	mov	r4, r0
 80091e2:	b118      	cbz	r0, 80091ec <_calloc_r+0x18>
 80091e4:	9a01      	ldr	r2, [sp, #4]
 80091e6:	2100      	movs	r1, #0
 80091e8:	f7fe f980 	bl	80074ec <memset>
 80091ec:	4620      	mov	r0, r4
 80091ee:	b002      	add	sp, #8
 80091f0:	bd10      	pop	{r4, pc}
	...

080091f4 <_free_r>:
 80091f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091f6:	2900      	cmp	r1, #0
 80091f8:	d048      	beq.n	800928c <_free_r+0x98>
 80091fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091fe:	9001      	str	r0, [sp, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	f1a1 0404 	sub.w	r4, r1, #4
 8009206:	bfb8      	it	lt
 8009208:	18e4      	addlt	r4, r4, r3
 800920a:	f000 f8ef 	bl	80093ec <__malloc_lock>
 800920e:	4a20      	ldr	r2, [pc, #128]	; (8009290 <_free_r+0x9c>)
 8009210:	9801      	ldr	r0, [sp, #4]
 8009212:	6813      	ldr	r3, [r2, #0]
 8009214:	4615      	mov	r5, r2
 8009216:	b933      	cbnz	r3, 8009226 <_free_r+0x32>
 8009218:	6063      	str	r3, [r4, #4]
 800921a:	6014      	str	r4, [r2, #0]
 800921c:	b003      	add	sp, #12
 800921e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009222:	f000 b8e9 	b.w	80093f8 <__malloc_unlock>
 8009226:	42a3      	cmp	r3, r4
 8009228:	d90b      	bls.n	8009242 <_free_r+0x4e>
 800922a:	6821      	ldr	r1, [r4, #0]
 800922c:	1862      	adds	r2, r4, r1
 800922e:	4293      	cmp	r3, r2
 8009230:	bf04      	itt	eq
 8009232:	681a      	ldreq	r2, [r3, #0]
 8009234:	685b      	ldreq	r3, [r3, #4]
 8009236:	6063      	str	r3, [r4, #4]
 8009238:	bf04      	itt	eq
 800923a:	1852      	addeq	r2, r2, r1
 800923c:	6022      	streq	r2, [r4, #0]
 800923e:	602c      	str	r4, [r5, #0]
 8009240:	e7ec      	b.n	800921c <_free_r+0x28>
 8009242:	461a      	mov	r2, r3
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	b10b      	cbz	r3, 800924c <_free_r+0x58>
 8009248:	42a3      	cmp	r3, r4
 800924a:	d9fa      	bls.n	8009242 <_free_r+0x4e>
 800924c:	6811      	ldr	r1, [r2, #0]
 800924e:	1855      	adds	r5, r2, r1
 8009250:	42a5      	cmp	r5, r4
 8009252:	d10b      	bne.n	800926c <_free_r+0x78>
 8009254:	6824      	ldr	r4, [r4, #0]
 8009256:	4421      	add	r1, r4
 8009258:	1854      	adds	r4, r2, r1
 800925a:	42a3      	cmp	r3, r4
 800925c:	6011      	str	r1, [r2, #0]
 800925e:	d1dd      	bne.n	800921c <_free_r+0x28>
 8009260:	681c      	ldr	r4, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	6053      	str	r3, [r2, #4]
 8009266:	4421      	add	r1, r4
 8009268:	6011      	str	r1, [r2, #0]
 800926a:	e7d7      	b.n	800921c <_free_r+0x28>
 800926c:	d902      	bls.n	8009274 <_free_r+0x80>
 800926e:	230c      	movs	r3, #12
 8009270:	6003      	str	r3, [r0, #0]
 8009272:	e7d3      	b.n	800921c <_free_r+0x28>
 8009274:	6825      	ldr	r5, [r4, #0]
 8009276:	1961      	adds	r1, r4, r5
 8009278:	428b      	cmp	r3, r1
 800927a:	bf04      	itt	eq
 800927c:	6819      	ldreq	r1, [r3, #0]
 800927e:	685b      	ldreq	r3, [r3, #4]
 8009280:	6063      	str	r3, [r4, #4]
 8009282:	bf04      	itt	eq
 8009284:	1949      	addeq	r1, r1, r5
 8009286:	6021      	streq	r1, [r4, #0]
 8009288:	6054      	str	r4, [r2, #4]
 800928a:	e7c7      	b.n	800921c <_free_r+0x28>
 800928c:	b003      	add	sp, #12
 800928e:	bd30      	pop	{r4, r5, pc}
 8009290:	20004b2c 	.word	0x20004b2c

08009294 <_malloc_r>:
 8009294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009296:	1ccd      	adds	r5, r1, #3
 8009298:	f025 0503 	bic.w	r5, r5, #3
 800929c:	3508      	adds	r5, #8
 800929e:	2d0c      	cmp	r5, #12
 80092a0:	bf38      	it	cc
 80092a2:	250c      	movcc	r5, #12
 80092a4:	2d00      	cmp	r5, #0
 80092a6:	4606      	mov	r6, r0
 80092a8:	db01      	blt.n	80092ae <_malloc_r+0x1a>
 80092aa:	42a9      	cmp	r1, r5
 80092ac:	d903      	bls.n	80092b6 <_malloc_r+0x22>
 80092ae:	230c      	movs	r3, #12
 80092b0:	6033      	str	r3, [r6, #0]
 80092b2:	2000      	movs	r0, #0
 80092b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b6:	f000 f899 	bl	80093ec <__malloc_lock>
 80092ba:	4921      	ldr	r1, [pc, #132]	; (8009340 <_malloc_r+0xac>)
 80092bc:	680a      	ldr	r2, [r1, #0]
 80092be:	4614      	mov	r4, r2
 80092c0:	b99c      	cbnz	r4, 80092ea <_malloc_r+0x56>
 80092c2:	4f20      	ldr	r7, [pc, #128]	; (8009344 <_malloc_r+0xb0>)
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	b923      	cbnz	r3, 80092d2 <_malloc_r+0x3e>
 80092c8:	4621      	mov	r1, r4
 80092ca:	4630      	mov	r0, r6
 80092cc:	f000 f83c 	bl	8009348 <_sbrk_r>
 80092d0:	6038      	str	r0, [r7, #0]
 80092d2:	4629      	mov	r1, r5
 80092d4:	4630      	mov	r0, r6
 80092d6:	f000 f837 	bl	8009348 <_sbrk_r>
 80092da:	1c43      	adds	r3, r0, #1
 80092dc:	d123      	bne.n	8009326 <_malloc_r+0x92>
 80092de:	230c      	movs	r3, #12
 80092e0:	6033      	str	r3, [r6, #0]
 80092e2:	4630      	mov	r0, r6
 80092e4:	f000 f888 	bl	80093f8 <__malloc_unlock>
 80092e8:	e7e3      	b.n	80092b2 <_malloc_r+0x1e>
 80092ea:	6823      	ldr	r3, [r4, #0]
 80092ec:	1b5b      	subs	r3, r3, r5
 80092ee:	d417      	bmi.n	8009320 <_malloc_r+0x8c>
 80092f0:	2b0b      	cmp	r3, #11
 80092f2:	d903      	bls.n	80092fc <_malloc_r+0x68>
 80092f4:	6023      	str	r3, [r4, #0]
 80092f6:	441c      	add	r4, r3
 80092f8:	6025      	str	r5, [r4, #0]
 80092fa:	e004      	b.n	8009306 <_malloc_r+0x72>
 80092fc:	6863      	ldr	r3, [r4, #4]
 80092fe:	42a2      	cmp	r2, r4
 8009300:	bf0c      	ite	eq
 8009302:	600b      	streq	r3, [r1, #0]
 8009304:	6053      	strne	r3, [r2, #4]
 8009306:	4630      	mov	r0, r6
 8009308:	f000 f876 	bl	80093f8 <__malloc_unlock>
 800930c:	f104 000b 	add.w	r0, r4, #11
 8009310:	1d23      	adds	r3, r4, #4
 8009312:	f020 0007 	bic.w	r0, r0, #7
 8009316:	1ac2      	subs	r2, r0, r3
 8009318:	d0cc      	beq.n	80092b4 <_malloc_r+0x20>
 800931a:	1a1b      	subs	r3, r3, r0
 800931c:	50a3      	str	r3, [r4, r2]
 800931e:	e7c9      	b.n	80092b4 <_malloc_r+0x20>
 8009320:	4622      	mov	r2, r4
 8009322:	6864      	ldr	r4, [r4, #4]
 8009324:	e7cc      	b.n	80092c0 <_malloc_r+0x2c>
 8009326:	1cc4      	adds	r4, r0, #3
 8009328:	f024 0403 	bic.w	r4, r4, #3
 800932c:	42a0      	cmp	r0, r4
 800932e:	d0e3      	beq.n	80092f8 <_malloc_r+0x64>
 8009330:	1a21      	subs	r1, r4, r0
 8009332:	4630      	mov	r0, r6
 8009334:	f000 f808 	bl	8009348 <_sbrk_r>
 8009338:	3001      	adds	r0, #1
 800933a:	d1dd      	bne.n	80092f8 <_malloc_r+0x64>
 800933c:	e7cf      	b.n	80092de <_malloc_r+0x4a>
 800933e:	bf00      	nop
 8009340:	20004b2c 	.word	0x20004b2c
 8009344:	20004b30 	.word	0x20004b30

08009348 <_sbrk_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4d06      	ldr	r5, [pc, #24]	; (8009364 <_sbrk_r+0x1c>)
 800934c:	2300      	movs	r3, #0
 800934e:	4604      	mov	r4, r0
 8009350:	4608      	mov	r0, r1
 8009352:	602b      	str	r3, [r5, #0]
 8009354:	f7f8 f9c6 	bl	80016e4 <_sbrk>
 8009358:	1c43      	adds	r3, r0, #1
 800935a:	d102      	bne.n	8009362 <_sbrk_r+0x1a>
 800935c:	682b      	ldr	r3, [r5, #0]
 800935e:	b103      	cbz	r3, 8009362 <_sbrk_r+0x1a>
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	bd38      	pop	{r3, r4, r5, pc}
 8009364:	20004c54 	.word	0x20004c54

08009368 <__assert_func>:
 8009368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800936a:	4614      	mov	r4, r2
 800936c:	461a      	mov	r2, r3
 800936e:	4b09      	ldr	r3, [pc, #36]	; (8009394 <__assert_func+0x2c>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4605      	mov	r5, r0
 8009374:	68d8      	ldr	r0, [r3, #12]
 8009376:	b14c      	cbz	r4, 800938c <__assert_func+0x24>
 8009378:	4b07      	ldr	r3, [pc, #28]	; (8009398 <__assert_func+0x30>)
 800937a:	9100      	str	r1, [sp, #0]
 800937c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009380:	4906      	ldr	r1, [pc, #24]	; (800939c <__assert_func+0x34>)
 8009382:	462b      	mov	r3, r5
 8009384:	f000 f80e 	bl	80093a4 <fiprintf>
 8009388:	f000 fa64 	bl	8009854 <abort>
 800938c:	4b04      	ldr	r3, [pc, #16]	; (80093a0 <__assert_func+0x38>)
 800938e:	461c      	mov	r4, r3
 8009390:	e7f3      	b.n	800937a <__assert_func+0x12>
 8009392:	bf00      	nop
 8009394:	20000028 	.word	0x20000028
 8009398:	0800a14c 	.word	0x0800a14c
 800939c:	0800a159 	.word	0x0800a159
 80093a0:	0800a187 	.word	0x0800a187

080093a4 <fiprintf>:
 80093a4:	b40e      	push	{r1, r2, r3}
 80093a6:	b503      	push	{r0, r1, lr}
 80093a8:	4601      	mov	r1, r0
 80093aa:	ab03      	add	r3, sp, #12
 80093ac:	4805      	ldr	r0, [pc, #20]	; (80093c4 <fiprintf+0x20>)
 80093ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b2:	6800      	ldr	r0, [r0, #0]
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	f000 f84f 	bl	8009458 <_vfiprintf_r>
 80093ba:	b002      	add	sp, #8
 80093bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80093c0:	b003      	add	sp, #12
 80093c2:	4770      	bx	lr
 80093c4:	20000028 	.word	0x20000028

080093c8 <__ascii_mbtowc>:
 80093c8:	b082      	sub	sp, #8
 80093ca:	b901      	cbnz	r1, 80093ce <__ascii_mbtowc+0x6>
 80093cc:	a901      	add	r1, sp, #4
 80093ce:	b142      	cbz	r2, 80093e2 <__ascii_mbtowc+0x1a>
 80093d0:	b14b      	cbz	r3, 80093e6 <__ascii_mbtowc+0x1e>
 80093d2:	7813      	ldrb	r3, [r2, #0]
 80093d4:	600b      	str	r3, [r1, #0]
 80093d6:	7812      	ldrb	r2, [r2, #0]
 80093d8:	1e10      	subs	r0, r2, #0
 80093da:	bf18      	it	ne
 80093dc:	2001      	movne	r0, #1
 80093de:	b002      	add	sp, #8
 80093e0:	4770      	bx	lr
 80093e2:	4610      	mov	r0, r2
 80093e4:	e7fb      	b.n	80093de <__ascii_mbtowc+0x16>
 80093e6:	f06f 0001 	mvn.w	r0, #1
 80093ea:	e7f8      	b.n	80093de <__ascii_mbtowc+0x16>

080093ec <__malloc_lock>:
 80093ec:	4801      	ldr	r0, [pc, #4]	; (80093f4 <__malloc_lock+0x8>)
 80093ee:	f000 bbf1 	b.w	8009bd4 <__retarget_lock_acquire_recursive>
 80093f2:	bf00      	nop
 80093f4:	20004c5c 	.word	0x20004c5c

080093f8 <__malloc_unlock>:
 80093f8:	4801      	ldr	r0, [pc, #4]	; (8009400 <__malloc_unlock+0x8>)
 80093fa:	f000 bbec 	b.w	8009bd6 <__retarget_lock_release_recursive>
 80093fe:	bf00      	nop
 8009400:	20004c5c 	.word	0x20004c5c

08009404 <__sfputc_r>:
 8009404:	6893      	ldr	r3, [r2, #8]
 8009406:	3b01      	subs	r3, #1
 8009408:	2b00      	cmp	r3, #0
 800940a:	b410      	push	{r4}
 800940c:	6093      	str	r3, [r2, #8]
 800940e:	da08      	bge.n	8009422 <__sfputc_r+0x1e>
 8009410:	6994      	ldr	r4, [r2, #24]
 8009412:	42a3      	cmp	r3, r4
 8009414:	db01      	blt.n	800941a <__sfputc_r+0x16>
 8009416:	290a      	cmp	r1, #10
 8009418:	d103      	bne.n	8009422 <__sfputc_r+0x1e>
 800941a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800941e:	f000 b94b 	b.w	80096b8 <__swbuf_r>
 8009422:	6813      	ldr	r3, [r2, #0]
 8009424:	1c58      	adds	r0, r3, #1
 8009426:	6010      	str	r0, [r2, #0]
 8009428:	7019      	strb	r1, [r3, #0]
 800942a:	4608      	mov	r0, r1
 800942c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009430:	4770      	bx	lr

08009432 <__sfputs_r>:
 8009432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009434:	4606      	mov	r6, r0
 8009436:	460f      	mov	r7, r1
 8009438:	4614      	mov	r4, r2
 800943a:	18d5      	adds	r5, r2, r3
 800943c:	42ac      	cmp	r4, r5
 800943e:	d101      	bne.n	8009444 <__sfputs_r+0x12>
 8009440:	2000      	movs	r0, #0
 8009442:	e007      	b.n	8009454 <__sfputs_r+0x22>
 8009444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009448:	463a      	mov	r2, r7
 800944a:	4630      	mov	r0, r6
 800944c:	f7ff ffda 	bl	8009404 <__sfputc_r>
 8009450:	1c43      	adds	r3, r0, #1
 8009452:	d1f3      	bne.n	800943c <__sfputs_r+0xa>
 8009454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009458 <_vfiprintf_r>:
 8009458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800945c:	460d      	mov	r5, r1
 800945e:	b09d      	sub	sp, #116	; 0x74
 8009460:	4614      	mov	r4, r2
 8009462:	4698      	mov	r8, r3
 8009464:	4606      	mov	r6, r0
 8009466:	b118      	cbz	r0, 8009470 <_vfiprintf_r+0x18>
 8009468:	6983      	ldr	r3, [r0, #24]
 800946a:	b90b      	cbnz	r3, 8009470 <_vfiprintf_r+0x18>
 800946c:	f000 fb14 	bl	8009a98 <__sinit>
 8009470:	4b89      	ldr	r3, [pc, #548]	; (8009698 <_vfiprintf_r+0x240>)
 8009472:	429d      	cmp	r5, r3
 8009474:	d11b      	bne.n	80094ae <_vfiprintf_r+0x56>
 8009476:	6875      	ldr	r5, [r6, #4]
 8009478:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800947a:	07d9      	lsls	r1, r3, #31
 800947c:	d405      	bmi.n	800948a <_vfiprintf_r+0x32>
 800947e:	89ab      	ldrh	r3, [r5, #12]
 8009480:	059a      	lsls	r2, r3, #22
 8009482:	d402      	bmi.n	800948a <_vfiprintf_r+0x32>
 8009484:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009486:	f000 fba5 	bl	8009bd4 <__retarget_lock_acquire_recursive>
 800948a:	89ab      	ldrh	r3, [r5, #12]
 800948c:	071b      	lsls	r3, r3, #28
 800948e:	d501      	bpl.n	8009494 <_vfiprintf_r+0x3c>
 8009490:	692b      	ldr	r3, [r5, #16]
 8009492:	b9eb      	cbnz	r3, 80094d0 <_vfiprintf_r+0x78>
 8009494:	4629      	mov	r1, r5
 8009496:	4630      	mov	r0, r6
 8009498:	f000 f96e 	bl	8009778 <__swsetup_r>
 800949c:	b1c0      	cbz	r0, 80094d0 <_vfiprintf_r+0x78>
 800949e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094a0:	07dc      	lsls	r4, r3, #31
 80094a2:	d50e      	bpl.n	80094c2 <_vfiprintf_r+0x6a>
 80094a4:	f04f 30ff 	mov.w	r0, #4294967295
 80094a8:	b01d      	add	sp, #116	; 0x74
 80094aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ae:	4b7b      	ldr	r3, [pc, #492]	; (800969c <_vfiprintf_r+0x244>)
 80094b0:	429d      	cmp	r5, r3
 80094b2:	d101      	bne.n	80094b8 <_vfiprintf_r+0x60>
 80094b4:	68b5      	ldr	r5, [r6, #8]
 80094b6:	e7df      	b.n	8009478 <_vfiprintf_r+0x20>
 80094b8:	4b79      	ldr	r3, [pc, #484]	; (80096a0 <_vfiprintf_r+0x248>)
 80094ba:	429d      	cmp	r5, r3
 80094bc:	bf08      	it	eq
 80094be:	68f5      	ldreq	r5, [r6, #12]
 80094c0:	e7da      	b.n	8009478 <_vfiprintf_r+0x20>
 80094c2:	89ab      	ldrh	r3, [r5, #12]
 80094c4:	0598      	lsls	r0, r3, #22
 80094c6:	d4ed      	bmi.n	80094a4 <_vfiprintf_r+0x4c>
 80094c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094ca:	f000 fb84 	bl	8009bd6 <__retarget_lock_release_recursive>
 80094ce:	e7e9      	b.n	80094a4 <_vfiprintf_r+0x4c>
 80094d0:	2300      	movs	r3, #0
 80094d2:	9309      	str	r3, [sp, #36]	; 0x24
 80094d4:	2320      	movs	r3, #32
 80094d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80094da:	f8cd 800c 	str.w	r8, [sp, #12]
 80094de:	2330      	movs	r3, #48	; 0x30
 80094e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80096a4 <_vfiprintf_r+0x24c>
 80094e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094e8:	f04f 0901 	mov.w	r9, #1
 80094ec:	4623      	mov	r3, r4
 80094ee:	469a      	mov	sl, r3
 80094f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094f4:	b10a      	cbz	r2, 80094fa <_vfiprintf_r+0xa2>
 80094f6:	2a25      	cmp	r2, #37	; 0x25
 80094f8:	d1f9      	bne.n	80094ee <_vfiprintf_r+0x96>
 80094fa:	ebba 0b04 	subs.w	fp, sl, r4
 80094fe:	d00b      	beq.n	8009518 <_vfiprintf_r+0xc0>
 8009500:	465b      	mov	r3, fp
 8009502:	4622      	mov	r2, r4
 8009504:	4629      	mov	r1, r5
 8009506:	4630      	mov	r0, r6
 8009508:	f7ff ff93 	bl	8009432 <__sfputs_r>
 800950c:	3001      	adds	r0, #1
 800950e:	f000 80aa 	beq.w	8009666 <_vfiprintf_r+0x20e>
 8009512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009514:	445a      	add	r2, fp
 8009516:	9209      	str	r2, [sp, #36]	; 0x24
 8009518:	f89a 3000 	ldrb.w	r3, [sl]
 800951c:	2b00      	cmp	r3, #0
 800951e:	f000 80a2 	beq.w	8009666 <_vfiprintf_r+0x20e>
 8009522:	2300      	movs	r3, #0
 8009524:	f04f 32ff 	mov.w	r2, #4294967295
 8009528:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800952c:	f10a 0a01 	add.w	sl, sl, #1
 8009530:	9304      	str	r3, [sp, #16]
 8009532:	9307      	str	r3, [sp, #28]
 8009534:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009538:	931a      	str	r3, [sp, #104]	; 0x68
 800953a:	4654      	mov	r4, sl
 800953c:	2205      	movs	r2, #5
 800953e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009542:	4858      	ldr	r0, [pc, #352]	; (80096a4 <_vfiprintf_r+0x24c>)
 8009544:	f7f6 fe6c 	bl	8000220 <memchr>
 8009548:	9a04      	ldr	r2, [sp, #16]
 800954a:	b9d8      	cbnz	r0, 8009584 <_vfiprintf_r+0x12c>
 800954c:	06d1      	lsls	r1, r2, #27
 800954e:	bf44      	itt	mi
 8009550:	2320      	movmi	r3, #32
 8009552:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009556:	0713      	lsls	r3, r2, #28
 8009558:	bf44      	itt	mi
 800955a:	232b      	movmi	r3, #43	; 0x2b
 800955c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009560:	f89a 3000 	ldrb.w	r3, [sl]
 8009564:	2b2a      	cmp	r3, #42	; 0x2a
 8009566:	d015      	beq.n	8009594 <_vfiprintf_r+0x13c>
 8009568:	9a07      	ldr	r2, [sp, #28]
 800956a:	4654      	mov	r4, sl
 800956c:	2000      	movs	r0, #0
 800956e:	f04f 0c0a 	mov.w	ip, #10
 8009572:	4621      	mov	r1, r4
 8009574:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009578:	3b30      	subs	r3, #48	; 0x30
 800957a:	2b09      	cmp	r3, #9
 800957c:	d94e      	bls.n	800961c <_vfiprintf_r+0x1c4>
 800957e:	b1b0      	cbz	r0, 80095ae <_vfiprintf_r+0x156>
 8009580:	9207      	str	r2, [sp, #28]
 8009582:	e014      	b.n	80095ae <_vfiprintf_r+0x156>
 8009584:	eba0 0308 	sub.w	r3, r0, r8
 8009588:	fa09 f303 	lsl.w	r3, r9, r3
 800958c:	4313      	orrs	r3, r2
 800958e:	9304      	str	r3, [sp, #16]
 8009590:	46a2      	mov	sl, r4
 8009592:	e7d2      	b.n	800953a <_vfiprintf_r+0xe2>
 8009594:	9b03      	ldr	r3, [sp, #12]
 8009596:	1d19      	adds	r1, r3, #4
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	9103      	str	r1, [sp, #12]
 800959c:	2b00      	cmp	r3, #0
 800959e:	bfbb      	ittet	lt
 80095a0:	425b      	neglt	r3, r3
 80095a2:	f042 0202 	orrlt.w	r2, r2, #2
 80095a6:	9307      	strge	r3, [sp, #28]
 80095a8:	9307      	strlt	r3, [sp, #28]
 80095aa:	bfb8      	it	lt
 80095ac:	9204      	strlt	r2, [sp, #16]
 80095ae:	7823      	ldrb	r3, [r4, #0]
 80095b0:	2b2e      	cmp	r3, #46	; 0x2e
 80095b2:	d10c      	bne.n	80095ce <_vfiprintf_r+0x176>
 80095b4:	7863      	ldrb	r3, [r4, #1]
 80095b6:	2b2a      	cmp	r3, #42	; 0x2a
 80095b8:	d135      	bne.n	8009626 <_vfiprintf_r+0x1ce>
 80095ba:	9b03      	ldr	r3, [sp, #12]
 80095bc:	1d1a      	adds	r2, r3, #4
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	9203      	str	r2, [sp, #12]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	bfb8      	it	lt
 80095c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80095ca:	3402      	adds	r4, #2
 80095cc:	9305      	str	r3, [sp, #20]
 80095ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80096b4 <_vfiprintf_r+0x25c>
 80095d2:	7821      	ldrb	r1, [r4, #0]
 80095d4:	2203      	movs	r2, #3
 80095d6:	4650      	mov	r0, sl
 80095d8:	f7f6 fe22 	bl	8000220 <memchr>
 80095dc:	b140      	cbz	r0, 80095f0 <_vfiprintf_r+0x198>
 80095de:	2340      	movs	r3, #64	; 0x40
 80095e0:	eba0 000a 	sub.w	r0, r0, sl
 80095e4:	fa03 f000 	lsl.w	r0, r3, r0
 80095e8:	9b04      	ldr	r3, [sp, #16]
 80095ea:	4303      	orrs	r3, r0
 80095ec:	3401      	adds	r4, #1
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f4:	482c      	ldr	r0, [pc, #176]	; (80096a8 <_vfiprintf_r+0x250>)
 80095f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095fa:	2206      	movs	r2, #6
 80095fc:	f7f6 fe10 	bl	8000220 <memchr>
 8009600:	2800      	cmp	r0, #0
 8009602:	d03f      	beq.n	8009684 <_vfiprintf_r+0x22c>
 8009604:	4b29      	ldr	r3, [pc, #164]	; (80096ac <_vfiprintf_r+0x254>)
 8009606:	bb1b      	cbnz	r3, 8009650 <_vfiprintf_r+0x1f8>
 8009608:	9b03      	ldr	r3, [sp, #12]
 800960a:	3307      	adds	r3, #7
 800960c:	f023 0307 	bic.w	r3, r3, #7
 8009610:	3308      	adds	r3, #8
 8009612:	9303      	str	r3, [sp, #12]
 8009614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009616:	443b      	add	r3, r7
 8009618:	9309      	str	r3, [sp, #36]	; 0x24
 800961a:	e767      	b.n	80094ec <_vfiprintf_r+0x94>
 800961c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009620:	460c      	mov	r4, r1
 8009622:	2001      	movs	r0, #1
 8009624:	e7a5      	b.n	8009572 <_vfiprintf_r+0x11a>
 8009626:	2300      	movs	r3, #0
 8009628:	3401      	adds	r4, #1
 800962a:	9305      	str	r3, [sp, #20]
 800962c:	4619      	mov	r1, r3
 800962e:	f04f 0c0a 	mov.w	ip, #10
 8009632:	4620      	mov	r0, r4
 8009634:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009638:	3a30      	subs	r2, #48	; 0x30
 800963a:	2a09      	cmp	r2, #9
 800963c:	d903      	bls.n	8009646 <_vfiprintf_r+0x1ee>
 800963e:	2b00      	cmp	r3, #0
 8009640:	d0c5      	beq.n	80095ce <_vfiprintf_r+0x176>
 8009642:	9105      	str	r1, [sp, #20]
 8009644:	e7c3      	b.n	80095ce <_vfiprintf_r+0x176>
 8009646:	fb0c 2101 	mla	r1, ip, r1, r2
 800964a:	4604      	mov	r4, r0
 800964c:	2301      	movs	r3, #1
 800964e:	e7f0      	b.n	8009632 <_vfiprintf_r+0x1da>
 8009650:	ab03      	add	r3, sp, #12
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	462a      	mov	r2, r5
 8009656:	4b16      	ldr	r3, [pc, #88]	; (80096b0 <_vfiprintf_r+0x258>)
 8009658:	a904      	add	r1, sp, #16
 800965a:	4630      	mov	r0, r6
 800965c:	f7fd ffee 	bl	800763c <_printf_float>
 8009660:	4607      	mov	r7, r0
 8009662:	1c78      	adds	r0, r7, #1
 8009664:	d1d6      	bne.n	8009614 <_vfiprintf_r+0x1bc>
 8009666:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009668:	07d9      	lsls	r1, r3, #31
 800966a:	d405      	bmi.n	8009678 <_vfiprintf_r+0x220>
 800966c:	89ab      	ldrh	r3, [r5, #12]
 800966e:	059a      	lsls	r2, r3, #22
 8009670:	d402      	bmi.n	8009678 <_vfiprintf_r+0x220>
 8009672:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009674:	f000 faaf 	bl	8009bd6 <__retarget_lock_release_recursive>
 8009678:	89ab      	ldrh	r3, [r5, #12]
 800967a:	065b      	lsls	r3, r3, #25
 800967c:	f53f af12 	bmi.w	80094a4 <_vfiprintf_r+0x4c>
 8009680:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009682:	e711      	b.n	80094a8 <_vfiprintf_r+0x50>
 8009684:	ab03      	add	r3, sp, #12
 8009686:	9300      	str	r3, [sp, #0]
 8009688:	462a      	mov	r2, r5
 800968a:	4b09      	ldr	r3, [pc, #36]	; (80096b0 <_vfiprintf_r+0x258>)
 800968c:	a904      	add	r1, sp, #16
 800968e:	4630      	mov	r0, r6
 8009690:	f7fe fa78 	bl	8007b84 <_printf_i>
 8009694:	e7e4      	b.n	8009660 <_vfiprintf_r+0x208>
 8009696:	bf00      	nop
 8009698:	0800a2c4 	.word	0x0800a2c4
 800969c:	0800a2e4 	.word	0x0800a2e4
 80096a0:	0800a2a4 	.word	0x0800a2a4
 80096a4:	0800a192 	.word	0x0800a192
 80096a8:	0800a19c 	.word	0x0800a19c
 80096ac:	0800763d 	.word	0x0800763d
 80096b0:	08009433 	.word	0x08009433
 80096b4:	0800a198 	.word	0x0800a198

080096b8 <__swbuf_r>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	460e      	mov	r6, r1
 80096bc:	4614      	mov	r4, r2
 80096be:	4605      	mov	r5, r0
 80096c0:	b118      	cbz	r0, 80096ca <__swbuf_r+0x12>
 80096c2:	6983      	ldr	r3, [r0, #24]
 80096c4:	b90b      	cbnz	r3, 80096ca <__swbuf_r+0x12>
 80096c6:	f000 f9e7 	bl	8009a98 <__sinit>
 80096ca:	4b21      	ldr	r3, [pc, #132]	; (8009750 <__swbuf_r+0x98>)
 80096cc:	429c      	cmp	r4, r3
 80096ce:	d12b      	bne.n	8009728 <__swbuf_r+0x70>
 80096d0:	686c      	ldr	r4, [r5, #4]
 80096d2:	69a3      	ldr	r3, [r4, #24]
 80096d4:	60a3      	str	r3, [r4, #8]
 80096d6:	89a3      	ldrh	r3, [r4, #12]
 80096d8:	071a      	lsls	r2, r3, #28
 80096da:	d52f      	bpl.n	800973c <__swbuf_r+0x84>
 80096dc:	6923      	ldr	r3, [r4, #16]
 80096de:	b36b      	cbz	r3, 800973c <__swbuf_r+0x84>
 80096e0:	6923      	ldr	r3, [r4, #16]
 80096e2:	6820      	ldr	r0, [r4, #0]
 80096e4:	1ac0      	subs	r0, r0, r3
 80096e6:	6963      	ldr	r3, [r4, #20]
 80096e8:	b2f6      	uxtb	r6, r6
 80096ea:	4283      	cmp	r3, r0
 80096ec:	4637      	mov	r7, r6
 80096ee:	dc04      	bgt.n	80096fa <__swbuf_r+0x42>
 80096f0:	4621      	mov	r1, r4
 80096f2:	4628      	mov	r0, r5
 80096f4:	f000 f93c 	bl	8009970 <_fflush_r>
 80096f8:	bb30      	cbnz	r0, 8009748 <__swbuf_r+0x90>
 80096fa:	68a3      	ldr	r3, [r4, #8]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	60a3      	str	r3, [r4, #8]
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	1c5a      	adds	r2, r3, #1
 8009704:	6022      	str	r2, [r4, #0]
 8009706:	701e      	strb	r6, [r3, #0]
 8009708:	6963      	ldr	r3, [r4, #20]
 800970a:	3001      	adds	r0, #1
 800970c:	4283      	cmp	r3, r0
 800970e:	d004      	beq.n	800971a <__swbuf_r+0x62>
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	07db      	lsls	r3, r3, #31
 8009714:	d506      	bpl.n	8009724 <__swbuf_r+0x6c>
 8009716:	2e0a      	cmp	r6, #10
 8009718:	d104      	bne.n	8009724 <__swbuf_r+0x6c>
 800971a:	4621      	mov	r1, r4
 800971c:	4628      	mov	r0, r5
 800971e:	f000 f927 	bl	8009970 <_fflush_r>
 8009722:	b988      	cbnz	r0, 8009748 <__swbuf_r+0x90>
 8009724:	4638      	mov	r0, r7
 8009726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009728:	4b0a      	ldr	r3, [pc, #40]	; (8009754 <__swbuf_r+0x9c>)
 800972a:	429c      	cmp	r4, r3
 800972c:	d101      	bne.n	8009732 <__swbuf_r+0x7a>
 800972e:	68ac      	ldr	r4, [r5, #8]
 8009730:	e7cf      	b.n	80096d2 <__swbuf_r+0x1a>
 8009732:	4b09      	ldr	r3, [pc, #36]	; (8009758 <__swbuf_r+0xa0>)
 8009734:	429c      	cmp	r4, r3
 8009736:	bf08      	it	eq
 8009738:	68ec      	ldreq	r4, [r5, #12]
 800973a:	e7ca      	b.n	80096d2 <__swbuf_r+0x1a>
 800973c:	4621      	mov	r1, r4
 800973e:	4628      	mov	r0, r5
 8009740:	f000 f81a 	bl	8009778 <__swsetup_r>
 8009744:	2800      	cmp	r0, #0
 8009746:	d0cb      	beq.n	80096e0 <__swbuf_r+0x28>
 8009748:	f04f 37ff 	mov.w	r7, #4294967295
 800974c:	e7ea      	b.n	8009724 <__swbuf_r+0x6c>
 800974e:	bf00      	nop
 8009750:	0800a2c4 	.word	0x0800a2c4
 8009754:	0800a2e4 	.word	0x0800a2e4
 8009758:	0800a2a4 	.word	0x0800a2a4

0800975c <__ascii_wctomb>:
 800975c:	b149      	cbz	r1, 8009772 <__ascii_wctomb+0x16>
 800975e:	2aff      	cmp	r2, #255	; 0xff
 8009760:	bf85      	ittet	hi
 8009762:	238a      	movhi	r3, #138	; 0x8a
 8009764:	6003      	strhi	r3, [r0, #0]
 8009766:	700a      	strbls	r2, [r1, #0]
 8009768:	f04f 30ff 	movhi.w	r0, #4294967295
 800976c:	bf98      	it	ls
 800976e:	2001      	movls	r0, #1
 8009770:	4770      	bx	lr
 8009772:	4608      	mov	r0, r1
 8009774:	4770      	bx	lr
	...

08009778 <__swsetup_r>:
 8009778:	4b32      	ldr	r3, [pc, #200]	; (8009844 <__swsetup_r+0xcc>)
 800977a:	b570      	push	{r4, r5, r6, lr}
 800977c:	681d      	ldr	r5, [r3, #0]
 800977e:	4606      	mov	r6, r0
 8009780:	460c      	mov	r4, r1
 8009782:	b125      	cbz	r5, 800978e <__swsetup_r+0x16>
 8009784:	69ab      	ldr	r3, [r5, #24]
 8009786:	b913      	cbnz	r3, 800978e <__swsetup_r+0x16>
 8009788:	4628      	mov	r0, r5
 800978a:	f000 f985 	bl	8009a98 <__sinit>
 800978e:	4b2e      	ldr	r3, [pc, #184]	; (8009848 <__swsetup_r+0xd0>)
 8009790:	429c      	cmp	r4, r3
 8009792:	d10f      	bne.n	80097b4 <__swsetup_r+0x3c>
 8009794:	686c      	ldr	r4, [r5, #4]
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800979c:	0719      	lsls	r1, r3, #28
 800979e:	d42c      	bmi.n	80097fa <__swsetup_r+0x82>
 80097a0:	06dd      	lsls	r5, r3, #27
 80097a2:	d411      	bmi.n	80097c8 <__swsetup_r+0x50>
 80097a4:	2309      	movs	r3, #9
 80097a6:	6033      	str	r3, [r6, #0]
 80097a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80097ac:	81a3      	strh	r3, [r4, #12]
 80097ae:	f04f 30ff 	mov.w	r0, #4294967295
 80097b2:	e03e      	b.n	8009832 <__swsetup_r+0xba>
 80097b4:	4b25      	ldr	r3, [pc, #148]	; (800984c <__swsetup_r+0xd4>)
 80097b6:	429c      	cmp	r4, r3
 80097b8:	d101      	bne.n	80097be <__swsetup_r+0x46>
 80097ba:	68ac      	ldr	r4, [r5, #8]
 80097bc:	e7eb      	b.n	8009796 <__swsetup_r+0x1e>
 80097be:	4b24      	ldr	r3, [pc, #144]	; (8009850 <__swsetup_r+0xd8>)
 80097c0:	429c      	cmp	r4, r3
 80097c2:	bf08      	it	eq
 80097c4:	68ec      	ldreq	r4, [r5, #12]
 80097c6:	e7e6      	b.n	8009796 <__swsetup_r+0x1e>
 80097c8:	0758      	lsls	r0, r3, #29
 80097ca:	d512      	bpl.n	80097f2 <__swsetup_r+0x7a>
 80097cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097ce:	b141      	cbz	r1, 80097e2 <__swsetup_r+0x6a>
 80097d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097d4:	4299      	cmp	r1, r3
 80097d6:	d002      	beq.n	80097de <__swsetup_r+0x66>
 80097d8:	4630      	mov	r0, r6
 80097da:	f7ff fd0b 	bl	80091f4 <_free_r>
 80097de:	2300      	movs	r3, #0
 80097e0:	6363      	str	r3, [r4, #52]	; 0x34
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097e8:	81a3      	strh	r3, [r4, #12]
 80097ea:	2300      	movs	r3, #0
 80097ec:	6063      	str	r3, [r4, #4]
 80097ee:	6923      	ldr	r3, [r4, #16]
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	89a3      	ldrh	r3, [r4, #12]
 80097f4:	f043 0308 	orr.w	r3, r3, #8
 80097f8:	81a3      	strh	r3, [r4, #12]
 80097fa:	6923      	ldr	r3, [r4, #16]
 80097fc:	b94b      	cbnz	r3, 8009812 <__swsetup_r+0x9a>
 80097fe:	89a3      	ldrh	r3, [r4, #12]
 8009800:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009808:	d003      	beq.n	8009812 <__swsetup_r+0x9a>
 800980a:	4621      	mov	r1, r4
 800980c:	4630      	mov	r0, r6
 800980e:	f000 fa07 	bl	8009c20 <__smakebuf_r>
 8009812:	89a0      	ldrh	r0, [r4, #12]
 8009814:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009818:	f010 0301 	ands.w	r3, r0, #1
 800981c:	d00a      	beq.n	8009834 <__swsetup_r+0xbc>
 800981e:	2300      	movs	r3, #0
 8009820:	60a3      	str	r3, [r4, #8]
 8009822:	6963      	ldr	r3, [r4, #20]
 8009824:	425b      	negs	r3, r3
 8009826:	61a3      	str	r3, [r4, #24]
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	b943      	cbnz	r3, 800983e <__swsetup_r+0xc6>
 800982c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009830:	d1ba      	bne.n	80097a8 <__swsetup_r+0x30>
 8009832:	bd70      	pop	{r4, r5, r6, pc}
 8009834:	0781      	lsls	r1, r0, #30
 8009836:	bf58      	it	pl
 8009838:	6963      	ldrpl	r3, [r4, #20]
 800983a:	60a3      	str	r3, [r4, #8]
 800983c:	e7f4      	b.n	8009828 <__swsetup_r+0xb0>
 800983e:	2000      	movs	r0, #0
 8009840:	e7f7      	b.n	8009832 <__swsetup_r+0xba>
 8009842:	bf00      	nop
 8009844:	20000028 	.word	0x20000028
 8009848:	0800a2c4 	.word	0x0800a2c4
 800984c:	0800a2e4 	.word	0x0800a2e4
 8009850:	0800a2a4 	.word	0x0800a2a4

08009854 <abort>:
 8009854:	b508      	push	{r3, lr}
 8009856:	2006      	movs	r0, #6
 8009858:	f000 fa4a 	bl	8009cf0 <raise>
 800985c:	2001      	movs	r0, #1
 800985e:	f7f7 fec9 	bl	80015f4 <_exit>
	...

08009864 <__sflush_r>:
 8009864:	898a      	ldrh	r2, [r1, #12]
 8009866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800986a:	4605      	mov	r5, r0
 800986c:	0710      	lsls	r0, r2, #28
 800986e:	460c      	mov	r4, r1
 8009870:	d458      	bmi.n	8009924 <__sflush_r+0xc0>
 8009872:	684b      	ldr	r3, [r1, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	dc05      	bgt.n	8009884 <__sflush_r+0x20>
 8009878:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800987a:	2b00      	cmp	r3, #0
 800987c:	dc02      	bgt.n	8009884 <__sflush_r+0x20>
 800987e:	2000      	movs	r0, #0
 8009880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009884:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009886:	2e00      	cmp	r6, #0
 8009888:	d0f9      	beq.n	800987e <__sflush_r+0x1a>
 800988a:	2300      	movs	r3, #0
 800988c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009890:	682f      	ldr	r7, [r5, #0]
 8009892:	602b      	str	r3, [r5, #0]
 8009894:	d032      	beq.n	80098fc <__sflush_r+0x98>
 8009896:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	075a      	lsls	r2, r3, #29
 800989c:	d505      	bpl.n	80098aa <__sflush_r+0x46>
 800989e:	6863      	ldr	r3, [r4, #4]
 80098a0:	1ac0      	subs	r0, r0, r3
 80098a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098a4:	b10b      	cbz	r3, 80098aa <__sflush_r+0x46>
 80098a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098a8:	1ac0      	subs	r0, r0, r3
 80098aa:	2300      	movs	r3, #0
 80098ac:	4602      	mov	r2, r0
 80098ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098b0:	6a21      	ldr	r1, [r4, #32]
 80098b2:	4628      	mov	r0, r5
 80098b4:	47b0      	blx	r6
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	d106      	bne.n	80098ca <__sflush_r+0x66>
 80098bc:	6829      	ldr	r1, [r5, #0]
 80098be:	291d      	cmp	r1, #29
 80098c0:	d82c      	bhi.n	800991c <__sflush_r+0xb8>
 80098c2:	4a2a      	ldr	r2, [pc, #168]	; (800996c <__sflush_r+0x108>)
 80098c4:	40ca      	lsrs	r2, r1
 80098c6:	07d6      	lsls	r6, r2, #31
 80098c8:	d528      	bpl.n	800991c <__sflush_r+0xb8>
 80098ca:	2200      	movs	r2, #0
 80098cc:	6062      	str	r2, [r4, #4]
 80098ce:	04d9      	lsls	r1, r3, #19
 80098d0:	6922      	ldr	r2, [r4, #16]
 80098d2:	6022      	str	r2, [r4, #0]
 80098d4:	d504      	bpl.n	80098e0 <__sflush_r+0x7c>
 80098d6:	1c42      	adds	r2, r0, #1
 80098d8:	d101      	bne.n	80098de <__sflush_r+0x7a>
 80098da:	682b      	ldr	r3, [r5, #0]
 80098dc:	b903      	cbnz	r3, 80098e0 <__sflush_r+0x7c>
 80098de:	6560      	str	r0, [r4, #84]	; 0x54
 80098e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098e2:	602f      	str	r7, [r5, #0]
 80098e4:	2900      	cmp	r1, #0
 80098e6:	d0ca      	beq.n	800987e <__sflush_r+0x1a>
 80098e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098ec:	4299      	cmp	r1, r3
 80098ee:	d002      	beq.n	80098f6 <__sflush_r+0x92>
 80098f0:	4628      	mov	r0, r5
 80098f2:	f7ff fc7f 	bl	80091f4 <_free_r>
 80098f6:	2000      	movs	r0, #0
 80098f8:	6360      	str	r0, [r4, #52]	; 0x34
 80098fa:	e7c1      	b.n	8009880 <__sflush_r+0x1c>
 80098fc:	6a21      	ldr	r1, [r4, #32]
 80098fe:	2301      	movs	r3, #1
 8009900:	4628      	mov	r0, r5
 8009902:	47b0      	blx	r6
 8009904:	1c41      	adds	r1, r0, #1
 8009906:	d1c7      	bne.n	8009898 <__sflush_r+0x34>
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0c4      	beq.n	8009898 <__sflush_r+0x34>
 800990e:	2b1d      	cmp	r3, #29
 8009910:	d001      	beq.n	8009916 <__sflush_r+0xb2>
 8009912:	2b16      	cmp	r3, #22
 8009914:	d101      	bne.n	800991a <__sflush_r+0xb6>
 8009916:	602f      	str	r7, [r5, #0]
 8009918:	e7b1      	b.n	800987e <__sflush_r+0x1a>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009920:	81a3      	strh	r3, [r4, #12]
 8009922:	e7ad      	b.n	8009880 <__sflush_r+0x1c>
 8009924:	690f      	ldr	r7, [r1, #16]
 8009926:	2f00      	cmp	r7, #0
 8009928:	d0a9      	beq.n	800987e <__sflush_r+0x1a>
 800992a:	0793      	lsls	r3, r2, #30
 800992c:	680e      	ldr	r6, [r1, #0]
 800992e:	bf08      	it	eq
 8009930:	694b      	ldreq	r3, [r1, #20]
 8009932:	600f      	str	r7, [r1, #0]
 8009934:	bf18      	it	ne
 8009936:	2300      	movne	r3, #0
 8009938:	eba6 0807 	sub.w	r8, r6, r7
 800993c:	608b      	str	r3, [r1, #8]
 800993e:	f1b8 0f00 	cmp.w	r8, #0
 8009942:	dd9c      	ble.n	800987e <__sflush_r+0x1a>
 8009944:	6a21      	ldr	r1, [r4, #32]
 8009946:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009948:	4643      	mov	r3, r8
 800994a:	463a      	mov	r2, r7
 800994c:	4628      	mov	r0, r5
 800994e:	47b0      	blx	r6
 8009950:	2800      	cmp	r0, #0
 8009952:	dc06      	bgt.n	8009962 <__sflush_r+0xfe>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800995a:	81a3      	strh	r3, [r4, #12]
 800995c:	f04f 30ff 	mov.w	r0, #4294967295
 8009960:	e78e      	b.n	8009880 <__sflush_r+0x1c>
 8009962:	4407      	add	r7, r0
 8009964:	eba8 0800 	sub.w	r8, r8, r0
 8009968:	e7e9      	b.n	800993e <__sflush_r+0xda>
 800996a:	bf00      	nop
 800996c:	20400001 	.word	0x20400001

08009970 <_fflush_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	690b      	ldr	r3, [r1, #16]
 8009974:	4605      	mov	r5, r0
 8009976:	460c      	mov	r4, r1
 8009978:	b913      	cbnz	r3, 8009980 <_fflush_r+0x10>
 800997a:	2500      	movs	r5, #0
 800997c:	4628      	mov	r0, r5
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	b118      	cbz	r0, 800998a <_fflush_r+0x1a>
 8009982:	6983      	ldr	r3, [r0, #24]
 8009984:	b90b      	cbnz	r3, 800998a <_fflush_r+0x1a>
 8009986:	f000 f887 	bl	8009a98 <__sinit>
 800998a:	4b14      	ldr	r3, [pc, #80]	; (80099dc <_fflush_r+0x6c>)
 800998c:	429c      	cmp	r4, r3
 800998e:	d11b      	bne.n	80099c8 <_fflush_r+0x58>
 8009990:	686c      	ldr	r4, [r5, #4]
 8009992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d0ef      	beq.n	800997a <_fflush_r+0xa>
 800999a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800999c:	07d0      	lsls	r0, r2, #31
 800999e:	d404      	bmi.n	80099aa <_fflush_r+0x3a>
 80099a0:	0599      	lsls	r1, r3, #22
 80099a2:	d402      	bmi.n	80099aa <_fflush_r+0x3a>
 80099a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099a6:	f000 f915 	bl	8009bd4 <__retarget_lock_acquire_recursive>
 80099aa:	4628      	mov	r0, r5
 80099ac:	4621      	mov	r1, r4
 80099ae:	f7ff ff59 	bl	8009864 <__sflush_r>
 80099b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099b4:	07da      	lsls	r2, r3, #31
 80099b6:	4605      	mov	r5, r0
 80099b8:	d4e0      	bmi.n	800997c <_fflush_r+0xc>
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	059b      	lsls	r3, r3, #22
 80099be:	d4dd      	bmi.n	800997c <_fflush_r+0xc>
 80099c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099c2:	f000 f908 	bl	8009bd6 <__retarget_lock_release_recursive>
 80099c6:	e7d9      	b.n	800997c <_fflush_r+0xc>
 80099c8:	4b05      	ldr	r3, [pc, #20]	; (80099e0 <_fflush_r+0x70>)
 80099ca:	429c      	cmp	r4, r3
 80099cc:	d101      	bne.n	80099d2 <_fflush_r+0x62>
 80099ce:	68ac      	ldr	r4, [r5, #8]
 80099d0:	e7df      	b.n	8009992 <_fflush_r+0x22>
 80099d2:	4b04      	ldr	r3, [pc, #16]	; (80099e4 <_fflush_r+0x74>)
 80099d4:	429c      	cmp	r4, r3
 80099d6:	bf08      	it	eq
 80099d8:	68ec      	ldreq	r4, [r5, #12]
 80099da:	e7da      	b.n	8009992 <_fflush_r+0x22>
 80099dc:	0800a2c4 	.word	0x0800a2c4
 80099e0:	0800a2e4 	.word	0x0800a2e4
 80099e4:	0800a2a4 	.word	0x0800a2a4

080099e8 <std>:
 80099e8:	2300      	movs	r3, #0
 80099ea:	b510      	push	{r4, lr}
 80099ec:	4604      	mov	r4, r0
 80099ee:	e9c0 3300 	strd	r3, r3, [r0]
 80099f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099f6:	6083      	str	r3, [r0, #8]
 80099f8:	8181      	strh	r1, [r0, #12]
 80099fa:	6643      	str	r3, [r0, #100]	; 0x64
 80099fc:	81c2      	strh	r2, [r0, #14]
 80099fe:	6183      	str	r3, [r0, #24]
 8009a00:	4619      	mov	r1, r3
 8009a02:	2208      	movs	r2, #8
 8009a04:	305c      	adds	r0, #92	; 0x5c
 8009a06:	f7fd fd71 	bl	80074ec <memset>
 8009a0a:	4b05      	ldr	r3, [pc, #20]	; (8009a20 <std+0x38>)
 8009a0c:	6263      	str	r3, [r4, #36]	; 0x24
 8009a0e:	4b05      	ldr	r3, [pc, #20]	; (8009a24 <std+0x3c>)
 8009a10:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a12:	4b05      	ldr	r3, [pc, #20]	; (8009a28 <std+0x40>)
 8009a14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a16:	4b05      	ldr	r3, [pc, #20]	; (8009a2c <std+0x44>)
 8009a18:	6224      	str	r4, [r4, #32]
 8009a1a:	6323      	str	r3, [r4, #48]	; 0x30
 8009a1c:	bd10      	pop	{r4, pc}
 8009a1e:	bf00      	nop
 8009a20:	08009d29 	.word	0x08009d29
 8009a24:	08009d4b 	.word	0x08009d4b
 8009a28:	08009d83 	.word	0x08009d83
 8009a2c:	08009da7 	.word	0x08009da7

08009a30 <_cleanup_r>:
 8009a30:	4901      	ldr	r1, [pc, #4]	; (8009a38 <_cleanup_r+0x8>)
 8009a32:	f000 b8af 	b.w	8009b94 <_fwalk_reent>
 8009a36:	bf00      	nop
 8009a38:	08009971 	.word	0x08009971

08009a3c <__sfmoreglue>:
 8009a3c:	b570      	push	{r4, r5, r6, lr}
 8009a3e:	1e4a      	subs	r2, r1, #1
 8009a40:	2568      	movs	r5, #104	; 0x68
 8009a42:	4355      	muls	r5, r2
 8009a44:	460e      	mov	r6, r1
 8009a46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a4a:	f7ff fc23 	bl	8009294 <_malloc_r>
 8009a4e:	4604      	mov	r4, r0
 8009a50:	b140      	cbz	r0, 8009a64 <__sfmoreglue+0x28>
 8009a52:	2100      	movs	r1, #0
 8009a54:	e9c0 1600 	strd	r1, r6, [r0]
 8009a58:	300c      	adds	r0, #12
 8009a5a:	60a0      	str	r0, [r4, #8]
 8009a5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a60:	f7fd fd44 	bl	80074ec <memset>
 8009a64:	4620      	mov	r0, r4
 8009a66:	bd70      	pop	{r4, r5, r6, pc}

08009a68 <__sfp_lock_acquire>:
 8009a68:	4801      	ldr	r0, [pc, #4]	; (8009a70 <__sfp_lock_acquire+0x8>)
 8009a6a:	f000 b8b3 	b.w	8009bd4 <__retarget_lock_acquire_recursive>
 8009a6e:	bf00      	nop
 8009a70:	20004c60 	.word	0x20004c60

08009a74 <__sfp_lock_release>:
 8009a74:	4801      	ldr	r0, [pc, #4]	; (8009a7c <__sfp_lock_release+0x8>)
 8009a76:	f000 b8ae 	b.w	8009bd6 <__retarget_lock_release_recursive>
 8009a7a:	bf00      	nop
 8009a7c:	20004c60 	.word	0x20004c60

08009a80 <__sinit_lock_acquire>:
 8009a80:	4801      	ldr	r0, [pc, #4]	; (8009a88 <__sinit_lock_acquire+0x8>)
 8009a82:	f000 b8a7 	b.w	8009bd4 <__retarget_lock_acquire_recursive>
 8009a86:	bf00      	nop
 8009a88:	20004c5b 	.word	0x20004c5b

08009a8c <__sinit_lock_release>:
 8009a8c:	4801      	ldr	r0, [pc, #4]	; (8009a94 <__sinit_lock_release+0x8>)
 8009a8e:	f000 b8a2 	b.w	8009bd6 <__retarget_lock_release_recursive>
 8009a92:	bf00      	nop
 8009a94:	20004c5b 	.word	0x20004c5b

08009a98 <__sinit>:
 8009a98:	b510      	push	{r4, lr}
 8009a9a:	4604      	mov	r4, r0
 8009a9c:	f7ff fff0 	bl	8009a80 <__sinit_lock_acquire>
 8009aa0:	69a3      	ldr	r3, [r4, #24]
 8009aa2:	b11b      	cbz	r3, 8009aac <__sinit+0x14>
 8009aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009aa8:	f7ff bff0 	b.w	8009a8c <__sinit_lock_release>
 8009aac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009ab0:	6523      	str	r3, [r4, #80]	; 0x50
 8009ab2:	4b13      	ldr	r3, [pc, #76]	; (8009b00 <__sinit+0x68>)
 8009ab4:	4a13      	ldr	r2, [pc, #76]	; (8009b04 <__sinit+0x6c>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009aba:	42a3      	cmp	r3, r4
 8009abc:	bf04      	itt	eq
 8009abe:	2301      	moveq	r3, #1
 8009ac0:	61a3      	streq	r3, [r4, #24]
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	f000 f820 	bl	8009b08 <__sfp>
 8009ac8:	6060      	str	r0, [r4, #4]
 8009aca:	4620      	mov	r0, r4
 8009acc:	f000 f81c 	bl	8009b08 <__sfp>
 8009ad0:	60a0      	str	r0, [r4, #8]
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 f818 	bl	8009b08 <__sfp>
 8009ad8:	2200      	movs	r2, #0
 8009ada:	60e0      	str	r0, [r4, #12]
 8009adc:	2104      	movs	r1, #4
 8009ade:	6860      	ldr	r0, [r4, #4]
 8009ae0:	f7ff ff82 	bl	80099e8 <std>
 8009ae4:	68a0      	ldr	r0, [r4, #8]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	2109      	movs	r1, #9
 8009aea:	f7ff ff7d 	bl	80099e8 <std>
 8009aee:	68e0      	ldr	r0, [r4, #12]
 8009af0:	2202      	movs	r2, #2
 8009af2:	2112      	movs	r1, #18
 8009af4:	f7ff ff78 	bl	80099e8 <std>
 8009af8:	2301      	movs	r3, #1
 8009afa:	61a3      	str	r3, [r4, #24]
 8009afc:	e7d2      	b.n	8009aa4 <__sinit+0xc>
 8009afe:	bf00      	nop
 8009b00:	08009f20 	.word	0x08009f20
 8009b04:	08009a31 	.word	0x08009a31

08009b08 <__sfp>:
 8009b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0a:	4607      	mov	r7, r0
 8009b0c:	f7ff ffac 	bl	8009a68 <__sfp_lock_acquire>
 8009b10:	4b1e      	ldr	r3, [pc, #120]	; (8009b8c <__sfp+0x84>)
 8009b12:	681e      	ldr	r6, [r3, #0]
 8009b14:	69b3      	ldr	r3, [r6, #24]
 8009b16:	b913      	cbnz	r3, 8009b1e <__sfp+0x16>
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f7ff ffbd 	bl	8009a98 <__sinit>
 8009b1e:	3648      	adds	r6, #72	; 0x48
 8009b20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b24:	3b01      	subs	r3, #1
 8009b26:	d503      	bpl.n	8009b30 <__sfp+0x28>
 8009b28:	6833      	ldr	r3, [r6, #0]
 8009b2a:	b30b      	cbz	r3, 8009b70 <__sfp+0x68>
 8009b2c:	6836      	ldr	r6, [r6, #0]
 8009b2e:	e7f7      	b.n	8009b20 <__sfp+0x18>
 8009b30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b34:	b9d5      	cbnz	r5, 8009b6c <__sfp+0x64>
 8009b36:	4b16      	ldr	r3, [pc, #88]	; (8009b90 <__sfp+0x88>)
 8009b38:	60e3      	str	r3, [r4, #12]
 8009b3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b3e:	6665      	str	r5, [r4, #100]	; 0x64
 8009b40:	f000 f847 	bl	8009bd2 <__retarget_lock_init_recursive>
 8009b44:	f7ff ff96 	bl	8009a74 <__sfp_lock_release>
 8009b48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b50:	6025      	str	r5, [r4, #0]
 8009b52:	61a5      	str	r5, [r4, #24]
 8009b54:	2208      	movs	r2, #8
 8009b56:	4629      	mov	r1, r5
 8009b58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b5c:	f7fd fcc6 	bl	80074ec <memset>
 8009b60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b68:	4620      	mov	r0, r4
 8009b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b6c:	3468      	adds	r4, #104	; 0x68
 8009b6e:	e7d9      	b.n	8009b24 <__sfp+0x1c>
 8009b70:	2104      	movs	r1, #4
 8009b72:	4638      	mov	r0, r7
 8009b74:	f7ff ff62 	bl	8009a3c <__sfmoreglue>
 8009b78:	4604      	mov	r4, r0
 8009b7a:	6030      	str	r0, [r6, #0]
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d1d5      	bne.n	8009b2c <__sfp+0x24>
 8009b80:	f7ff ff78 	bl	8009a74 <__sfp_lock_release>
 8009b84:	230c      	movs	r3, #12
 8009b86:	603b      	str	r3, [r7, #0]
 8009b88:	e7ee      	b.n	8009b68 <__sfp+0x60>
 8009b8a:	bf00      	nop
 8009b8c:	08009f20 	.word	0x08009f20
 8009b90:	ffff0001 	.word	0xffff0001

08009b94 <_fwalk_reent>:
 8009b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b98:	4606      	mov	r6, r0
 8009b9a:	4688      	mov	r8, r1
 8009b9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ba0:	2700      	movs	r7, #0
 8009ba2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ba6:	f1b9 0901 	subs.w	r9, r9, #1
 8009baa:	d505      	bpl.n	8009bb8 <_fwalk_reent+0x24>
 8009bac:	6824      	ldr	r4, [r4, #0]
 8009bae:	2c00      	cmp	r4, #0
 8009bb0:	d1f7      	bne.n	8009ba2 <_fwalk_reent+0xe>
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb8:	89ab      	ldrh	r3, [r5, #12]
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d907      	bls.n	8009bce <_fwalk_reent+0x3a>
 8009bbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	d003      	beq.n	8009bce <_fwalk_reent+0x3a>
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	4630      	mov	r0, r6
 8009bca:	47c0      	blx	r8
 8009bcc:	4307      	orrs	r7, r0
 8009bce:	3568      	adds	r5, #104	; 0x68
 8009bd0:	e7e9      	b.n	8009ba6 <_fwalk_reent+0x12>

08009bd2 <__retarget_lock_init_recursive>:
 8009bd2:	4770      	bx	lr

08009bd4 <__retarget_lock_acquire_recursive>:
 8009bd4:	4770      	bx	lr

08009bd6 <__retarget_lock_release_recursive>:
 8009bd6:	4770      	bx	lr

08009bd8 <__swhatbuf_r>:
 8009bd8:	b570      	push	{r4, r5, r6, lr}
 8009bda:	460e      	mov	r6, r1
 8009bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be0:	2900      	cmp	r1, #0
 8009be2:	b096      	sub	sp, #88	; 0x58
 8009be4:	4614      	mov	r4, r2
 8009be6:	461d      	mov	r5, r3
 8009be8:	da07      	bge.n	8009bfa <__swhatbuf_r+0x22>
 8009bea:	2300      	movs	r3, #0
 8009bec:	602b      	str	r3, [r5, #0]
 8009bee:	89b3      	ldrh	r3, [r6, #12]
 8009bf0:	061a      	lsls	r2, r3, #24
 8009bf2:	d410      	bmi.n	8009c16 <__swhatbuf_r+0x3e>
 8009bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bf8:	e00e      	b.n	8009c18 <__swhatbuf_r+0x40>
 8009bfa:	466a      	mov	r2, sp
 8009bfc:	f000 f8fa 	bl	8009df4 <_fstat_r>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	dbf2      	blt.n	8009bea <__swhatbuf_r+0x12>
 8009c04:	9a01      	ldr	r2, [sp, #4]
 8009c06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009c0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009c0e:	425a      	negs	r2, r3
 8009c10:	415a      	adcs	r2, r3
 8009c12:	602a      	str	r2, [r5, #0]
 8009c14:	e7ee      	b.n	8009bf4 <__swhatbuf_r+0x1c>
 8009c16:	2340      	movs	r3, #64	; 0x40
 8009c18:	2000      	movs	r0, #0
 8009c1a:	6023      	str	r3, [r4, #0]
 8009c1c:	b016      	add	sp, #88	; 0x58
 8009c1e:	bd70      	pop	{r4, r5, r6, pc}

08009c20 <__smakebuf_r>:
 8009c20:	898b      	ldrh	r3, [r1, #12]
 8009c22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009c24:	079d      	lsls	r5, r3, #30
 8009c26:	4606      	mov	r6, r0
 8009c28:	460c      	mov	r4, r1
 8009c2a:	d507      	bpl.n	8009c3c <__smakebuf_r+0x1c>
 8009c2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	6123      	str	r3, [r4, #16]
 8009c34:	2301      	movs	r3, #1
 8009c36:	6163      	str	r3, [r4, #20]
 8009c38:	b002      	add	sp, #8
 8009c3a:	bd70      	pop	{r4, r5, r6, pc}
 8009c3c:	ab01      	add	r3, sp, #4
 8009c3e:	466a      	mov	r2, sp
 8009c40:	f7ff ffca 	bl	8009bd8 <__swhatbuf_r>
 8009c44:	9900      	ldr	r1, [sp, #0]
 8009c46:	4605      	mov	r5, r0
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff fb23 	bl	8009294 <_malloc_r>
 8009c4e:	b948      	cbnz	r0, 8009c64 <__smakebuf_r+0x44>
 8009c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c54:	059a      	lsls	r2, r3, #22
 8009c56:	d4ef      	bmi.n	8009c38 <__smakebuf_r+0x18>
 8009c58:	f023 0303 	bic.w	r3, r3, #3
 8009c5c:	f043 0302 	orr.w	r3, r3, #2
 8009c60:	81a3      	strh	r3, [r4, #12]
 8009c62:	e7e3      	b.n	8009c2c <__smakebuf_r+0xc>
 8009c64:	4b0d      	ldr	r3, [pc, #52]	; (8009c9c <__smakebuf_r+0x7c>)
 8009c66:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c68:	89a3      	ldrh	r3, [r4, #12]
 8009c6a:	6020      	str	r0, [r4, #0]
 8009c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c70:	81a3      	strh	r3, [r4, #12]
 8009c72:	9b00      	ldr	r3, [sp, #0]
 8009c74:	6163      	str	r3, [r4, #20]
 8009c76:	9b01      	ldr	r3, [sp, #4]
 8009c78:	6120      	str	r0, [r4, #16]
 8009c7a:	b15b      	cbz	r3, 8009c94 <__smakebuf_r+0x74>
 8009c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c80:	4630      	mov	r0, r6
 8009c82:	f000 f8c9 	bl	8009e18 <_isatty_r>
 8009c86:	b128      	cbz	r0, 8009c94 <__smakebuf_r+0x74>
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	f023 0303 	bic.w	r3, r3, #3
 8009c8e:	f043 0301 	orr.w	r3, r3, #1
 8009c92:	81a3      	strh	r3, [r4, #12]
 8009c94:	89a0      	ldrh	r0, [r4, #12]
 8009c96:	4305      	orrs	r5, r0
 8009c98:	81a5      	strh	r5, [r4, #12]
 8009c9a:	e7cd      	b.n	8009c38 <__smakebuf_r+0x18>
 8009c9c:	08009a31 	.word	0x08009a31

08009ca0 <_raise_r>:
 8009ca0:	291f      	cmp	r1, #31
 8009ca2:	b538      	push	{r3, r4, r5, lr}
 8009ca4:	4604      	mov	r4, r0
 8009ca6:	460d      	mov	r5, r1
 8009ca8:	d904      	bls.n	8009cb4 <_raise_r+0x14>
 8009caa:	2316      	movs	r3, #22
 8009cac:	6003      	str	r3, [r0, #0]
 8009cae:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb2:	bd38      	pop	{r3, r4, r5, pc}
 8009cb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009cb6:	b112      	cbz	r2, 8009cbe <_raise_r+0x1e>
 8009cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009cbc:	b94b      	cbnz	r3, 8009cd2 <_raise_r+0x32>
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f000 f830 	bl	8009d24 <_getpid_r>
 8009cc4:	462a      	mov	r2, r5
 8009cc6:	4601      	mov	r1, r0
 8009cc8:	4620      	mov	r0, r4
 8009cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cce:	f000 b817 	b.w	8009d00 <_kill_r>
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d00a      	beq.n	8009cec <_raise_r+0x4c>
 8009cd6:	1c59      	adds	r1, r3, #1
 8009cd8:	d103      	bne.n	8009ce2 <_raise_r+0x42>
 8009cda:	2316      	movs	r3, #22
 8009cdc:	6003      	str	r3, [r0, #0]
 8009cde:	2001      	movs	r0, #1
 8009ce0:	e7e7      	b.n	8009cb2 <_raise_r+0x12>
 8009ce2:	2400      	movs	r4, #0
 8009ce4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ce8:	4628      	mov	r0, r5
 8009cea:	4798      	blx	r3
 8009cec:	2000      	movs	r0, #0
 8009cee:	e7e0      	b.n	8009cb2 <_raise_r+0x12>

08009cf0 <raise>:
 8009cf0:	4b02      	ldr	r3, [pc, #8]	; (8009cfc <raise+0xc>)
 8009cf2:	4601      	mov	r1, r0
 8009cf4:	6818      	ldr	r0, [r3, #0]
 8009cf6:	f7ff bfd3 	b.w	8009ca0 <_raise_r>
 8009cfa:	bf00      	nop
 8009cfc:	20000028 	.word	0x20000028

08009d00 <_kill_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4d07      	ldr	r5, [pc, #28]	; (8009d20 <_kill_r+0x20>)
 8009d04:	2300      	movs	r3, #0
 8009d06:	4604      	mov	r4, r0
 8009d08:	4608      	mov	r0, r1
 8009d0a:	4611      	mov	r1, r2
 8009d0c:	602b      	str	r3, [r5, #0]
 8009d0e:	f7f7 fc61 	bl	80015d4 <_kill>
 8009d12:	1c43      	adds	r3, r0, #1
 8009d14:	d102      	bne.n	8009d1c <_kill_r+0x1c>
 8009d16:	682b      	ldr	r3, [r5, #0]
 8009d18:	b103      	cbz	r3, 8009d1c <_kill_r+0x1c>
 8009d1a:	6023      	str	r3, [r4, #0]
 8009d1c:	bd38      	pop	{r3, r4, r5, pc}
 8009d1e:	bf00      	nop
 8009d20:	20004c54 	.word	0x20004c54

08009d24 <_getpid_r>:
 8009d24:	f7f7 bc4e 	b.w	80015c4 <_getpid>

08009d28 <__sread>:
 8009d28:	b510      	push	{r4, lr}
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d30:	f000 f894 	bl	8009e5c <_read_r>
 8009d34:	2800      	cmp	r0, #0
 8009d36:	bfab      	itete	ge
 8009d38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d3a:	89a3      	ldrhlt	r3, [r4, #12]
 8009d3c:	181b      	addge	r3, r3, r0
 8009d3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d42:	bfac      	ite	ge
 8009d44:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d46:	81a3      	strhlt	r3, [r4, #12]
 8009d48:	bd10      	pop	{r4, pc}

08009d4a <__swrite>:
 8009d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d4e:	461f      	mov	r7, r3
 8009d50:	898b      	ldrh	r3, [r1, #12]
 8009d52:	05db      	lsls	r3, r3, #23
 8009d54:	4605      	mov	r5, r0
 8009d56:	460c      	mov	r4, r1
 8009d58:	4616      	mov	r6, r2
 8009d5a:	d505      	bpl.n	8009d68 <__swrite+0x1e>
 8009d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d60:	2302      	movs	r3, #2
 8009d62:	2200      	movs	r2, #0
 8009d64:	f000 f868 	bl	8009e38 <_lseek_r>
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d72:	81a3      	strh	r3, [r4, #12]
 8009d74:	4632      	mov	r2, r6
 8009d76:	463b      	mov	r3, r7
 8009d78:	4628      	mov	r0, r5
 8009d7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d7e:	f000 b817 	b.w	8009db0 <_write_r>

08009d82 <__sseek>:
 8009d82:	b510      	push	{r4, lr}
 8009d84:	460c      	mov	r4, r1
 8009d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d8a:	f000 f855 	bl	8009e38 <_lseek_r>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	89a3      	ldrh	r3, [r4, #12]
 8009d92:	bf15      	itete	ne
 8009d94:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d9e:	81a3      	strheq	r3, [r4, #12]
 8009da0:	bf18      	it	ne
 8009da2:	81a3      	strhne	r3, [r4, #12]
 8009da4:	bd10      	pop	{r4, pc}

08009da6 <__sclose>:
 8009da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009daa:	f000 b813 	b.w	8009dd4 <_close_r>
	...

08009db0 <_write_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	4d07      	ldr	r5, [pc, #28]	; (8009dd0 <_write_r+0x20>)
 8009db4:	4604      	mov	r4, r0
 8009db6:	4608      	mov	r0, r1
 8009db8:	4611      	mov	r1, r2
 8009dba:	2200      	movs	r2, #0
 8009dbc:	602a      	str	r2, [r5, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	f7f7 fc3f 	bl	8001642 <_write>
 8009dc4:	1c43      	adds	r3, r0, #1
 8009dc6:	d102      	bne.n	8009dce <_write_r+0x1e>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	b103      	cbz	r3, 8009dce <_write_r+0x1e>
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	20004c54 	.word	0x20004c54

08009dd4 <_close_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	4d06      	ldr	r5, [pc, #24]	; (8009df0 <_close_r+0x1c>)
 8009dd8:	2300      	movs	r3, #0
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4608      	mov	r0, r1
 8009dde:	602b      	str	r3, [r5, #0]
 8009de0:	f7f7 fc4b 	bl	800167a <_close>
 8009de4:	1c43      	adds	r3, r0, #1
 8009de6:	d102      	bne.n	8009dee <_close_r+0x1a>
 8009de8:	682b      	ldr	r3, [r5, #0]
 8009dea:	b103      	cbz	r3, 8009dee <_close_r+0x1a>
 8009dec:	6023      	str	r3, [r4, #0]
 8009dee:	bd38      	pop	{r3, r4, r5, pc}
 8009df0:	20004c54 	.word	0x20004c54

08009df4 <_fstat_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	4d07      	ldr	r5, [pc, #28]	; (8009e14 <_fstat_r+0x20>)
 8009df8:	2300      	movs	r3, #0
 8009dfa:	4604      	mov	r4, r0
 8009dfc:	4608      	mov	r0, r1
 8009dfe:	4611      	mov	r1, r2
 8009e00:	602b      	str	r3, [r5, #0]
 8009e02:	f7f7 fc46 	bl	8001692 <_fstat>
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	d102      	bne.n	8009e10 <_fstat_r+0x1c>
 8009e0a:	682b      	ldr	r3, [r5, #0]
 8009e0c:	b103      	cbz	r3, 8009e10 <_fstat_r+0x1c>
 8009e0e:	6023      	str	r3, [r4, #0]
 8009e10:	bd38      	pop	{r3, r4, r5, pc}
 8009e12:	bf00      	nop
 8009e14:	20004c54 	.word	0x20004c54

08009e18 <_isatty_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4d06      	ldr	r5, [pc, #24]	; (8009e34 <_isatty_r+0x1c>)
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	602b      	str	r3, [r5, #0]
 8009e24:	f7f7 fc45 	bl	80016b2 <_isatty>
 8009e28:	1c43      	adds	r3, r0, #1
 8009e2a:	d102      	bne.n	8009e32 <_isatty_r+0x1a>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	b103      	cbz	r3, 8009e32 <_isatty_r+0x1a>
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	20004c54 	.word	0x20004c54

08009e38 <_lseek_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4d07      	ldr	r5, [pc, #28]	; (8009e58 <_lseek_r+0x20>)
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	4608      	mov	r0, r1
 8009e40:	4611      	mov	r1, r2
 8009e42:	2200      	movs	r2, #0
 8009e44:	602a      	str	r2, [r5, #0]
 8009e46:	461a      	mov	r2, r3
 8009e48:	f7f7 fc3e 	bl	80016c8 <_lseek>
 8009e4c:	1c43      	adds	r3, r0, #1
 8009e4e:	d102      	bne.n	8009e56 <_lseek_r+0x1e>
 8009e50:	682b      	ldr	r3, [r5, #0]
 8009e52:	b103      	cbz	r3, 8009e56 <_lseek_r+0x1e>
 8009e54:	6023      	str	r3, [r4, #0]
 8009e56:	bd38      	pop	{r3, r4, r5, pc}
 8009e58:	20004c54 	.word	0x20004c54

08009e5c <_read_r>:
 8009e5c:	b538      	push	{r3, r4, r5, lr}
 8009e5e:	4d07      	ldr	r5, [pc, #28]	; (8009e7c <_read_r+0x20>)
 8009e60:	4604      	mov	r4, r0
 8009e62:	4608      	mov	r0, r1
 8009e64:	4611      	mov	r1, r2
 8009e66:	2200      	movs	r2, #0
 8009e68:	602a      	str	r2, [r5, #0]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	f7f7 fbcc 	bl	8001608 <_read>
 8009e70:	1c43      	adds	r3, r0, #1
 8009e72:	d102      	bne.n	8009e7a <_read_r+0x1e>
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	b103      	cbz	r3, 8009e7a <_read_r+0x1e>
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	bd38      	pop	{r3, r4, r5, pc}
 8009e7c:	20004c54 	.word	0x20004c54

08009e80 <_init>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	bf00      	nop
 8009e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e86:	bc08      	pop	{r3}
 8009e88:	469e      	mov	lr, r3
 8009e8a:	4770      	bx	lr

08009e8c <_fini>:
 8009e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8e:	bf00      	nop
 8009e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e92:	bc08      	pop	{r3}
 8009e94:	469e      	mov	lr, r3
 8009e96:	4770      	bx	lr
