// Seed: 1298825564
module module_0;
  initial begin : LABEL_0
    if (1) id_1 = 1;
  end
  always @(negedge 1 or posedge id_2) begin : LABEL_0
    id_2 = 1;
  end
  assign id_2 = 1;
  wire id_3;
  supply0 id_4 = 1;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_1 = id_0;
endmodule
