#ifndef __SOC_MID_H__
#define __SOC_MID_H__ 
#define SOC_LPMCU_MID 0x00
#define SOC_IOMCU_M7_MID 0x01
#define SOC_PCIE_1_MID 0x02
#define SOC_PERF_STAT_LATMON_MID 0x03
#define SOC_IPF_MID 0x04
#define SOC_DJTAG_M_TOP_CSSYS_MID 0x05
#define SOC_IOMCU_DMA_AO_TCP_MID 0x06
#define SOC_UFS_MID 0x07
#define SOC_SD_MID 0x08
#define SOC_SDIO_MID 0x09
#define SOC_CC712_MID 0x0a
#define SOC_FD_UL_MID 0x0b
#define SOC_DPC_MID 0x0c
#define SOC_SOCP_MID 0x0d
#define SOC_USB31OTG_MID 0x0e
#define SOC_MODEM_CPU5G_EICC1_EICC_MID 0x0f
#define SOC_DMAC_MID 0x10
#define SOC_ASP_HIFI_MID 0x11
#define SOC_PCIE_0_MID 0x12
#define SOC_ATGS_MID 0x13
#define SOC_ASP_DMA_USB_HDMI_MID 0x14
#define SOC_MODEM_MAA_MID 0x15
#define SOC_MODEM_L2CPU_CFG_L2CPU_L2C_MID 0x20
#define SOC_MODEM_L2HAC_CIPHER_MID 0x21
#define SOC_MODEM_LATENCY_MONITOR_MID 0x22
#define SOC_MODEM_CPU5G_CFG_CPU5G_L2C_MID 0x23
#define SOC_MODEM_SPE_MID 0x24
#define SOC_MODEM_L2HAC_EICC0_MID 0x25
#define SOC_MODEM_L2HAC_EICC1_MID 0x26
#define SOC_MODEM_LL1C_BBE0_MID 0x27
#define SOC_MODEM_LL1C_BBE1_MID 0x28
#define SOC_MODEM_LL1C_EDMA0_MID 0x29
#define SOC_MODEM_LL1C_EDMA1_MID 0x2a
#define SOC_MODEM_LL1C_EICC0_MID 0x2b
#define SOC_MODEM_LL1C_EICC1_MID 0x2c
#define SOC_MODEM_LL1C_FASTDMA_MID 0x2d
#define SOC_MODEM_BBP5G_FASTDMA_MID 0x2e
#define SOC_MODEM_CPU5G_EICC0_MID 0x2f
#define SOC_MODEM_BBP5G_COMDMA2SOC_MID 0x30
#define SOC_MODEM_BBP5G_COMDMA2DDR_MID 0x31
#define SOC_MODEM_BBP5G_PDE_PDS_MID 0x32
#define SOC_MODEM_BBP5G_PDE_CSI_MID 0x33
#define SOC_MODEM_BBIC_MID 0x34
#define SOC_MODEM_BBP5G_NLDL2SOC_MID 0x35
#define SOC_MODEM_CIPHER_MID 0x16
#define SOC_MODEM_HDLC_MID 0x36
#define SOC_MODEM_CICOM0_MID 0x17
#define SOC_MODEM_CICOM1_MID 0x37
#define SOC_MODEM_LL1C_BBE2_NXDSP_MID 0x18
#define SOC_MODEM_BBP5G_NLDL2DDR_MID 0x38
#define SOC_MODEM_TL_BBP_DMA_TCM_MID 0x19
#define SOC_MODEM_TL_BBP_DMA_DDR_MID 0x39
#define SOC_MODEM_GU_BBP_MST_TCM_MID 0x1a
#define SOC_MODEM_GU_BBP_MST_DDR_MID 0x3a
#define SOC_MODEM_MDM5G_EDMA0_EDMA0_MID 0x1b
#define SOC_MODEM_MDM5G_EDMA1_EDMA1_MID 0x3b
#define SOC_MODEM_BBP5G_UL_HARQ_L_MID 0x1c
#define SOC_MODEM_HARQ_H_MID 0x3c
#define SOC_MODEM_UPACC_MID 0x1d
#define SOC_MODEM_MDM5G_RSR_ACC_RSR_ACC_MID 0x3d
#define SOC_MODEM_CIPHER_WRITE_THOUGH_MID 0x1e
#define SOC_MODEM_CCPU_CFG_CCPU_L2C_MID 0x3f
#define SOC_MODEM_EDMA2_MID 0x1f
#define SOC_ISP_1_ISP_CORE_0_MID 0x40
#define SOC_ISP_1_ISP_CORE_1_MID 0x41
#define SOC_ISP_1_ISP_CORE_2_MID 0x42
#define SOC_ISP_1_ISP_CORE_3_MID 0x43
#define SOC_ISP_1_ISP_CORE_4_MID 0x44
#define SOC_ISP_1_ISP_CORE_5_MID 0x45
#define SOC_ISP_1_ISP_CORE_6_MID 0x46
#define SOC_ISP_1_ISP_CORE_7_MID 0x47
#define SOC_ISP_2_ISP_CORE_0_MID 0x48
#define SOC_ISP_2_ISP_CORE_1_MID 0x49
#define SOC_ISP_2_ISP_CORE_2_MID 0x4a
#define SOC_ISP_2_ISP_CORE_3_MID 0x4b
#define SOC_DSS_CMDLIST_MID 0x50
#define SOC_DSS_WR_1_MID 0x51
#define SOC_DSS_WR_0_MID 0x52
#define SOC_DSS_RD_8_MID 0x53
#define SOC_DSS_RD_7_MID 0x54
#define SOC_DSS_RD_6_MID 0x55
#define SOC_DSS_RD_5_MID 0x56
#define SOC_DSS_RD_4_MID 0x57
#define SOC_DSS_RD_3_MID 0x58
#define SOC_DSS_RD_2_MID 0x59
#define SOC_DSS_RD_1_MID 0x5a
#define SOC_DSS_RD_0_DSS_ATGM_MID 0x5b
#define SOC_DSS_RD_0_MID SOC_DSS_RD_0_DSS_ATGM_MID
#define SOC_IPP_SUBSYS_JPGENC_MID 0x5d
#define SOC_MEDIA_COMMON_CMDLIST_MID 0x5e
#define SOC_MEDIA_COMMON_RCH_WCH_MID 0x5f
#define SOC_VENC_0_MID 0x60
#define SOC_VENC_1_MID 0x61
#define SOC_VDEC1_VDEC_MID 0x62
#define SOC_VDEC2_MID 0x63
#define SOC_VDEC3_MID 0x64
#define SOC_VDEC4_MID 0x65
#define SOC_VDEC5_MID 0x66
#define SOC_VDEC6_MID 0x67
#define SOC_VENC2_0_MID 0x68
#define SOC_IVP32_DSP_DSP_CORE_INST_IVP_ATGM_MID 0x69
#define SOC_IVP32_DSP_DSP_CORE_INST_MID SOC_IVP32_DSP_DSP_CORE_INST_IVP_ATGM_MID
#define SOC_IVP32_DSP_DSP_DMA_MID 0x6a
#define SOC_ISP_ISP_A7_CFG_MID 0x6b
#define SOC_IPP_SUBSYS_JPGDEC_MID 0x6c
#define SOC_IPP_SUBSYS_FD_MID 0x6d
#define SOC_IPP_SUBSYS_CPE_MID 0x6e
#define SOC_IPP_SUBSYS_SLAM_MID 0x6f
#define SOC_NPU_NPU_ATGM_NPU_MID 0x70
#define SOC_NPU_NPU_MID 0x71
#define SOC_IVP32_DSP_DSP_CORE_DATA_MID 0x74
#define SOC_VENC2_1_MID 0x75
#define SOC_FCM_M0_MID 0x78
#define SOC_FCM_M1_MID 0x79
#define SOC_GPU0_NON_DRM_MID 0x7a
#define SOC_GPU0_DRM_MID 0x7b
#define SOC_IDI2AXI_MID 0x7c
#define SOC_HIEPS_HIEPS_MMU_PTW_MID 0x7d
#define SOC_HIEPS_HIEPS_ARC_MID 0x7e
#define SOC_HIEPS_HIEPS_SCE_MID 0x7f
#define SOC_MAX_MID 0x80
#define SEC_ASI0_MASK 0x1F
#define SEC_ASI12_MASK 0x1F
#define SEC_ASI34_MASK 0x1F
#define SEC_ASI5_MASK 0x1F
#define SEC_ASI67_MASK 0x1
#define SEC_ASI89_MASK 0x1
#define SEC_ASIA_MASK 0x1F
#define SEC_ASIB_MASK 0x1F
#define SEC_ASIC_MASK 0x1F
#define SEC_ASID_MASK 0x1
#define TZMP2_ASI0_MASK 0x1F
#define TZMP2_ASI12_MASK 0x1F
#define TZMP2_ASI34_MASK 0x1F
#define TZMP2_ASI5_MASK 0x3F
#define TZMP2_ASI67_MASK 0x1F
#define TZMP2_ASI89_MASK 0x1F
#define TZMP2_ASIA_MASK 0x1F
#define TZMP2_ASIB_MASK 0x1F
#define TZMP2_ASIC_MASK 0x1F
#define TZMP2_ASID_MASK 0x1F
#endif
