{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620792359667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620792359667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 23:05:59 2021 " "Processing started: Tue May 11 23:05:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620792359667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792359667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792359668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620792360462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620792360463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-MEALY_ARCHITECTURE " "Found design unit 1: edge_detect-MEALY_ARCHITECTURE" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370837 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m100_counter-arch " "Found design unit 1: m100_counter-arch" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""} { "Info" "ISGN_ENTITY_NAME" "1 m100_counter " "Found entity 1: m100_counter" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_text-arch " "Found design unit 1: score_text-arch" {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_text " "Found entity 1: score_text" {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_map-arch " "Found design unit 1: color_map-arch" {  } { { "color_map.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/color_map.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_map " "Found entity 1: color_map" {  } { { "color_map.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/color_map.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370855 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw-arch " "Found design unit 1: draw-arch" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider_draw-Behavioral " "Found design unit 1: clk_divider_draw-Behavioral" {  } { { "clk_divider_draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider_draw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_draw " "Found entity 1: clk_divider_draw" {  } { { "clk_divider_draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider_draw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-Behavioral " "Found design unit 1: clk_divider-Behavioral" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-MEALY_ARCHITECTURE " "Found design unit 1: input_handler-MEALY_ARCHITECTURE" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_game-my_structural " "Found design unit 1: memory_game-my_structural" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370865 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc_1_to_many " "Found design unit 1: LFSR-arc_1_to_many" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-rtl " "Found design unit 1: my_altpll-rtl" {  } { { "my_altpll.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll/my_altpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file my_altpll/my_altpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_0002 " "Found entity 1: my_altpll_0002" {  } { { "my_altpll/my_altpll_0002.v" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll/my_altpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792370876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792370876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_game " "Elaborating entity \"memory_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_val memory_game.vhd(12) " "VHDL Signal Declaration warning at memory_game.vhd(12): used implicit default value for signal \"input_val\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_red memory_game.vhd(18) " "VHDL Signal Declaration warning at memory_game.vhd(18): used implicit default value for signal \"led_red\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk memory_game.vhd(93) " "Verilog HDL or VHDL warning at memory_game.vhd(93): object \"clk\" assigned a value but never read" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_done memory_game.vhd(98) " "Verilog HDL or VHDL warning at memory_game.vhd(98): object \"input_done\" assigned a value but never read" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_success memory_game.vhd(99) " "Verilog HDL or VHDL warning at memory_game.vhd(99): object \"input_success\" assigned a value but never read" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_out memory_game.vhd(101) " "VHDL Signal Declaration warning at memory_game.vhd(101): used explicit default value for signal \"time_out\" because signal was never assigned a value" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "incr_score memory_game.vhd(111) " "VHDL Signal Declaration warning at memory_game.vhd(111): used explicit default value for signal \"incr_score\" because signal was never assigned a value" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792370968 "|memory_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_map color_map:color_map_inst " "Elaborating entity \"color_map\" for hierarchy \"color_map:color_map_inst\"" {  } { { "memory_game.vhd" "color_map_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792370978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_div_inst " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_div_inst\"" {  } { { "memory_game.vhd" "clk_div_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792370978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:alt_pll_inst " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:alt_pll_inst\"" {  } { { "memory_game.vhd" "alt_pll_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792370980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_0002 my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst " "Elaborating entity \"my_altpll_0002\" for hierarchy \"my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\"" {  } { { "my_altpll.vhd" "my_altpll_inst" { Text "C:/FPGA/FPGA_Memory_game/my_altpll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792370980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i\"" {  } { { "my_altpll/my_altpll_0002.v" "altera_pll_i" { Text "C:/FPGA/FPGA_Memory_game/my_altpll/my_altpll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371020 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1620792371020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i\"" {  } { { "my_altpll/my_altpll_0002.v" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll/my_altpll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 2.000000 MHz " "Parameter \"output_clock_frequency0\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792371020 ""}  } { { "my_altpll/my_altpll_0002.v" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll/my_altpll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620792371020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lsfr_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lsfr_inst\"" {  } { { "memory_game.vhd" "lsfr_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371029 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(38) " "VHDL Process Statement warning at 2_lfsr.vhd(38): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "memory_game.vhd" "vga_sync_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:input_handler_inst " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:input_handler_inst\"" {  } { { "memory_game.vhd" "input_handler_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick1 input_handler.vhd(32) " "VHDL Process Statement warning at input_handler.vhd(32): signal \"tick1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick2 input_handler.vhd(33) " "VHDL Process Statement warning at input_handler.vhd(33): signal \"tick2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick3 input_handler.vhd(34) " "VHDL Process Statement warning at input_handler.vhd(34): signal \"tick3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick4 input_handler.vhd(35) " "VHDL Process Statement warning at input_handler.vhd(35): signal \"tick4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(81) " "VHDL Process Statement warning at input_handler.vhd(81): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(86) " "VHDL Process Statement warning at input_handler.vhd(86): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combo input_handler.vhd(89) " "VHDL Process Statement warning at input_handler.vhd(89): signal \"combo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_done input_handler.vhd(104) " "VHDL Process Statement warning at input_handler.vhd(104): signal \"internal_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_success input_handler.vhd(105) " "VHDL Process Statement warning at input_handler.vhd(105): signal \"internal_success\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combo input_handler.vhd(106) " "VHDL Process Statement warning at input_handler.vhd(106): signal \"combo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_done input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): inferring latch(es) for signal or variable \"internal_done\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_success input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): inferring latch(es) for signal or variable \"internal_success\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_fail input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): inferring latch(es) for signal or variable \"internal_fail\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_update input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): inferring latch(es) for signal or variable \"score_update\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620792371031 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[0\] input_handler.vhd(65) " "Inferred latch for \"score_update\[0\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[1\] input_handler.vhd(65) " "Inferred latch for \"score_update\[1\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[2\] input_handler.vhd(65) " "Inferred latch for \"score_update\[2\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[3\] input_handler.vhd(65) " "Inferred latch for \"score_update\[3\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[4\] input_handler.vhd(65) " "Inferred latch for \"score_update\[4\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[5\] input_handler.vhd(65) " "Inferred latch for \"score_update\[5\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[6\] input_handler.vhd(65) " "Inferred latch for \"score_update\[6\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[7\] input_handler.vhd(65) " "Inferred latch for \"score_update\[7\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[8\] input_handler.vhd(65) " "Inferred latch for \"score_update\[8\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[9\] input_handler.vhd(65) " "Inferred latch for \"score_update\[9\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[10\] input_handler.vhd(65) " "Inferred latch for \"score_update\[10\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[11\] input_handler.vhd(65) " "Inferred latch for \"score_update\[11\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[12\] input_handler.vhd(65) " "Inferred latch for \"score_update\[12\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[13\] input_handler.vhd(65) " "Inferred latch for \"score_update\[13\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[14\] input_handler.vhd(65) " "Inferred latch for \"score_update\[14\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[15\] input_handler.vhd(65) " "Inferred latch for \"score_update\[15\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[16\] input_handler.vhd(65) " "Inferred latch for \"score_update\[16\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[17\] input_handler.vhd(65) " "Inferred latch for \"score_update\[17\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[18\] input_handler.vhd(65) " "Inferred latch for \"score_update\[18\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[19\] input_handler.vhd(65) " "Inferred latch for \"score_update\[19\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[20\] input_handler.vhd(65) " "Inferred latch for \"score_update\[20\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[21\] input_handler.vhd(65) " "Inferred latch for \"score_update\[21\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[22\] input_handler.vhd(65) " "Inferred latch for \"score_update\[22\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[23\] input_handler.vhd(65) " "Inferred latch for \"score_update\[23\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[24\] input_handler.vhd(65) " "Inferred latch for \"score_update\[24\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[25\] input_handler.vhd(65) " "Inferred latch for \"score_update\[25\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[26\] input_handler.vhd(65) " "Inferred latch for \"score_update\[26\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[27\] input_handler.vhd(65) " "Inferred latch for \"score_update\[27\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[28\] input_handler.vhd(65) " "Inferred latch for \"score_update\[28\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[29\] input_handler.vhd(65) " "Inferred latch for \"score_update\[29\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[30\] input_handler.vhd(65) " "Inferred latch for \"score_update\[30\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[31\] input_handler.vhd(65) " "Inferred latch for \"score_update\[31\]\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_fail input_handler.vhd(65) " "Inferred latch for \"internal_fail\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_success input_handler.vhd(65) " "Inferred latch for \"internal_success\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_done input_handler.vhd(65) " "Inferred latch for \"internal_done\" at input_handler.vhd(65)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792371039 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m100_counter m100_counter:counter_unit " "Elaborating entity \"m100_counter\" for hierarchy \"m100_counter:counter_unit\"" {  } { { "memory_game.vhd" "counter_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig0_num score_counter.vhd(35) " "VHDL Process Statement warning at score_counter.vhd(35): signal \"dig0_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig1_num score_counter.vhd(36) " "VHDL Process Statement warning at score_counter.vhd(36): signal \"dig1_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig2_num score_counter.vhd(37) " "VHDL Process Statement warning at score_counter.vhd(37): signal \"dig2_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig3_num score_counter.vhd(38) " "VHDL Process Statement warning at score_counter.vhd(38): signal \"dig3_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|m100_counter:counter_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:U1 " "Elaborating entity \"draw\" for hierarchy \"draw:U1\"" {  } { { "memory_game.vhd" "U1" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos1Init draw.vhd(25) " "VHDL Signal Declaration warning at draw.vhd(25): used explicit default value for signal \"vpos1Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos2Init draw.vhd(26) " "VHDL Signal Declaration warning at draw.vhd(26): used explicit default value for signal \"vpos2Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos3Init draw.vhd(27) " "VHDL Signal Declaration warning at draw.vhd(27): used explicit default value for signal \"vpos3Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos4Init draw.vhd(28) " "VHDL Signal Declaration warning at draw.vhd(28): used explicit default value for signal \"vpos4Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vposExpectedInit draw.vhd(29) " "VHDL Signal Declaration warning at draw.vhd(29): used explicit default value for signal \"vposExpectedInit\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vposOutInit draw.vhd(30) " "VHDL Signal Declaration warning at draw.vhd(30): used explicit default value for signal \"vposOutInit\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos1Init draw.vhd(122) " "VHDL Process Statement warning at draw.vhd(122): signal \"vpos1Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos2Init draw.vhd(123) " "VHDL Process Statement warning at draw.vhd(123): signal \"vpos2Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos3Init draw.vhd(124) " "VHDL Process Statement warning at draw.vhd(124): signal \"vpos3Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos4Init draw.vhd(125) " "VHDL Process Statement warning at draw.vhd(125): signal \"vpos4Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vposExpectedInit draw.vhd(126) " "VHDL Process Statement warning at draw.vhd(126): signal \"vposExpectedInit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vposOutInit draw.vhd(127) " "VHDL Process Statement warning at draw.vhd(127): signal \"vposOutInit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vposBoxStart draw.vhd(68) " "VHDL Variable Declaration warning at draw.vhd(68): used initial value expression for variable \"vposBoxStart\" because variable was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 68 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vposBoxEnd draw.vhd(69) " "VHDL Variable Declaration warning at draw.vhd(69): used initial value expression for variable \"vposBoxEnd\" because variable was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 69 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620792371081 "|memory_game|draw:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_text score_text:U2 " "Elaborating entity \"score_text\" for hierarchy \"score_text:U2\"" {  } { { "memory_game.vhd" "U2" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "char_addr_o score_text.vhd(20) " "VHDL Signal Declaration warning at score_text.vhd(20): used implicit default value for signal \"char_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792371089 "|memory_game|score_text:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "row_addr_o score_text.vhd(22) " "VHDL Signal Declaration warning at score_text.vhd(22): used implicit default value for signal \"row_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792371089 "|memory_game|score_text:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bit_addr_o score_text.vhd(24) " "VHDL Signal Declaration warning at score_text.vhd(24): used implicit default value for signal \"bit_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792371089 "|memory_game|score_text:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom score_text:U2\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"score_text:U2\|font_rom:font_unit\"" {  } { { "score_text.vhd" "font_unit" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792371089 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"my_altpll:alt_pll_inst\|my_altpll_0002:my_altpll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "my_altpll/my_altpll_0002.v" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll/my_altpll_0002.v" 85 0 0 } } { "my_altpll.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/my_altpll.vhd" 32 0 0 } } { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792371264 "|memory_game|my_altpll:alt_pll_inst|my_altpll_0002:my_altpll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620792371264 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620792371264 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div1\"" {  } { { "score_counter.vhd" "Div1" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod1\"" {  } { { "score_counter.vhd" "Mod1" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div2\"" {  } { { "score_counter.vhd" "Div2" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod2\"" {  } { { "score_counter.vhd" "Mod2" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod3\"" {  } { { "score_counter.vhd" "Mod3" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div0\"" {  } { { "score_counter.vhd" "Div0" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod0\"" {  } { { "score_counter.vhd" "Mod0" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620792372070 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620792372070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div1\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792372121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div1 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372121 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620792372121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Mod1\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792372305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Mod1 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372305 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620792372305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div2\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792372509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div2 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372509 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620792372509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div0\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792372694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div0 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620792372694 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620792372694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620792372858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792372858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620792373998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "input_val GND " "Pin \"input_val\" is stuck at GND" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620792382423 "|memory_game|input_val"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync VCC " "Pin \"vga_sync\" is stuck at VCC" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620792382423 "|memory_game|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red GND " "Pin \"led_red\" is stuck at GND" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620792382423 "|memory_game|led_red"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620792382423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620792382741 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_handler:input_handler_inst\|combo_up High " "Register input_handler:input_handler_inst\|combo_up will power up to High" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_handler:input_handler_inst\|combo_down High " "Register input_handler:input_handler_inst\|combo_down will power up to High" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[9\] High " "Register draw:U1\|vpos1\[9\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[8\] High " "Register draw:U1\|vpos1\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[7\] High " "Register draw:U1\|vpos1\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[5\] High " "Register draw:U1\|vpos1\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[4\] High " "Register draw:U1\|vpos1\[4\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[3\] High " "Register draw:U1\|vpos1\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[2\] High " "Register draw:U1\|vpos1\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos1\[1\] High " "Register draw:U1\|vpos1\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos2\[5\] High " "Register draw:U1\|vpos2\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos2\[1\] High " "Register draw:U1\|vpos2\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos3\[7\] High " "Register draw:U1\|vpos3\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos3\[2\] High " "Register draw:U1\|vpos3\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos3\[1\] High " "Register draw:U1\|vpos3\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos4\[7\] High " "Register draw:U1\|vpos4\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos4\[6\] High " "Register draw:U1\|vpos4\[6\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos4\[5\] High " "Register draw:U1\|vpos4\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos4\[3\] High " "Register draw:U1\|vpos4\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vpos4\[1\] High " "Register draw:U1\|vpos4\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposExpected\[8\] High " "Register draw:U1\|vposExpected\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposExpected\[6\] High " "Register draw:U1\|vposExpected\[6\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposExpected\[3\] High " "Register draw:U1\|vposExpected\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposExpected\[2\] High " "Register draw:U1\|vposExpected\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposExpected\[1\] High " "Register draw:U1\|vposExpected\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposOut\[8\] High " "Register draw:U1\|vposOut\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposOut\[7\] High " "Register draw:U1\|vposOut\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposOut\[5\] High " "Register draw:U1\|vposOut\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposOut\[4\] High " "Register draw:U1\|vposOut\[4\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:U1\|vposOut\[1\] High " "Register draw:U1\|vposOut\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620792383080 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620792383080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620792385599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620792386430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620792386430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8385 " "Implemented 8385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620792386956 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620792386956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8342 " "Implemented 8342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620792386956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620792386956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620792387002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 23:06:27 2021 " "Processing ended: Tue May 11 23:06:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620792387002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620792387002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620792387002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620792387002 ""}
