// Seed: 1473503393
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    output tri  id_1
);
  wire id_3;
  wire id_4;
  module_0();
  wire id_5;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri id_4
    , id_8,
    output tri1 id_5,
    output tri1 id_6
);
  wire id_9;
  wire id_10;
  assign id_0 = ~(1);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  module_0(); id_15(
      .id_0(1 + 1), .id_1(1), .id_2(1)
  );
  wire id_16;
endmodule
