;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <121, 106
	JMN 8, <2
	SUB @127, 106
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-25
	SUB @127, 106
	ADD 210, 630
	SUB @121, 103
	CMP -127, 100
	SUB @121, 106
	CMP @121, 163
	SUB @-127, 100
	SUB @127, 106
	JMP @72, #200
	JMP @72, #200
	JMP -7, @-20
	SUB -127, 100
	MOV -7, <-20
	SUB -127, 100
	JMP 120, -110
	MOV -1, <-20
	SLT @10, @-2
	SUB @97, -6
	ADD 210, 60
	SLT @10, @-2
	SUB @127, 106
	ADD 210, 60
	SUB <0, @2
	MOV -1, <-25
	MOV @0, @2
	JMP 12, <10
	ADD 970, @61
	MOV @0, @2
	SLT @10, @-2
	SUB #72, @200
	MOV -1, <-25
	SUB @127, 106
	ADD 270, 60
	ADD 270, 60
	SPL -100, -605
	SUB @127, 106
	SUB 12, @10
	ADD 270, 60
	ADD 270, 60
