

================================================================
== Vivado HLS Report for 'ht_compare'
================================================================
* Date:           Fri Nov  9 23:09:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.672|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%guard_variable_for_h_1 = load i1* @guard_variable_for_h, align 1"   --->   Operation 3 'load' 'guard_variable_for_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_h, align 1" [sources/hashTable/compare.cpp:39]   --->   Operation 4 'store' <Predicate = (!guard_variable_for_h_1)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.85ns)   --->   "br label %._crit_edge4.i" [sources/hashTable/compare.cpp:39]   --->   Operation 5 'br' <Predicate = (!guard_variable_for_h_1)> <Delay = 0.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cmpState_load = load i2* @cmpState, align 1" [sources/hashTable/compare.cpp:43]   --->   Operation 6 'load' 'cmpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cmp_keyLength_load = load i8* @cmp_keyLength, align 1" [sources/hashTable/compare.cpp:64]   --->   Operation 7 'load' 'cmp_keyLength_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_423 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @memRd2comp_V, i32 1)"   --->   Operation 8 'nbreadreq' 'tmp_423' <Predicate = (cmpState_load == 3)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%tmp_4 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @memRd2comp_V)"   --->   Operation 9 'read' 'tmp_4' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%tmp_175_i = icmp ugt i8 %cmp_keyLength_load, 16" [sources/hashTable/compare.cpp:92]   --->   Operation 10 'icmp' 'tmp_175_i' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "%tmp_176_i = add i8 %cmp_keyLength_load, -16" [sources/hashTable/compare.cpp:92]   --->   Operation 11 'add' 'tmp_176_i' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.37ns)   --->   "%storemerge_i = select i1 %tmp_175_i, i8 %tmp_176_i, i8 0" [sources/hashTable/compare.cpp:92]   --->   Operation 12 'select' 'storemerge_i' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.92ns)   --->   "store i8 %storemerge_i, i8* @cmp_keyLength, align 1" [sources/hashTable/compare.cpp:92]   --->   Operation 13 'store' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.92>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%tmp_177_i = icmp eq i8 %storemerge_i, 0" [sources/hashTable/compare.cpp:93]   --->   Operation 14 'icmp' 'tmp_177_i' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_177_i, label %6, label %._crit_edge16.i" [sources/hashTable/compare.cpp:93]   --->   Operation 15 'br' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.92ns)   --->   "store i2 0, i2* @cmpState, align 1" [sources/hashTable/compare.cpp:96]   --->   Operation 16 'store' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 0.92>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)" [sources/hashTable/compare.cpp:72]   --->   Operation 17 'nbreadreq' 'tmp_422' <Predicate = (cmpState_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @memRd2comp_V, i32 1)"   --->   Operation 18 'nbreadreq' 'tmp_426' <Predicate = (cmpState_load == 2 & tmp_422)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_45 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)" [sources/hashTable/compare.cpp:73]   --->   Operation 19 'read' 'tmp_V_45' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (2.39ns)   --->   "%tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @memRd2comp_V)"   --->   Operation 20 'read' 'tmp_1' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i130 %tmp_1 to i128" [sources/hashTable/../globals.h:120->sources/hashTable/compare.cpp:74]   --->   Operation 21 'trunc' 'tmp_data_V' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_428 = trunc i512 %tmp_V_45 to i128" [sources/hashTable/compare.cpp:76]   --->   Operation 22 'trunc' 'tmp_428' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%tmp_271_i = icmp eq i128 %tmp_428, %tmp_data_V" [sources/hashTable/compare.cpp:76]   --->   Operation 23 'icmp' 'tmp_271_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_163_1_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %tmp_V_45, i32 128, i32 255)" [sources/hashTable/compare.cpp:76]   --->   Operation 24 'partselect' 'p_Result_163_1_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%tmp_271_1_i = icmp eq i128 %p_Result_163_1_i, %tmp_data_V" [sources/hashTable/compare.cpp:76]   --->   Operation 25 'icmp' 'tmp_271_1_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_163_2_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %tmp_V_45, i32 256, i32 383)" [sources/hashTable/compare.cpp:76]   --->   Operation 26 'partselect' 'p_Result_163_2_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%tmp_271_2_i = icmp eq i128 %p_Result_163_2_i, %tmp_data_V" [sources/hashTable/compare.cpp:76]   --->   Operation 27 'icmp' 'tmp_271_2_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_163_3_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %tmp_V_45, i32 384, i32 511)" [sources/hashTable/compare.cpp:76]   --->   Operation 28 'partselect' 'p_Result_163_3_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%tmp_271_3_i = icmp eq i128 %p_Result_163_3_i, %tmp_data_V" [sources/hashTable/compare.cpp:76]   --->   Operation 29 'icmp' 'tmp_271_3_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%tmp_178_i = icmp ugt i8 %cmp_keyLength_load, 16" [sources/hashTable/compare.cpp:81]   --->   Operation 30 'icmp' 'tmp_178_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%tmp_179_i = add i8 -16, %cmp_keyLength_load" [sources/hashTable/compare.cpp:81]   --->   Operation 31 'add' 'tmp_179_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.37ns)   --->   "%storemerge15_i = select i1 %tmp_178_i, i8 %tmp_179_i, i8 0" [sources/hashTable/compare.cpp:81]   --->   Operation 32 'select' 'storemerge15_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.92ns)   --->   "store i8 %storemerge15_i, i8* @cmp_keyLength, align 1" [sources/hashTable/compare.cpp:81]   --->   Operation 33 'store' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.92>
ST_1 : Operation 34 [1/1] (0.86ns)   --->   "%tmp_180_i = icmp eq i8 %storemerge15_i, 0" [sources/hashTable/compare.cpp:82]   --->   Operation 34 'icmp' 'tmp_180_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_180_i, label %4, label %._crit_edge13.i" [sources/hashTable/compare.cpp:82]   --->   Operation 35 'br' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.92ns)   --->   "store i2 0, i2* @cmpState, align 1" [sources/hashTable/compare.cpp:85]   --->   Operation 36 'store' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 0.92>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_421 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)" [sources/hashTable/compare.cpp:59]   --->   Operation 37 'nbreadreq' 'tmp_421' <Predicate = (cmpState_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)" [sources/hashTable/compare.cpp:60]   --->   Operation 38 'read' 'tmp_V' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_425 = trunc i512 %tmp_V to i8" [sources/hashTable/compare.cpp:62]   --->   Operation 39 'trunc' 'tmp_425' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.86ns)   --->   "%tmp_263_i = icmp eq i8 %tmp_425, 0" [sources/hashTable/compare.cpp:62]   --->   Operation 40 'icmp' 'tmp_263_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.86ns)   --->   "%tmp_266_i = icmp eq i8 %tmp_425, %cmp_keyLength_load" [sources/hashTable/compare.cpp:64]   --->   Operation 41 'icmp' 'tmp_266_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_V, i32 128, i32 135)" [sources/hashTable/compare.cpp:62]   --->   Operation 42 'partselect' 'p_Result_1_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "%tmp_263_1_i = icmp eq i8 %p_Result_1_i, 0" [sources/hashTable/compare.cpp:62]   --->   Operation 43 'icmp' 'tmp_263_1_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%tmp_266_1_i = icmp eq i8 %p_Result_1_i, %cmp_keyLength_load" [sources/hashTable/compare.cpp:64]   --->   Operation 44 'icmp' 'tmp_266_1_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_V, i32 256, i32 263)" [sources/hashTable/compare.cpp:62]   --->   Operation 45 'partselect' 'p_Result_2_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.86ns)   --->   "%tmp_263_2_i = icmp eq i8 %p_Result_2_i, 0" [sources/hashTable/compare.cpp:62]   --->   Operation 46 'icmp' 'tmp_263_2_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.86ns)   --->   "%tmp_266_2_i = icmp eq i8 %p_Result_2_i, %cmp_keyLength_load" [sources/hashTable/compare.cpp:64]   --->   Operation 47 'icmp' 'tmp_266_2_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_V, i32 384, i32 391)" [sources/hashTable/compare.cpp:62]   --->   Operation 48 'partselect' 'p_Result_3_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.86ns)   --->   "%tmp_263_3_i = icmp eq i8 %p_Result_3_i, 0" [sources/hashTable/compare.cpp:62]   --->   Operation 49 'icmp' 'tmp_263_3_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.86ns)   --->   "%tmp_266_3_i = icmp eq i8 %p_Result_3_i, %cmp_keyLength_load" [sources/hashTable/compare.cpp:64]   --->   Operation 50 'icmp' 'tmp_266_3_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.92ns)   --->   "store i2 -2, i2* @cmpState, align 1" [sources/hashTable/compare.cpp:68]   --->   Operation 51 'store' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.92>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @memRd2compMd_V, i32 1)"   --->   Operation 52 'nbreadreq' 'tmp' <Predicate = (cmpState_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (2.39ns)   --->   "%tmp80 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @memRd2compMd_V)"   --->   Operation 53 'read' 'tmp80' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_424 = trunc i64 %tmp80 to i8" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 54 'trunc' 'tmp_424' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_metadata_V_load_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp80, i32 8, i32 39)" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 55 'partselect' 'tmp_metadata_V_load_s' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_keyLength_V_load = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp80, i32 40, i32 47)" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 56 'partselect' 'tmp_keyLength_V_load' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_valueLength_V_lo = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp80, i32 48, i32 63)" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 57 'partselect' 'tmp_valueLength_V_lo' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.92ns)   --->   "store i8 %tmp_keyLength_V_load, i8* @cmp_keyLength, align 1" [sources/hashTable/compare.cpp:47]   --->   Operation 58 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.92>
ST_1 : Operation 59 [1/1] (0.86ns)   --->   "%tmp_i = icmp eq i8 %tmp_424, 8" [sources/hashTable/compare.cpp:48]   --->   Operation 59 'icmp' 'tmp_i' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.49ns)   --->   "%storemerge14_i = select i1 %tmp_i, i2 -1, i2 1" [sources/hashTable/compare.cpp:48]   --->   Operation 60 'select' 'storemerge14_i' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.92ns)   --->   "store i2 %storemerge14_i, i2* @cmpState, align 1" [sources/hashTable/compare.cpp:49]   --->   Operation 61 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.92>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "br label %._crit_edge6.i"   --->   Operation 62 'br' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 1.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @comp2memWrKey_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @comp2memWrMemData_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @comp2memWrStatus_V_b, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [sources/hashTable/compare.cpp:33]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_19 = load i1* @statusOutput_bin_fre_3, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 71 'load' 'statusOutput_bin_fre_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_26 = load i1* @statusOutput_bin_mat_3, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 72 'load' 'statusOutput_bin_mat_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_20 = load i1* @statusOutput_bin_fre_2, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 73 'load' 'statusOutput_bin_fre_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_27 = load i1* @statusOutput_bin_mat_2, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 74 'load' 'statusOutput_bin_mat_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_21 = load i1* @statusOutput_bin_fre_1, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 75 'load' 'statusOutput_bin_fre_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_28 = load i1* @statusOutput_bin_mat_1, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 76 'load' 'statusOutput_bin_mat_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_22 = load i1* @statusOutput_bin_fre, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 77 'load' 'statusOutput_bin_fre_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_29 = load i1* @statusOutput_bin_mat, align 1" [sources/hashTable/compare.cpp:84]   --->   Operation 78 'load' 'statusOutput_bin_mat_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.85ns)   --->   "br i1 %guard_variable_for_h_1, label %._crit_edge4.i, label %._crit_edge5.0.i" [sources/hashTable/compare.cpp:39]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.85>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_8 = phi i1 [ true, %._crit_edge5.0.i ], [ false, %entry ]"   --->   Operation 80 'phi' 'statusOutput_bin_fre_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_9 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_fre_19, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 81 'phi' 'statusOutput_bin_fre_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_8 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_mat_26, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 82 'phi' 'statusOutput_bin_mat_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_23 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_fre_20, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 83 'phi' 'statusOutput_bin_fre_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_9 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_mat_27, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 84 'phi' 'statusOutput_bin_mat_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_24 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_fre_21, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 85 'phi' 'statusOutput_bin_fre_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_30 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_mat_28, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 86 'phi' 'statusOutput_bin_mat_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_25 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_fre_22, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 87 'phi' 'statusOutput_bin_fre_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_31 = phi i1 [ false, %._crit_edge5.0.i ], [ %statusOutput_bin_mat_29, %entry ]" [sources/hashTable/compare.cpp:84]   --->   Operation 88 'phi' 'statusOutput_bin_mat_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_operation_V = load i8* @cmp_inDataMd_operati, align 1" [sources/hashTable/compare.cpp:83]   --->   Operation 89 'load' 'tmp_operation_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_metadata_V = load i32* @cmp_inDataMd_metadat, align 4" [sources/hashTable/compare.cpp:83]   --->   Operation 90 'load' 'tmp_metadata_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_keyLength_V = load i8* @cmp_inDataMd_keyLeng, align 1" [sources/hashTable/compare.cpp:83]   --->   Operation 91 'load' 'tmp_keyLength_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_valueLength_V = load i16* @cmp_inDataMd_valueLe, align 2" [sources/hashTable/compare.cpp:83]   --->   Operation 92 'load' 'tmp_valueLength_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.00ns)   --->   "switch i2 %cmpState_load, label %._crit_edge6.i [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
    i2 -1, label %5
  ]" [sources/hashTable/compare.cpp:43]   --->   Operation 93 'switch' <Predicate = true> <Delay = 1.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_423, label %._crit_edge15.i, label %._crit_edge14.i" [sources/hashTable/compare.cpp:90]   --->   Operation 94 'br' <Predicate = (cmpState_load == 3)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @comp2memWrKey_V, i130 %tmp_4)"   --->   Operation 95 'write' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i8.i32.i8(i16 %tmp_valueLength_V, i8 %tmp_keyLength_V, i32 %tmp_metadata_V, i8 %tmp_operation_V)" [sources/hashTable/compare.cpp:94]   --->   Operation 96 'bitconcatenate' 'tmp_6' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @comp2memWrMd_V, i64 %tmp_6)" [sources/hashTable/compare.cpp:94]   --->   Operation 97 'write' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_bin_1 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %statusOutput_bin_mat_31, i1 %statusOutput_bin_mat_30, i1 %statusOutput_bin_mat_9, i1 %statusOutput_bin_mat_8, i1 %statusOutput_bin_fre_25, i1 %statusOutput_bin_fre_24, i1 %statusOutput_bin_fre_23, i1 %statusOutput_bin_fre_9)" [sources/hashTable/compare.cpp:95]   --->   Operation 98 'bitconcatenate' 'tmp_bin_1' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @comp2memWrStatus_V_b, i8 %tmp_bin_1)" [sources/hashTable/compare.cpp:95]   --->   Operation 99 'write' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge16.i" [sources/hashTable/compare.cpp:97]   --->   Operation 100 'br' <Predicate = (cmpState_load == 3 & tmp_423 & tmp_177_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge14.i" [sources/hashTable/compare.cpp:98]   --->   Operation 101 'br' <Predicate = (cmpState_load == 3 & tmp_423)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.00ns)   --->   "br label %._crit_edge6.i" [sources/hashTable/compare.cpp:99]   --->   Operation 102 'br' <Predicate = (cmpState_load == 3)> <Delay = 1.00>
ST_2 : Operation 103 [1/1] (1.00ns)   --->   "br i1 %tmp_422, label %3, label %._crit_edge6.i" [sources/hashTable/compare.cpp:72]   --->   Operation 103 'br' <Predicate = (cmpState_load == 2)> <Delay = 1.00>
ST_2 : Operation 104 [1/1] (1.00ns)   --->   "br i1 %tmp_426, label %._crit_edge11.0.i, label %._crit_edge6.i" [sources/hashTable/compare.cpp:72]   --->   Operation 104 'br' <Predicate = (cmpState_load == 2 & tmp_422)> <Delay = 1.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_fre_7)   --->   "%not_tmp_271_i = xor i1 %tmp_271_i, true" [sources/hashTable/compare.cpp:76]   --->   Operation 105 'xor' 'not_tmp_271_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_fre_7 = or i1 %statusOutput_bin_fre_8, %not_tmp_271_i" [sources/hashTable/compare.cpp:76]   --->   Operation 106 'or' 'statusOutput_bin_fre_7' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_12 = and i1 %tmp_271_i, %statusOutput_bin_mat_8" [sources/hashTable/compare.cpp:76]   --->   Operation 107 'and' 'statusOutput_bin_mat_12' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_13)   --->   "%not_tmp_271_1_i = xor i1 %tmp_271_1_i, true" [sources/hashTable/compare.cpp:76]   --->   Operation 108 'xor' 'not_tmp_271_1_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_13 = or i1 %statusOutput_bin_fre_8, %not_tmp_271_1_i" [sources/hashTable/compare.cpp:76]   --->   Operation 109 'or' 'statusOutput_bin_mat_13' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_14 = and i1 %tmp_271_1_i, %statusOutput_bin_mat_9" [sources/hashTable/compare.cpp:76]   --->   Operation 110 'and' 'statusOutput_bin_mat_14' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_fre_10)   --->   "%not_tmp_271_2_i = xor i1 %tmp_271_2_i, true" [sources/hashTable/compare.cpp:76]   --->   Operation 111 'xor' 'not_tmp_271_2_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_fre_10 = or i1 %statusOutput_bin_fre_8, %not_tmp_271_2_i" [sources/hashTable/compare.cpp:76]   --->   Operation 112 'or' 'statusOutput_bin_fre_10' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_15 = and i1 %tmp_271_2_i, %statusOutput_bin_mat_30" [sources/hashTable/compare.cpp:76]   --->   Operation 113 'and' 'statusOutput_bin_mat_15' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_16)   --->   "%not_tmp_271_3_i = xor i1 %tmp_271_3_i, true" [sources/hashTable/compare.cpp:76]   --->   Operation 114 'xor' 'not_tmp_271_3_i' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_16 = or i1 %statusOutput_bin_fre_8, %not_tmp_271_3_i" [sources/hashTable/compare.cpp:76]   --->   Operation 115 'or' 'statusOutput_bin_mat_16' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_17 = and i1 %tmp_271_3_i, %statusOutput_bin_mat_31" [sources/hashTable/compare.cpp:76]   --->   Operation 116 'and' 'statusOutput_bin_mat_17' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* @comp2memWrMemData_V_s, i512 %tmp_V_45)" [sources/hashTable/compare.cpp:79]   --->   Operation 117 'write' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 2.39> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 118 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @comp2memWrKey_V, i130 %tmp_1)"   --->   Operation 118 'write' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i8.i32.i8(i16 %tmp_valueLength_V, i8 %tmp_keyLength_V, i32 %tmp_metadata_V, i8 %tmp_operation_V)" [sources/hashTable/compare.cpp:83]   --->   Operation 119 'bitconcatenate' 'tmp_3' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @comp2memWrMd_V, i64 %tmp_3)" [sources/hashTable/compare.cpp:83]   --->   Operation 120 'write' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_bin = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %statusOutput_bin_mat_17, i1 %statusOutput_bin_mat_15, i1 %statusOutput_bin_mat_14, i1 %statusOutput_bin_mat_12, i1 %statusOutput_bin_fre_25, i1 %statusOutput_bin_fre_24, i1 %statusOutput_bin_fre_23, i1 %statusOutput_bin_fre_9)" [sources/hashTable/compare.cpp:84]   --->   Operation 121 'bitconcatenate' 'tmp_bin' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @comp2memWrStatus_V_b, i8 %tmp_bin)" [sources/hashTable/compare.cpp:84]   --->   Operation 122 'write' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge13.i" [sources/hashTable/compare.cpp:86]   --->   Operation 123 'br' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426 & tmp_180_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.00ns)   --->   "br label %._crit_edge6.i" [sources/hashTable/compare.cpp:87]   --->   Operation 124 'br' <Predicate = (cmpState_load == 2 & tmp_422 & tmp_426)> <Delay = 1.00>
ST_2 : Operation 125 [1/1] (1.00ns)   --->   "br i1 %tmp_421, label %_ifconv, label %._crit_edge6.i" [sources/hashTable/compare.cpp:59]   --->   Operation 125 'br' <Predicate = (cmpState_load == 1)> <Delay = 1.00>
ST_2 : Operation 126 [1/1] (0.48ns)   --->   "%statusOutput_bin_fre_26 = or i1 %tmp_263_i, %statusOutput_bin_fre_8" [sources/hashTable/compare.cpp:62]   --->   Operation 126 'or' 'statusOutput_bin_fre_26' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_32)   --->   "%not_tmp_263_i = xor i1 %tmp_263_i, true" [sources/hashTable/compare.cpp:62]   --->   Operation 127 'xor' 'not_tmp_263_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_32 = and i1 %tmp_266_i, %not_tmp_263_i" [sources/hashTable/compare.cpp:64]   --->   Operation 128 'and' 'statusOutput_bin_mat_32' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_33 = or i1 %statusOutput_bin_fre_8, %statusOutput_bin_mat_32" [sources/hashTable/compare.cpp:64]   --->   Operation 129 'or' 'statusOutput_bin_mat_33' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.48ns)   --->   "%statusOutput_bin_fre_4 = or i1 %tmp_263_1_i, %statusOutput_bin_fre_8" [sources/hashTable/compare.cpp:62]   --->   Operation 130 'or' 'statusOutput_bin_fre_4' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_4)   --->   "%not_tmp_263_1_i = xor i1 %tmp_263_1_i, true" [sources/hashTable/compare.cpp:62]   --->   Operation 131 'xor' 'not_tmp_263_1_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_4 = and i1 %tmp_266_1_i, %not_tmp_263_1_i" [sources/hashTable/compare.cpp:64]   --->   Operation 132 'and' 'statusOutput_bin_mat_4' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_5 = or i1 %statusOutput_bin_fre_8, %statusOutput_bin_mat_4" [sources/hashTable/compare.cpp:64]   --->   Operation 133 'or' 'statusOutput_bin_mat_5' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.48ns)   --->   "%statusOutput_bin_fre_5 = or i1 %tmp_263_2_i, %statusOutput_bin_fre_8" [sources/hashTable/compare.cpp:62]   --->   Operation 134 'or' 'statusOutput_bin_fre_5' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_6)   --->   "%not_tmp_263_2_i = xor i1 %tmp_263_2_i, true" [sources/hashTable/compare.cpp:62]   --->   Operation 135 'xor' 'not_tmp_263_2_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_6 = and i1 %tmp_266_2_i, %not_tmp_263_2_i" [sources/hashTable/compare.cpp:64]   --->   Operation 136 'and' 'statusOutput_bin_mat_6' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_7 = or i1 %statusOutput_bin_fre_8, %statusOutput_bin_mat_6" [sources/hashTable/compare.cpp:64]   --->   Operation 137 'or' 'statusOutput_bin_mat_7' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.48ns)   --->   "%statusOutput_bin_fre_6 = or i1 %tmp_263_3_i, %statusOutput_bin_fre_8" [sources/hashTable/compare.cpp:62]   --->   Operation 138 'or' 'statusOutput_bin_fre_6' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node statusOutput_bin_mat_10)   --->   "%not_tmp_263_3_i = xor i1 %tmp_263_3_i, true" [sources/hashTable/compare.cpp:62]   --->   Operation 139 'xor' 'not_tmp_263_3_i' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.48ns) (out node of the LUT)   --->   "%statusOutput_bin_mat_10 = and i1 %tmp_266_3_i, %not_tmp_263_3_i" [sources/hashTable/compare.cpp:64]   --->   Operation 140 'and' 'statusOutput_bin_mat_10' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.48ns)   --->   "%statusOutput_bin_mat_11 = or i1 %statusOutput_bin_fre_8, %statusOutput_bin_mat_10" [sources/hashTable/compare.cpp:64]   --->   Operation 141 'or' 'statusOutput_bin_mat_11' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* @comp2memWrMemData_V_s, i512 %tmp_V)" [sources/hashTable/compare.cpp:67]   --->   Operation 142 'write' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 2.39> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 143 [1/1] (1.00ns)   --->   "br label %._crit_edge6.i" [sources/hashTable/compare.cpp:69]   --->   Operation 143 'br' <Predicate = (cmpState_load == 1 & tmp_421)> <Delay = 1.00>
ST_2 : Operation 144 [1/1] (1.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit.i, label %._crit_edge6.i" [sources/hashTable/compare.cpp:45]   --->   Operation 144 'br' <Predicate = (cmpState_load == 0)> <Delay = 1.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "store i8 %tmp_424, i8* @cmp_inDataMd_operati, align 4" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 145 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "store i32 %tmp_metadata_V_load_s, i32* @cmp_inDataMd_metadat, align 4" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 146 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %tmp_keyLength_V_load, i8* @cmp_inDataMd_keyLeng, align 4" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 147 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "store i16 %tmp_valueLength_V_lo, i16* @cmp_inDataMd_valueLe, align 2" [sources/hashTable/../globals.h:136->sources/hashTable/compare.cpp:46]   --->   Operation 148 'store' <Predicate = (cmpState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_11 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_fre_26, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_8, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 149 'phi' 'statusOutput_bin_fre_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_12 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %tmp_263_i, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 150 'phi' 'statusOutput_bin_fre_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_18 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_mat_33, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_7, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 151 'phi' 'statusOutput_bin_mat_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_19 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %statusOutput_bin_mat_32, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 152 'phi' 'statusOutput_bin_mat_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_13 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_fre_4, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_8, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 153 'phi' 'statusOutput_bin_fre_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_14 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %tmp_263_1_i, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 154 'phi' 'statusOutput_bin_fre_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_20 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_mat_5, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_mat_13, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 155 'phi' 'statusOutput_bin_mat_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_21 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %statusOutput_bin_mat_4, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 156 'phi' 'statusOutput_bin_mat_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_15 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_fre_5, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_8, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 157 'phi' 'statusOutput_bin_fre_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_16 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %tmp_263_2_i, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 158 'phi' 'statusOutput_bin_fre_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_22 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_mat_7, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_10, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 159 'phi' 'statusOutput_bin_mat_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_23 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %statusOutput_bin_mat_6, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 160 'phi' 'statusOutput_bin_mat_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_17 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_fre_6, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_fre_8, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 161 'phi' 'statusOutput_bin_fre_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%statusOutput_bin_fre_18 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %tmp_263_3_i, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:62]   --->   Operation 162 'phi' 'statusOutput_bin_fre_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_24 = phi i1 [ %statusOutput_bin_fre_8, %._crit_edge4.i ], [ %statusOutput_bin_fre_8, %._crit_edge14.i ], [ true, %.loopexit.loopexit.i ], [ %statusOutput_bin_fre_8, %0 ], [ %statusOutput_bin_mat_11, %_ifconv ], [ %statusOutput_bin_fre_8, %1 ], [ %statusOutput_bin_mat_16, %._crit_edge13.i ], [ %statusOutput_bin_fre_8, %3 ], [ %statusOutput_bin_fre_8, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 163 'phi' 'statusOutput_bin_mat_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%statusOutput_bin_mat_25 = phi i1 [ false, %._crit_edge4.i ], [ false, %._crit_edge14.i ], [ false, %.loopexit.loopexit.i ], [ false, %0 ], [ %statusOutput_bin_mat_10, %_ifconv ], [ false, %1 ], [ false, %._crit_edge13.i ], [ false, %3 ], [ false, %2 ]" [sources/hashTable/compare.cpp:64]   --->   Operation 164 'phi' 'statusOutput_bin_mat_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_mat_24, label %mergeST271.i, label %._crit_edge6.new272.i" [sources/hashTable/compare.cpp:64]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_mat_25, i1* @statusOutput_bin_mat, align 1" [sources/hashTable/compare.cpp:54]   --->   Operation 166 'store' <Predicate = (statusOutput_bin_mat_24)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new272.i"   --->   Operation 167 'br' <Predicate = (statusOutput_bin_mat_24)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_fre_17, label %mergeST269.i, label %._crit_edge6.new270.i" [sources/hashTable/compare.cpp:62]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_fre_18, i1* @statusOutput_bin_fre, align 1" [sources/hashTable/compare.cpp:53]   --->   Operation 169 'store' <Predicate = (statusOutput_bin_fre_17)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new270.i"   --->   Operation 170 'br' <Predicate = (statusOutput_bin_fre_17)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_mat_22, label %mergeST267.i, label %._crit_edge6.new268.i" [sources/hashTable/compare.cpp:64]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_mat_23, i1* @statusOutput_bin_mat_1, align 1" [sources/hashTable/compare.cpp:54]   --->   Operation 172 'store' <Predicate = (statusOutput_bin_mat_22)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new268.i"   --->   Operation 173 'br' <Predicate = (statusOutput_bin_mat_22)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_fre_15, label %mergeST265.i, label %._crit_edge6.new266.i" [sources/hashTable/compare.cpp:62]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_fre_16, i1* @statusOutput_bin_fre_1, align 1" [sources/hashTable/compare.cpp:53]   --->   Operation 175 'store' <Predicate = (statusOutput_bin_fre_15)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new266.i"   --->   Operation 176 'br' <Predicate = (statusOutput_bin_fre_15)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_mat_20, label %mergeST263.i, label %._crit_edge6.new264.i" [sources/hashTable/compare.cpp:64]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_mat_21, i1* @statusOutput_bin_mat_2, align 1" [sources/hashTable/compare.cpp:54]   --->   Operation 178 'store' <Predicate = (statusOutput_bin_mat_20)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new264.i"   --->   Operation 179 'br' <Predicate = (statusOutput_bin_mat_20)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_fre_13, label %mergeST261.i, label %._crit_edge6.new262.i" [sources/hashTable/compare.cpp:62]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_fre_14, i1* @statusOutput_bin_fre_2, align 1" [sources/hashTable/compare.cpp:53]   --->   Operation 181 'store' <Predicate = (statusOutput_bin_fre_13)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new262.i"   --->   Operation 182 'br' <Predicate = (statusOutput_bin_fre_13)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_mat_18, label %mergeST259.i, label %._crit_edge6.new260.i" [sources/hashTable/compare.cpp:64]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_mat_19, i1* @statusOutput_bin_mat_3, align 1" [sources/hashTable/compare.cpp:39]   --->   Operation 184 'store' <Predicate = (statusOutput_bin_mat_18)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new260.i"   --->   Operation 185 'br' <Predicate = (statusOutput_bin_mat_18)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %statusOutput_bin_fre_11, label %mergeST.i, label %ht_compare.exit" [sources/hashTable/compare.cpp:62]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "store i1 %statusOutput_bin_fre_12, i1* @statusOutput_bin_fre_3, align 1" [sources/hashTable/compare.cpp:39]   --->   Operation 187 'store' <Predicate = (statusOutput_bin_fre_11)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "br label %ht_compare.exit"   --->   Operation 188 'br' <Predicate = (statusOutput_bin_fre_11)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 189 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 4.67ns
The critical path consists of the following:
	fifo read on port 'memRd2compMd_V' [171]  (2.39 ns)
	'icmp' operation ('tmp_i', sources/hashTable/compare.cpp:48) [181]  (0.861 ns)
	'select' operation ('storemerge14_i', sources/hashTable/compare.cpp:48) [182]  (0.494 ns)
	'store' operation (sources/hashTable/compare.cpp:49) of variable 'storemerge14_i', sources/hashTable/compare.cpp:48 on static variable 'cmpState' [183]  (0.926 ns)

 <State 2>: 3.73ns
The critical path consists of the following:
	'load' operation ('statusOutput_bin_fre_19', sources/hashTable/compare.cpp:84) on static variable 'statusOutput_bin_fre_3' [32]  (0 ns)
	multiplexor before 'phi' operation ('statusOutput_bin_mat_8', sources/hashTable/compare.cpp:84) with incoming values : ('statusOutput_bin_mat_26', sources/hashTable/compare.cpp:84) [47]  (0.85 ns)
	'phi' operation ('statusOutput_bin_mat_8', sources/hashTable/compare.cpp:84) with incoming values : ('statusOutput_bin_mat_26', sources/hashTable/compare.cpp:84) [47]  (0 ns)
	'and' operation ('statusOutput_bin_mat_12', sources/hashTable/compare.cpp:76) [98]  (0.485 ns)
	fifo write on port 'comp2memWrStatus_V_b' (sources/hashTable/compare.cpp:84) [126]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
