;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 22, 11
	SPL 22, 11
	SUB #42, <1
	SUB 0, 0
	SUB 0, 0
	SUB 0, 0
	SUB @127, 106
	SUB 0, 0
	SLT 12, @10
	SLT @-127, <146
	ADD @-127, <146
	ADD @-127, <146
	MOV -1, <-20
	SUB 0, @2
	SUB 0, 0
	SUB 0, 0
	ADD 10, 0
	SUB #42, <1
	ADD 10, 0
	SUB 0, 0
	SUB 0, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMN <121, 106
	SUB #12, @31
	SUB #12, @31
	SUB #12, @31
	SUB @127, 106
	SLT 12, @10
	SLT #42, <1
	SPL 12, #10
	SUB 0, @2
	SUB #12, @1
	SLT 12, @10
	CMP 2, 9
	SLT 12, @11
	JMN @12, #1
	JMN @12, #1
	MOV -1, <-20
	MOV -1, <-20
	SPL 22, 11
	CMP -207, <-120
