{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482160602147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482160602148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 23:16:41 2016 " "Processing started: Mon Dec 19 23:16:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482160602148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482160602148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482160602148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1482160602427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../src/sdram_top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../src/sdram_init.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/sdram_aref.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/sdram_aref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_aref " "Found entity 1: sdram_aref" {  } { { "../src/sdram_aref.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_aref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/cmd_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_decode " "Found entity 1: cmd_decode" {  } { { "../src/cmd_decode.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/cmd_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/uart_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/uart_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opensoc_lessons/sdram_controller/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /opensoc_lessons/sdram_controller/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/fifo_16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/fifo_16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_16x8 " "Found entity 1: fifo_16x8" {  } { { "ipcore_dir/fifo_16x8.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/ipcore_dir/fifo_16x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482160602738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../src/top.v" "uart_rx_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_decode cmd_decode:cmd_decode_inst " "Elaborating entity \"cmd_decode\" for hierarchy \"cmd_decode:cmd_decode_inst\"" {  } { { "../src/top.v" "cmd_decode_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_16x8 fifo_16x8:wfifo_inst " "Elaborating entity \"fifo_16x8\" for hierarchy \"fifo_16x8:wfifo_inst\"" {  } { { "../src/top.v" "wfifo_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_16x8:wfifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/fifo_16x8.v" "scfifo_component" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/ipcore_dir/fifo_16x8.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_16x8:wfifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/fifo_16x8.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/ipcore_dir/fifo_16x8.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482160602808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_16x8:wfifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602809 ""}  } { { "ipcore_dir/fifo_16x8.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/ipcore_dir/fifo_16x8.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482160602809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_oj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_oj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_oj21 " "Found entity 1: scfifo_oj21" {  } { { "db/scfifo_oj21.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/scfifo_oj21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_oj21 fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated " "Elaborating entity \"scfifo_oj21\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13_1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vp21 " "Found entity 1: a_dpfifo_vp21" {  } { { "db/a_dpfifo_vp21.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_dpfifo_vp21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vp21 fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo " "Elaborating entity \"a_dpfifo_vp21\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\"" {  } { { "db/scfifo_oj21.tdf" "dpfifo" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/scfifo_oj21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_vp21.tdf" "fifo_state" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_dpfifo_vp21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160602992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160602992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160602993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0711 " "Found entity 1: dpram_0711" {  } { { "db/dpram_0711.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/dpram_0711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160603068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160603068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0711 fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|dpram_0711:FIFOram " "Elaborating entity \"dpram_0711\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|dpram_0711:FIFOram\"" {  } { { "db/a_dpfifo_vp21.tdf" "FIFOram" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_dpfifo_vp21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0k1 " "Found entity 1: altsyncram_i0k1" {  } { { "db/altsyncram_i0k1.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/altsyncram_i0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160603169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160603169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0k1 fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|dpram_0711:FIFOram\|altsyncram_i0k1:altsyncram1 " "Elaborating entity \"altsyncram_i0k1\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|dpram_0711:FIFOram\|altsyncram_i0k1:altsyncram1\"" {  } { { "db/dpram_0711.tdf" "altsyncram1" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/dpram_0711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482160603263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482160603263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"fifo_16x8:wfifo_inst\|scfifo:scfifo_component\|scfifo_oj21:auto_generated\|a_dpfifo_vp21:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_vp21.tdf" "rd_ptr_count" { Text "E:/OpenSoc_Lessons/Sdram_Controller/prj/db/a_dpfifo_vp21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../src/top.v" "uart_tx_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../src/top.v" "sdram_top_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603321 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_top.v(140) " "Verilog HDL Case Statement information at sdram_top.v(140): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603322 "|top|sdram_top:sdram_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_init:sdram_init_inst\"" {  } { { "../src/sdram_top.v" "sdram_init_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_aref sdram_top:sdram_top_inst\|sdram_aref:sdram_aref_inst " "Elaborating entity \"sdram_aref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_aref:sdram_aref_inst\"" {  } { { "../src/sdram_top.v" "sdram_aref_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_write:sdram_write_inst\"" {  } { { "../src/sdram_top.v" "sdram_write_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603326 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(89) " "Verilog HDL Case Statement information at sdram_write.v(89): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603328 "|top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(128) " "Verilog HDL Case Statement information at sdram_write.v(128): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603329 "|top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(151) " "Verilog HDL Case Statement information at sdram_write.v(151): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603330 "|top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_read:sdram_read_inst\"" {  } { { "../src/sdram_top.v" "sdram_read_inst" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_top.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482160603343 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(98) " "Verilog HDL Case Statement information at sdram_read.v(98): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603345 "|top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(137) " "Verilog HDL Case Statement information at sdram_read.v(137): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603345 "|top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(160) " "Verilog HDL Case Statement information at sdram_read.v(160): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482160603346 "|top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/uart_tx.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/uart_tx.v" 28 -1 0 } } { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 128 -1 0 } } { "../src/sdram_aref.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_aref.v" 60 -1 0 } } { "../src/sdram_init.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_init.v" 46 -1 0 } } { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 137 -1 0 } } { "../src/sdram_read.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_read.v" 98 -1 0 } } { "../src/sdram_write.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/sdram_write.v" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482160604223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1482160604224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/OpenSoc_Lessons/Sdram_Controller/src/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482160604395 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482160604395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1482160604559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482160605271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482160605271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "413 " "Implemented 413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482160605345 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482160605345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482160605345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482160605345 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482160605345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482160605345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482160605365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 23:16:45 2016 " "Processing ended: Mon Dec 19 23:16:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482160605365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482160605365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482160605365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482160605365 ""}
