# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do mainCtl_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {mainCtl.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mainCtl
# 
# Top level modules:
# 	mainCtl
# 
# vlog -vlog01compat -work work +incdir+C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU/mainCtl {C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU/mainCtl/mainCtl_test.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mainCtl_test
# 
# Top level modules:
# 	mainCtl_test
# 
# vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  mainCtl_test
# vsim -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mainCtl_test 
# Loading work.mainCtl_test
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# opcode =  0 RegDst = z Branch = z jump = z MemRead = z M2R = z MemWrite = z ALUSrc = z RegWrite = z
# opcode =  2 RegDst = z Branch = z jump = z MemRead = z M2R = z MemWrite = z ALUSrc = z RegWrite = z
# opcode =  4 RegDst = z Branch = z jump = z MemRead = z M2R = z MemWrite = z ALUSrc = z RegWrite = z
# opcode = 35 RegDst = z Branch = z jump = z MemRead = z M2R = z MemWrite = z ALUSrc = z RegWrite = z
# opcode = 43 RegDst = z Branch = z jump = z MemRead = z M2R = z MemWrite = z ALUSrc = z RegWrite = z
# ** Note: $finish    : C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU/mainCtl/mainCtl_test.v(22)
#    Time: 600 ns  Iteration: 0  Instance: /mainCtl_test
# 1
# Break in Module mainCtl_test at C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU/mainCtl/mainCtl_test.v line 22
# Simulation Breakpoint: 1
# Break in Module mainCtl_test at C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU/mainCtl/mainCtl_test.v line 22
# MACRO ./mainCtl_run_msim_gate_verilog.do PAUSED at line 17
