<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>
   LD (LDD) - Load Indirect From data space to Register using Index Z -  - AVR Assembler
  </title>
  <!--[if IE]>
	<![endif]-->
 </head>
 <body>
  <div id="header">
   </a>
   <h1>
    AVR Assembler
    Instructions
   </h1>
  </div>
  <div id="content">
   <!-- -->
   <div class="section">
    <div class="titlepage" xmlns="">
     <div>
      <div>
       <h2 class="title" style="clear: both" xmlns="http://www.w3.org/1999/xhtml">
        <a id="avrassembler.wb_LDD_Z">
        </a>
        <abbr class="abbrev">
         <a id="avrassembler.wb_LDD_Z1">
         </a>
         LD
        </abbr>
        (LDD) - Load Indirect From data
  space to Register using Index Z
       </h2>
      </div>
     </div>
    </div>
    <h3>
     Description:
    </h3>
    <p>
     Loads one byte indirect with or without displacement from the data
  space to a register. For parts with SRAM, the data space consists of the
  register file, I/O memory and internal SRAM (and external SRAM if
  applicable). For parts without SRAM, the data space consists of the register
  file only. The EEPROM has a separate address space.
    </p>
    <p>
     The data location is pointed to by the Z (16 bits) pointer register in
  the register file. Memory access is limited to the current data segment of
  64K bytes. To access another data segment in devices with more than 64K
  bytes data space, the
     <a class="xref" href="avrassembler.wb_registers.html#avrassembler.RAMPX__RAMPY__RAMPZ" title="RAMPX, RAMPY, RAMPZ">
      RAMPX, RAMPY, RAMPZ
     </a>
     in register in the I/O area has to be
  changed.
    </p>
    <p>
     The Z pointer register can either be left unchanged by the operation,
  or it can be post-incremented or pre-decremented. These features are
  especially suited for stack pointer usage of the Z pointer register, however
  because the Z pointer register can be used for indirect subroutine calls,
  indirect jumps and table lookup, it is often more convenient to use the X or
  Y pointer as a dedicated stack pointer. Note that only the low byte of the Z
  pointer is updated in devices with no more than 256 bytes data space. For
  such devices, the high byte of the pointer is not used by this instruction
  and can be used for other purposes. The
     <a class="xref" href="avrassembler.wb_registers.html#avrassembler.RAMPX__RAMPY__RAMPZ" title="RAMPX, RAMPY, RAMPZ">
      RAMPX, RAMPY, RAMPZ
     </a>
     register in the I/O area is updated in parts with more than 64K bytes data
  space or more than 64K bytes program memory, and the
  increment/decrement/displacement is added to the entire 24-bit address on
  such devices.
    </p>
    <p>
     Not all variants of this instruction is available in all devices.
  Refer to the device specific instruction set summary.
    </p>
    <p>
     For using the Z pointer for table lookup in program memory see the
     <a class="xref" href="avrassembler.wb_LPM.html" title="LPM - Load Program Memory">
      LPM
     </a>
     and
     <a class="xref" href="avrassembler.wb_ELPM.html" title="ELPM - Extended Load Program Memory">
      ELPM
     </a>
     instructions.
    </p>
    <p>
     The result of these combinations is undefined:
    </p>
    <p>
     LD r30, Z+
    </p>
    <p>
     LD r31, Z+
    </p>
    <p>
     LD r30, -Z
    </p>
    <p>
     LD r31, -Z
    </p>
    <p>
     Using the Z pointer:
    </p>
    <p>
     Operation: Comment:
    </p>
    <p>
     (i) Rd ← (Z) Z: Unchanged
    </p>
    <p>
     (ii) Rd ← (Z) Z ← Z + 1Z: Post increment
    </p>
    <p>
     (iii) Z ← Z -1 Rd ← (Z) Z: Pre decrement
    </p>
    <p>
     (iiii)* Rd ← (Z+q) Z: Unchanged, q: Displacement
    </p>
    <p>
     Syntax: Operands: Program Counter:
    </p>
    <p>
     (i) LD Rd, Z 0 ≤ d ≤ 31 PC ← PC + 1
    </p>
    <p>
     (ii) LD Rd, Z+ 0 ≤ d ≤ 31 PC ← PC + 1
    </p>
    <p>
     (iii) LD Rd, -Z 0 ≤ d ≤ 31 PC ← PC + 1
    </p>
    <p>
     (iiii)* LDD Rd, Z+q 0 ≤ d ≤ 31, 0 ≤ q ≤ 63 PC ← PC + 1
    </p>
    <p>
     Notes:
    </p>
    <p>
     *)The displacement form of this instruction (LDD) is not available on
  AVR8L based devices.
    </p>
    <p>
     16-bit Opcode:
    </p>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
       <col class="col5"/>
      </colgroup>
      <thead>
       <tr>
        <th>
         <p>
          (i)
         </p>
        </th>
        <th>
         <p>
          1000
         </p>
        </th>
        <th>
         <p>
          000d
         </p>
        </th>
        <th>
         <p>
          dddd
         </p>
        </th>
        <th>
         <p>
          0000
         </p>
        </th>
       </tr>
      </thead>
      <tbody>
       <tr>
        <td>
         <p>
          (ii)
         </p>
        </td>
        <td>
         <p>
          1001
         </p>
        </td>
        <td>
         <p>
          000d
         </p>
        </td>
        <td>
         <p>
          dddd
         </p>
        </td>
        <td>
         <p>
          0001
         </p>
        </td>
       </tr>
       <tr>
        <td>
         <p>
          (iii)
         </p>
        </td>
        <td>
         <p>
          1001
         </p>
        </td>
        <td>
         <p>
          000d
         </p>
        </td>
        <td>
         <p>
          dddd
         </p>
        </td>
        <td>
         <p>
          0010
         </p>
        </td>
       </tr>
       <tr>
        <td>
         <p>
          (iiii)
         </p>
        </td>
        <td>
         <p>
          10q0
         </p>
        </td>
        <td>
         <p>
          qq0d
         </p>
        </td>
        <td>
         <p>
          dddd
         </p>
        </td>
        <td>
         <p>
          0qqq
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <h3>
     Status Register (SREG) and Boolean Formula:
    </h3>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
       <col class="col5"/>
       <col class="col6"/>
       <col class="col7"/>
       <col class="col8"/>
      </colgroup>
      <thead>
       <tr>
        <th>
         <p>
          I
         </p>
        </th>
        <th>
         <p>
          T
         </p>
        </th>
        <th>
         <p>
          H
         </p>
        </th>
        <th>
         <p>
          S
         </p>
        </th>
        <th>
         <p>
          V
         </p>
        </th>
        <th>
         <p>
          N
         </p>
        </th>
        <th>
         <p>
          Z
         </p>
        </th>
        <th>
         <p>
          C
         </p>
        </th>
       </tr>
      </thead>
      <tbody>
       <tr>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <p>
     Example:
    </p>
    <pre class="programlisting">clr r31 ; Clear Z high byte
ldi r30,$60 ; Set Z low byte to $60
ld r0,Z+ ; Load r0 with data space loc. $60(Z post inc)
ld r1,Z ; Load r1 with data space loc. $61
ldi r30,$63 ; Set Z low byte to $63
ld r2,Z ; Load r2 with data space loc. $63
ld r3,-Z ; Load r3 with data space loc. $62(Z pre dec)
ldd r4,Z+2 ; Load r4 with data space loc. $64</pre>
    <p>
    </p>
    <p>
     Words:1 (2 bytes)
    </p>
    <p>
     Cycles:
    </p>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
      </colgroup>
      <thead>
       <tr>
        <th>
        </th>
        <th>
         <p>
          Cycles
         </p>
        </th>
        <th>
         <p>
          Cycles xmega
         </p>
        </th>
        <th>
         <p>
          Cycles AVR8L
         </p>
        </th>
       </tr>
      </thead>
      <tbody>
       <tr>
        <td>
         <p>
          (i)
         </p>
        </td>
        <td>
         <p>
          2
         </p>
        </td>
        <td>
         <p>
          1/2*
         </p>
        </td>
        <td>
         <p>
          1/2**
         </p>
        </td>
       </tr>
       <tr>
        <td>
         <p>
          (ii)
         </p>
        </td>
        <td>
         <p>
          2
         </p>
        </td>
        <td>
         <p>
          1/2*
         </p>
        </td>
        <td>
         <p>
          1/2**
         </p>
        </td>
       </tr>
       <tr>
        <td>
         <p>
          (iii)
         </p>
        </td>
        <td>
         <p>
          2
         </p>
        </td>
        <td>
         <p>
          2/3*
         </p>
        </td>
        <td>
         <p>
          2/3**
         </p>
        </td>
       </tr>
       <tr>
        <td>
         <p>
          (iiii)
         </p>
        </td>
        <td>
         <p>
          2
         </p>
        </td>
        <td>
         <p>
          2/3*
         </p>
        </td>
        <td>
         <p>
          N/A
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <p>
     (*) When accessing internal SRAM, one extra cycle is required (**)
  When accessing FLASH, one extra cycle is required.
    </p>
   </div>
