/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for GPU_REGISTERS
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_GPU_REGISTERS.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for GPU_REGISTERS
 *
 * CMSIS Peripheral Access Layer for GPU_REGISTERS
 */

#if !defined(PERI_GPU_REGISTERS_H_)
#define PERI_GPU_REGISTERS_H_                    /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- GPU_REGISTERS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPU_REGISTERS_Peripheral_Access_Layer GPU_REGISTERS Peripheral Access Layer
 * @{
 */

/** GPU_REGISTERS - Size of Registers Arrays */
#define GPU_REGISTERS_AS_COUNT                    8u

/** GPU_REGISTERS - Register Layout Typedef */
typedef struct {
  __I  uint32_t GPU_ID;                            /**< GPU_ID, offset: 0x0 */
  __I  uint32_t L2_FEATURES;                       /**< L2_FEATURES, offset: 0x4 */
  __I  uint32_t CORE_FEATURES;                     /**< CORE_FEATURES, offset: 0x8 */
  __I  uint32_t TILER_FEATURES;                    /**< TILER_FEATURES, offset: 0xC */
  __I  uint32_t MEM_FEATURES;                      /**< MEM_FEATURES, offset: 0x10 */
  __I  uint32_t MMU_FEATURES;                      /**< MMU_FEATURES, offset: 0x14 */
  __I  uint32_t AS_PRESENT;                        /**< AS_PRESENT, offset: 0x18 */
  __I  uint32_t CSF_ID;                            /**< CSF_ID, offset: 0x1C */
  __IO uint32_t GPU_IRQ_RAWSTAT;                   /**< GPU_IRQ_RAWSTAT, offset: 0x20 */
  __IO uint32_t GPU_IRQ_CLEAR;                     /**< GPU_IRQ_CLEAR, offset: 0x24 */
  __IO uint32_t GPU_IRQ_MASK;                      /**< GPU_IRQ_MASK, offset: 0x28 */
  __I  uint32_t GPU_IRQ_STATUS;                    /**< GPU_IRQ_STATUS, offset: 0x2C */
  __O  uint32_t GPU_COMMAND;                       /**< GPU_COMMAND, offset: 0x30 */
  __I  uint32_t GPU_STATUS;                        /**< GPU_STATUS, offset: 0x34 */
       uint8_t RESERVED_0[4];
  __I  uint32_t GPU_FAULTSTATUS;                   /**< GPU_FAULTSTATUS, offset: 0x3C */
  __I  uint32_t GPU_FAULTADDRESS_LO;               /**< GPU_FAULTADDRESS_LO, offset: 0x40 */
  __I  uint32_t GPU_FAULTADDRESS_HI;               /**< GPU_FAULTADDRESS_HI, offset: 0x44 */
  __IO uint32_t L2_CONFIG;                         /**< L2_CONFIG, offset: 0x48 */
       uint8_t RESERVED_1[4];
  __O  uint32_t PWR_KEY;                           /**< PWR_KEY, offset: 0x50 */
  __IO uint32_t PWR_OVERRIDE0;                     /**< PWR_OVERRIDE0, offset: 0x54 */
  __IO uint32_t PWR_OVERRIDE1;                     /**< PWR_OVERRIDE1, offset: 0x58 */
       uint8_t RESERVED_2[44];
  __IO uint32_t TIMESTAMP_OFFSET_LO;               /**< TIMESTAMP_OFFSET_LO, offset: 0x88 */
  __IO uint32_t TIMESTAMP_OFFSET_HI;               /**< TIMESTAMP_OFFSET_HI, offset: 0x8C */
  __I  uint32_t CYCLE_COUNT_LO;                    /**< CYCLE_COUNT_LO, offset: 0x90 */
  __I  uint32_t CYCLE_COUNT_HI;                    /**< CYCLE_COUNT_HI, offset: 0x94 */
  __I  uint32_t TIMESTAMP_LO;                      /**< TIMESTAMP_LO, offset: 0x98 */
  __I  uint32_t TIMESTAMP_HI;                      /**< TIMESTAMP_HI, offset: 0x9C */
  __I  uint32_t THREAD_MAX_THREADS;                /**< THREAD_MAX_THREADS, offset: 0xA0 */
  __I  uint32_t THREAD_MAX_WORKGROUP_SIZE;         /**< THREAD_MAX_WORKGROUP_SIZE, offset: 0xA4 */
  __I  uint32_t THREAD_MAX_BARRIER_SIZE;           /**< THREAD_MAX_BARRIER_SIZE, offset: 0xA8 */
  __I  uint32_t THREAD_FEATURES;                   /**< THREAD_FEATURES, offset: 0xAC */
  __I  uint32_t TEXTURE_FEATURES_0;                /**< TEXTURE_FEATURES_0, offset: 0xB0 */
  __I  uint32_t TEXTURE_FEATURES_1;                /**< TEXTURE_FEATURES_1, offset: 0xB4 */
  __I  uint32_t TEXTURE_FEATURES_2;                /**< TEXTURE_FEATURES_2, offset: 0xB8 */
  __I  uint32_t TEXTURE_FEATURES_3;                /**< TEXTURE_FEATURES_3, offset: 0xBC */
       uint8_t RESERVED_3[64];
  __I  uint32_t SHADER_PRESENT_LO;                 /**< SHADER_PRESENT_LO, offset: 0x100 */
  __I  uint32_t SHADER_PRESENT_HI;                 /**< SHADER_PRESENT_HI, offset: 0x104 */
       uint8_t RESERVED_4[8];
  __I  uint32_t TILER_PRESENT_LO;                  /**< TILER_PRESENT_LO, offset: 0x110 */
  __I  uint32_t TILER_PRESENT_HI;                  /**< TILER_PRESENT_HI, offset: 0x114 */
       uint8_t RESERVED_5[8];
  __I  uint32_t L2_PRESENT_LO;                     /**< L2_PRESENT_LO, offset: 0x120 */
  __I  uint32_t L2_PRESENT_HI;                     /**< L2_PRESENT_HI, offset: 0x124 */
       uint8_t RESERVED_6[24];
  __I  uint32_t SHADER_READY_LO;                   /**< SHADER_READY_LO, offset: 0x140 */
  __I  uint32_t SHADER_READY_HI;                   /**< SHADER_READY_HI, offset: 0x144 */
       uint8_t RESERVED_7[8];
  __I  uint32_t TILER_READY_LO;                    /**< TILER_READY_LO, offset: 0x150 */
  __I  uint32_t TILER_READY_HI;                    /**< TILER_READY_HI, offset: 0x154 */
       uint8_t RESERVED_8[8];
  __I  uint32_t L2_READY_LO;                       /**< L2_READY_LO, offset: 0x160 */
  __I  uint32_t L2_READY_HI;                       /**< L2_READY_HI, offset: 0x164 */
       uint8_t RESERVED_9[24];
  __O  uint32_t SHADER_PWRON_LO;                   /**< SHADER_PWRON_LO, offset: 0x180 */
  __O  uint32_t SHADER_PWRON_HI;                   /**< SHADER_PWRON_HI, offset: 0x184 */
       uint8_t RESERVED_10[8];
  __O  uint32_t TILER_PWRON_LO;                    /**< TILER_PWRON_LO, offset: 0x190 */
  __O  uint32_t TILER_PWRON_HI;                    /**< TILER_PWRON_HI, offset: 0x194 */
       uint8_t RESERVED_11[8];
  __O  uint32_t L2_PWRON_LO;                       /**< L2_PWRON_LO, offset: 0x1A0 */
  __O  uint32_t L2_PWRON_HI;                       /**< L2_PWRON_HI, offset: 0x1A4 */
       uint8_t RESERVED_12[24];
  __O  uint32_t SHADER_PWROFF_LO;                  /**< SHADER_PWROFF_LO, offset: 0x1C0 */
  __O  uint32_t SHADER_PWROFF_HI;                  /**< SHADER_PWROFF_HI, offset: 0x1C4 */
       uint8_t RESERVED_13[8];
  __O  uint32_t TILER_PWROFF_LO;                   /**< TILER_PWROFF_LO, offset: 0x1D0 */
  __O  uint32_t TILER_PWROFF_HI;                   /**< TILER_PWROFF_HI, offset: 0x1D4 */
       uint8_t RESERVED_14[8];
  __O  uint32_t L2_PWROFF_LO;                      /**< L2_PWROFF_LO, offset: 0x1E0 */
  __O  uint32_t L2_PWROFF_HI;                      /**< L2_PWROFF_HI, offset: 0x1E4 */
       uint8_t RESERVED_15[24];
  __I  uint32_t SHADER_PWRTRANS_LO;                /**< SHADER_PWRTRANS_LO, offset: 0x200 */
  __I  uint32_t SHADER_PWRTRANS_HI;                /**< SHADER_PWRTRANS_HI, offset: 0x204 */
       uint8_t RESERVED_16[8];
  __I  uint32_t TILER_PWRTRANS_LO;                 /**< TILER_PWRTRANS_LO, offset: 0x210 */
  __I  uint32_t TILER_PWRTRANS_HI;                 /**< TILER_PWRTRANS_HI, offset: 0x214 */
       uint8_t RESERVED_17[8];
  __I  uint32_t L2_PWRTRANS_LO;                    /**< L2_PWRTRANS_LO, offset: 0x220 */
  __I  uint32_t L2_PWRTRANS_HI;                    /**< L2_PWRTRANS_HI, offset: 0x224 */
       uint8_t RESERVED_18[24];
  __I  uint32_t SHADER_PWRACTIVE_LO;               /**< SHADER_PWRACTIVE_LO, offset: 0x240 */
  __I  uint32_t SHADER_PWRACTIVE_HI;               /**< SHADER_PWRACTIVE_HI, offset: 0x244 */
       uint8_t RESERVED_19[8];
  __I  uint32_t TILER_PWRACTIVE_LO;                /**< TILER_PWRACTIVE_LO, offset: 0x250 */
  __I  uint32_t TILER_PWRACTIVE_HI;                /**< TILER_PWRACTIVE_HI, offset: 0x254 */
       uint8_t RESERVED_20[8];
  __I  uint32_t L2_PWRACTIVE_LO;                   /**< L2_PWRACTIVE_LO, offset: 0x260 */
  __I  uint32_t L2_PWRACTIVE_HI;                   /**< L2_PWRACTIVE_HI, offset: 0x264 */
       uint8_t RESERVED_21[24];
  __I  uint32_t REVIDR;                            /**< REVIDR, offset: 0x280 */
       uint8_t RESERVED_22[124];
  __I  uint32_t COHERENCY_FEATURES;                /**< COHERENCY_FEATURES, offset: 0x300 */
  __IO uint32_t COHERENCY_ENABLE;                  /**< COHERENCY_ENABLE, offset: 0x304 */
       uint8_t RESERVED_23[1016];
  __IO uint32_t MCU_CONTROL;                       /**< MCU_CONTROL, offset: 0x700 */
  __I  uint32_t MCU_STATUS;                        /**< MCU_STATUS, offset: 0x704 */
       uint8_t RESERVED_24[2296];
  __IO uint32_t JOB_IRQ_RAWSTAT;                   /**< JOB_IRQ_RAWSTAT, offset: 0x1000 */
  __O  uint32_t JOB_IRQ_CLEAR;                     /**< JOB_IRQ_CLEAR, offset: 0x1004 */
  __IO uint32_t JOB_IRQ_MASK;                      /**< JOB_IRQ_MASK, offset: 0x1008 */
  __I  uint32_t JOB_IRQ_STATUS;                    /**< JOB_IRQ_STATUS, offset: 0x100C */
       uint8_t RESERVED_25[4080];
  __IO uint32_t IRQ_RAWSTAT;                       /**< IRQ_RAWSTAT, offset: 0x2000 */
  __O  uint32_t IRQ_CLEAR;                         /**< IRQ_CLEAR, offset: 0x2004 */
  __IO uint32_t IRQ_MASK;                          /**< IRQ_MASK, offset: 0x2008 */
  __I  uint32_t IRQ_STATUS;                        /**< IRQ_STATUS, offset: 0x200C */
       uint8_t RESERVED_26[1008];
  struct {                                         /* offset: 0x2400, array step: 0x40 */
    __IO uint32_t TRANSTAB_LO;                       /**< TRANSTAB_LO, array offset: 0x2400, array step: 0x40 */
    __IO uint32_t TRANSTAB_HI;                       /**< TRANSTAB_HI, array offset: 0x2404, array step: 0x40 */
    __IO uint32_t MEMATTR_LO;                        /**< MEMATTR_LO, array offset: 0x2408, array step: 0x40 */
    __IO uint32_t MEMATTR_HI;                        /**< MEMATTR_HI, array offset: 0x240C, array step: 0x40 */
    __IO uint32_t LOCKADDR_LO;                       /**< LOCKADDR_LO, array offset: 0x2410, array step: 0x40 */
    __IO uint32_t LOCKADDR_HI;                       /**< LOCKADDR_HI, array offset: 0x2414, array step: 0x40 */
    __O  uint32_t COMMAND;                           /**< COMMAND, array offset: 0x2418, array step: 0x40 */
    __I  uint32_t FAULTSTATUS;                       /**< FAULTSTATUS, array offset: 0x241C, array step: 0x40 */
    __I  uint32_t FAULTADDRESS_LO;                   /**< FAULTADDRESS_LO, array offset: 0x2420, array step: 0x40 */
    __I  uint32_t FAULTADDRESS_HI;                   /**< FAULTADDRESS_HI, array offset: 0x2424, array step: 0x40 */
    __I  uint32_t STATUS;                            /**< STATUS, array offset: 0x2428, array step: 0x40 */
         uint8_t RESERVED_0[4];
    __IO uint32_t TRANSCFG_LO;                       /**< TRANSCFG_LO, array offset: 0x2430, array step: 0x40 */
    __IO uint32_t TRANSCFG_HI;                       /**< TRANSCFG_HI, array offset: 0x2434, array step: 0x40 */
    __I  uint32_t FAULTEXTRA_LO;                     /**< FAULTEXTRA_LO, array offset: 0x2438, array step: 0x40 */
    __I  uint32_t FAULTEXTRA_HI;                     /**< FAULTEXTRA_HI, array offset: 0x243C, array step: 0x40 */
  } AS[GPU_REGISTERS_AS_COUNT];
} GPU_REGISTERS_Type;

/* ----------------------------------------------------------------------------
   -- GPU_REGISTERS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPU_REGISTERS_Register_Masks GPU_REGISTERS Register Masks
 * @{
 */

/*! @name GPU_ID - GPU_ID */
/*! @{ */

#define GPU_REGISTERS_GPU_ID_VERSION_STATUS_MASK (0xFU)
#define GPU_REGISTERS_GPU_ID_VERSION_STATUS_SHIFT (0U)
/*! VERSION_STATUS - VERSION_STATUS
 *  0b0000..
 *  0b0001..
 */
#define GPU_REGISTERS_GPU_ID_VERSION_STATUS(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_VERSION_STATUS_SHIFT)) & GPU_REGISTERS_GPU_ID_VERSION_STATUS_MASK)

#define GPU_REGISTERS_GPU_ID_VERSION_MINOR_MASK  (0xFF0U)
#define GPU_REGISTERS_GPU_ID_VERSION_MINOR_SHIFT (4U)
/*! VERSION_MINOR - VERSION_MINOR */
#define GPU_REGISTERS_GPU_ID_VERSION_MINOR(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_VERSION_MINOR_SHIFT)) & GPU_REGISTERS_GPU_ID_VERSION_MINOR_MASK)

#define GPU_REGISTERS_GPU_ID_VERSION_MAJOR_MASK  (0xF000U)
#define GPU_REGISTERS_GPU_ID_VERSION_MAJOR_SHIFT (12U)
/*! VERSION_MAJOR - VERSION_MAJOR */
#define GPU_REGISTERS_GPU_ID_VERSION_MAJOR(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_VERSION_MAJOR_SHIFT)) & GPU_REGISTERS_GPU_ID_VERSION_MAJOR_MASK)

#define GPU_REGISTERS_GPU_ID_PRODUCT_MAJOR_MASK  (0xF0000U)
#define GPU_REGISTERS_GPU_ID_PRODUCT_MAJOR_SHIFT (16U)
/*! PRODUCT_MAJOR - PRODUCT_MAJOR */
#define GPU_REGISTERS_GPU_ID_PRODUCT_MAJOR(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_PRODUCT_MAJOR_SHIFT)) & GPU_REGISTERS_GPU_ID_PRODUCT_MAJOR_MASK)

#define GPU_REGISTERS_GPU_ID_ARCH_REV_MASK       (0xF00000U)
#define GPU_REGISTERS_GPU_ID_ARCH_REV_SHIFT      (20U)
/*! ARCH_REV - ARCH_REV */
#define GPU_REGISTERS_GPU_ID_ARCH_REV(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_ARCH_REV_SHIFT)) & GPU_REGISTERS_GPU_ID_ARCH_REV_MASK)

#define GPU_REGISTERS_GPU_ID_ARCH_MINOR_MASK     (0xF000000U)
#define GPU_REGISTERS_GPU_ID_ARCH_MINOR_SHIFT    (24U)
/*! ARCH_MINOR - ARCH_MINOR */
#define GPU_REGISTERS_GPU_ID_ARCH_MINOR(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_ARCH_MINOR_SHIFT)) & GPU_REGISTERS_GPU_ID_ARCH_MINOR_MASK)

#define GPU_REGISTERS_GPU_ID_ARCH_MAJOR_MASK     (0xF0000000U)
#define GPU_REGISTERS_GPU_ID_ARCH_MAJOR_SHIFT    (28U)
/*! ARCH_MAJOR - ARCH_MAJOR */
#define GPU_REGISTERS_GPU_ID_ARCH_MAJOR(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_ID_ARCH_MAJOR_SHIFT)) & GPU_REGISTERS_GPU_ID_ARCH_MAJOR_MASK)
/*! @} */

/*! @name L2_FEATURES - L2_FEATURES */
/*! @{ */

#define GPU_REGISTERS_L2_FEATURES_LINE_SIZE_MASK (0xFFU)
#define GPU_REGISTERS_L2_FEATURES_LINE_SIZE_SHIFT (0U)
/*! LINE_SIZE - LINE_SIZE */
#define GPU_REGISTERS_L2_FEATURES_LINE_SIZE(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_FEATURES_LINE_SIZE_SHIFT)) & GPU_REGISTERS_L2_FEATURES_LINE_SIZE_MASK)

#define GPU_REGISTERS_L2_FEATURES_ASSOCIATIVITY_MASK (0xFF00U)
#define GPU_REGISTERS_L2_FEATURES_ASSOCIATIVITY_SHIFT (8U)
/*! ASSOCIATIVITY - ASSOCIATIVITY */
#define GPU_REGISTERS_L2_FEATURES_ASSOCIATIVITY(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_FEATURES_ASSOCIATIVITY_SHIFT)) & GPU_REGISTERS_L2_FEATURES_ASSOCIATIVITY_MASK)

#define GPU_REGISTERS_L2_FEATURES_CACHE_SIZE_MASK (0xFF0000U)
#define GPU_REGISTERS_L2_FEATURES_CACHE_SIZE_SHIFT (16U)
/*! CACHE_SIZE - CACHE_SIZE */
#define GPU_REGISTERS_L2_FEATURES_CACHE_SIZE(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_FEATURES_CACHE_SIZE_SHIFT)) & GPU_REGISTERS_L2_FEATURES_CACHE_SIZE_MASK)

#define GPU_REGISTERS_L2_FEATURES_BUS_WIDTH_MASK (0xFF000000U)
#define GPU_REGISTERS_L2_FEATURES_BUS_WIDTH_SHIFT (24U)
/*! BUS_WIDTH - BUS_WIDTH */
#define GPU_REGISTERS_L2_FEATURES_BUS_WIDTH(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_FEATURES_BUS_WIDTH_SHIFT)) & GPU_REGISTERS_L2_FEATURES_BUS_WIDTH_MASK)
/*! @} */

/*! @name CORE_FEATURES - CORE_FEATURES */
/*! @{ */

#define GPU_REGISTERS_CORE_FEATURES_CORE_VARIANT_MASK (0xFFU)
#define GPU_REGISTERS_CORE_FEATURES_CORE_VARIANT_SHIFT (0U)
/*! CORE_VARIANT - CORE_VARIANT
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 */
#define GPU_REGISTERS_CORE_FEATURES_CORE_VARIANT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CORE_FEATURES_CORE_VARIANT_SHIFT)) & GPU_REGISTERS_CORE_FEATURES_CORE_VARIANT_MASK)

#define GPU_REGISTERS_CORE_FEATURES_reserved_word0_bit8_width24_MASK (0xFFFFFF00U)
#define GPU_REGISTERS_CORE_FEATURES_reserved_word0_bit8_width24_SHIFT (8U)
/*! reserved_word0_bit8_width24 - reserved_word0_bit8_width24 */
#define GPU_REGISTERS_CORE_FEATURES_reserved_word0_bit8_width24(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CORE_FEATURES_reserved_word0_bit8_width24_SHIFT)) & GPU_REGISTERS_CORE_FEATURES_reserved_word0_bit8_width24_MASK)
/*! @} */

/*! @name TILER_FEATURES - TILER_FEATURES */
/*! @{ */

#define GPU_REGISTERS_TILER_FEATURES_BIN_SIZE_MASK (0x3FU)
#define GPU_REGISTERS_TILER_FEATURES_BIN_SIZE_SHIFT (0U)
/*! BIN_SIZE - BIN_SIZE */
#define GPU_REGISTERS_TILER_FEATURES_BIN_SIZE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_FEATURES_BIN_SIZE_SHIFT)) & GPU_REGISTERS_TILER_FEATURES_BIN_SIZE_MASK)

#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit6_width2_MASK (0xC0U)
#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit6_width2_SHIFT (6U)
/*! reserved_word0_bit6_width2 - reserved_word0_bit6_width2 */
#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit6_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit6_width2_SHIFT)) & GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit6_width2_MASK)

#define GPU_REGISTERS_TILER_FEATURES_MAX_LEVELS_MASK (0xF00U)
#define GPU_REGISTERS_TILER_FEATURES_MAX_LEVELS_SHIFT (8U)
/*! MAX_LEVELS - MAX_LEVELS */
#define GPU_REGISTERS_TILER_FEATURES_MAX_LEVELS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_FEATURES_MAX_LEVELS_SHIFT)) & GPU_REGISTERS_TILER_FEATURES_MAX_LEVELS_MASK)

#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit12_width20_MASK (0xFFFFF000U)
#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit12_width20_SHIFT (12U)
/*! reserved_word0_bit12_width20 - reserved_word0_bit12_width20 */
#define GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit12_width20(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit12_width20_SHIFT)) & GPU_REGISTERS_TILER_FEATURES_reserved_word0_bit12_width20_MASK)
/*! @} */

/*! @name MEM_FEATURES - MEM_FEATURES */
/*! @{ */

#define GPU_REGISTERS_MEM_FEATURES_COHERENT_CORE_GROUP_MASK (0x1U)
#define GPU_REGISTERS_MEM_FEATURES_COHERENT_CORE_GROUP_SHIFT (0U)
/*! COHERENT_CORE_GROUP - COHERENT_CORE_GROUP */
#define GPU_REGISTERS_MEM_FEATURES_COHERENT_CORE_GROUP(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEM_FEATURES_COHERENT_CORE_GROUP_SHIFT)) & GPU_REGISTERS_MEM_FEATURES_COHERENT_CORE_GROUP_MASK)

#define GPU_REGISTERS_MEM_FEATURES_COHERENT_SUPER_GROUP_MASK (0x2U)
#define GPU_REGISTERS_MEM_FEATURES_COHERENT_SUPER_GROUP_SHIFT (1U)
/*! COHERENT_SUPER_GROUP - COHERENT_SUPER_GROUP */
#define GPU_REGISTERS_MEM_FEATURES_COHERENT_SUPER_GROUP(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEM_FEATURES_COHERENT_SUPER_GROUP_SHIFT)) & GPU_REGISTERS_MEM_FEATURES_COHERENT_SUPER_GROUP_MASK)

#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit2_width6_MASK (0xFCU)
#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit2_width6_SHIFT (2U)
/*! reserved_word0_bit2_width6 - reserved_word0_bit2_width6 */
#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit2_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit2_width6_SHIFT)) & GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit2_width6_MASK)

#define GPU_REGISTERS_MEM_FEATURES_L2_SLICES_MASK (0xF00U)
#define GPU_REGISTERS_MEM_FEATURES_L2_SLICES_SHIFT (8U)
/*! L2_SLICES - L2_SLICES */
#define GPU_REGISTERS_MEM_FEATURES_L2_SLICES(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEM_FEATURES_L2_SLICES_SHIFT)) & GPU_REGISTERS_MEM_FEATURES_L2_SLICES_MASK)

#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit12_width20_MASK (0xFFFFF000U)
#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit12_width20_SHIFT (12U)
/*! reserved_word0_bit12_width20 - reserved_word0_bit12_width20 */
#define GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit12_width20(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit12_width20_SHIFT)) & GPU_REGISTERS_MEM_FEATURES_reserved_word0_bit12_width20_MASK)
/*! @} */

/*! @name MMU_FEATURES - MMU_FEATURES */
/*! @{ */

#define GPU_REGISTERS_MMU_FEATURES_VA_BITS_MASK  (0xFFU)
#define GPU_REGISTERS_MMU_FEATURES_VA_BITS_SHIFT (0U)
/*! VA_BITS - VA_BITS */
#define GPU_REGISTERS_MMU_FEATURES_VA_BITS(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MMU_FEATURES_VA_BITS_SHIFT)) & GPU_REGISTERS_MMU_FEATURES_VA_BITS_MASK)

#define GPU_REGISTERS_MMU_FEATURES_PA_BITS_MASK  (0xFF00U)
#define GPU_REGISTERS_MMU_FEATURES_PA_BITS_SHIFT (8U)
/*! PA_BITS - PA_BITS */
#define GPU_REGISTERS_MMU_FEATURES_PA_BITS(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MMU_FEATURES_PA_BITS_SHIFT)) & GPU_REGISTERS_MMU_FEATURES_PA_BITS_MASK)

#define GPU_REGISTERS_MMU_FEATURES_reserved_word0_bit16_width16_MASK (0xFFFF0000U)
#define GPU_REGISTERS_MMU_FEATURES_reserved_word0_bit16_width16_SHIFT (16U)
/*! reserved_word0_bit16_width16 - reserved_word0_bit16_width16 */
#define GPU_REGISTERS_MMU_FEATURES_reserved_word0_bit16_width16(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MMU_FEATURES_reserved_word0_bit16_width16_SHIFT)) & GPU_REGISTERS_MMU_FEATURES_reserved_word0_bit16_width16_MASK)
/*! @} */

/*! @name AS_PRESENT - AS_PRESENT */
/*! @{ */

#define GPU_REGISTERS_AS_PRESENT_present_MASK    (0xFFFFFFFFU)
#define GPU_REGISTERS_AS_PRESENT_present_SHIFT   (0U)
/*! present - present */
#define GPU_REGISTERS_AS_PRESENT_present(x)      (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_AS_PRESENT_present_SHIFT)) & GPU_REGISTERS_AS_PRESENT_present_MASK)
/*! @} */

/*! @name CSF_ID - CSF_ID */
/*! @{ */

#define GPU_REGISTERS_CSF_ID_MCU_REV_MASK        (0xFU)
#define GPU_REGISTERS_CSF_ID_MCU_REV_SHIFT       (0U)
/*! MCU_REV - MCU_REV */
#define GPU_REGISTERS_CSF_ID_MCU_REV(x)          (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_MCU_REV_SHIFT)) & GPU_REGISTERS_CSF_ID_MCU_REV_MASK)

#define GPU_REGISTERS_CSF_ID_MCU_MINOR_MASK      (0x3F0U)
#define GPU_REGISTERS_CSF_ID_MCU_MINOR_SHIFT     (4U)
/*! MCU_MINOR - MCU_MINOR */
#define GPU_REGISTERS_CSF_ID_MCU_MINOR(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_MCU_MINOR_SHIFT)) & GPU_REGISTERS_CSF_ID_MCU_MINOR_MASK)

#define GPU_REGISTERS_CSF_ID_MCU_MAJOR_MASK      (0xFC00U)
#define GPU_REGISTERS_CSF_ID_MCU_MAJOR_SHIFT     (10U)
/*! MCU_MAJOR - MCU_MAJOR */
#define GPU_REGISTERS_CSF_ID_MCU_MAJOR(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_MCU_MAJOR_SHIFT)) & GPU_REGISTERS_CSF_ID_MCU_MAJOR_MASK)

#define GPU_REGISTERS_CSF_ID_CSHW_REV_MASK       (0xF0000U)
#define GPU_REGISTERS_CSF_ID_CSHW_REV_SHIFT      (16U)
/*! CSHW_REV - CSHW_REV */
#define GPU_REGISTERS_CSF_ID_CSHW_REV(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_CSHW_REV_SHIFT)) & GPU_REGISTERS_CSF_ID_CSHW_REV_MASK)

#define GPU_REGISTERS_CSF_ID_CSHW_MINOR_MASK     (0x3F00000U)
#define GPU_REGISTERS_CSF_ID_CSHW_MINOR_SHIFT    (20U)
/*! CSHW_MINOR - CSHW_MINOR */
#define GPU_REGISTERS_CSF_ID_CSHW_MINOR(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_CSHW_MINOR_SHIFT)) & GPU_REGISTERS_CSF_ID_CSHW_MINOR_MASK)

#define GPU_REGISTERS_CSF_ID_CSHW_MAJOR_MASK     (0xFC000000U)
#define GPU_REGISTERS_CSF_ID_CSHW_MAJOR_SHIFT    (26U)
/*! CSHW_MAJOR - CSHW_MAJOR */
#define GPU_REGISTERS_CSF_ID_CSHW_MAJOR(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CSF_ID_CSHW_MAJOR_SHIFT)) & GPU_REGISTERS_CSF_ID_CSHW_MAJOR_MASK)
/*! @} */

/*! @name GPU_IRQ_RAWSTAT - GPU_IRQ_RAWSTAT */
/*! @{ */

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_FAULT_MASK (0x1U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_FAULT_SHIFT (0U)
/*! GPU_FAULT - GPU_FAULT */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_PROTECTED_FAULT_MASK (0x2U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_PROTECTED_FAULT_SHIFT (1U)
/*! GPU_PROTECTED_FAULT - GPU_PROTECTED_FAULT */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_PROTECTED_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_PROTECTED_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_GPU_PROTECTED_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit2_width6_MASK (0xFCU)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit2_width6_SHIFT (2U)
/*! reserved_word0_bit2_width6 - reserved_word0_bit2_width6 */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit2_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit2_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit2_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_RESET_COMPLETED_MASK (0x100U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_RESET_COMPLETED_SHIFT (8U)
/*! RESET_COMPLETED - RESET_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_RESET_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_RESET_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_RESET_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_SINGLE_MASK (0x200U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_SINGLE_SHIFT (9U)
/*! POWER_CHANGED_SINGLE - POWER_CHANGED_SINGLE */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_SINGLE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_SINGLE_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_SINGLE_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_ALL_MASK (0x400U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_ALL_SHIFT (10U)
/*! POWER_CHANGED_ALL - POWER_CHANGED_ALL */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_ALL(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_ALL_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_POWER_CHANGED_ALL_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit11_width6_MASK (0x1F800U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit11_width6_SHIFT (11U)
/*! reserved_word0_bit11_width6 - reserved_word0_bit11_width6 */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit11_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit11_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit11_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_CLEAN_CACHES_COMPLETED_MASK (0x20000U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_CLEAN_CACHES_COMPLETED_SHIFT (17U)
/*! CLEAN_CACHES_COMPLETED - CLEAN_CACHES_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_CLEAN_CACHES_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_CLEAN_CACHES_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_CLEAN_CACHES_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_DOORBELL_MIRROR_MASK (0x40000U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_DOORBELL_MIRROR_SHIFT (18U)
/*! DOORBELL_MIRROR - DOORBELL_MIRROR */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_DOORBELL_MIRROR(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_DOORBELL_MIRROR_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_DOORBELL_MIRROR_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_MCU_STATUS_MASK (0x80000U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_MCU_STATUS_SHIFT (19U)
/*! MCU_STATUS - MCU_STATUS */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_MCU_STATUS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_MCU_STATUS_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_MCU_STATUS_MASK)

#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit20_width12_MASK (0xFFF00000U)
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit20_width12_SHIFT (20U)
/*! reserved_word0_bit20_width12 - reserved_word0_bit20_width12 */
#define GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit20_width12(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit20_width12_SHIFT)) & GPU_REGISTERS_GPU_IRQ_RAWSTAT_reserved_word0_bit20_width12_MASK)
/*! @} */

/*! @name GPU_IRQ_CLEAR - GPU_IRQ_CLEAR */
/*! @{ */

#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_FAULT_MASK (0x1U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_FAULT_SHIFT (0U)
/*! GPU_FAULT - GPU_FAULT */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_PROTECTED_FAULT_MASK (0x2U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_PROTECTED_FAULT_SHIFT (1U)
/*! GPU_PROTECTED_FAULT - GPU_PROTECTED_FAULT */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_PROTECTED_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_PROTECTED_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_GPU_PROTECTED_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit2_width6_MASK (0xFCU)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit2_width6_SHIFT (2U)
/*! reserved_word0_bit2_width6 - reserved_word0_bit2_width6 */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit2_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit2_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit2_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_RESET_COMPLETED_MASK (0x100U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_RESET_COMPLETED_SHIFT (8U)
/*! RESET_COMPLETED - RESET_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_RESET_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_RESET_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_RESET_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_SINGLE_MASK (0x200U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_SINGLE_SHIFT (9U)
/*! POWER_CHANGED_SINGLE - POWER_CHANGED_SINGLE */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_SINGLE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_SINGLE_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_SINGLE_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_ALL_MASK (0x400U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_ALL_SHIFT (10U)
/*! POWER_CHANGED_ALL - POWER_CHANGED_ALL */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_ALL(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_ALL_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_POWER_CHANGED_ALL_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit11_width6_MASK (0x1F800U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit11_width6_SHIFT (11U)
/*! reserved_word0_bit11_width6 - reserved_word0_bit11_width6 */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit11_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit11_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit11_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_CLEAN_CACHES_COMPLETED_MASK (0x20000U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_CLEAN_CACHES_COMPLETED_SHIFT (17U)
/*! CLEAN_CACHES_COMPLETED - CLEAN_CACHES_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_CLEAN_CACHES_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_CLEAN_CACHES_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_CLEAN_CACHES_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit18_width1_MASK (0x40000U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit18_width1_SHIFT (18U)
/*! reserved_word0_bit18_width1 - reserved_word0_bit18_width1 */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit18_width1(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit18_width1_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit18_width1_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_MCU_STATUS_MASK (0x80000U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_MCU_STATUS_SHIFT (19U)
/*! MCU_STATUS - MCU_STATUS */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_MCU_STATUS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_MCU_STATUS_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_MCU_STATUS_MASK)

#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit20_width12_MASK (0xFFF00000U)
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit20_width12_SHIFT (20U)
/*! reserved_word0_bit20_width12 - reserved_word0_bit20_width12 */
#define GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit20_width12(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit20_width12_SHIFT)) & GPU_REGISTERS_GPU_IRQ_CLEAR_reserved_word0_bit20_width12_MASK)
/*! @} */

/*! @name GPU_IRQ_MASK - GPU_IRQ_MASK */
/*! @{ */

#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_FAULT_MASK (0x1U)
#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_FAULT_SHIFT (0U)
/*! GPU_FAULT - GPU_FAULT */
#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_FAULT(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_GPU_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_GPU_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_PROTECTED_FAULT_MASK (0x2U)
#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_PROTECTED_FAULT_SHIFT (1U)
/*! GPU_PROTECTED_FAULT - GPU_PROTECTED_FAULT */
#define GPU_REGISTERS_GPU_IRQ_MASK_GPU_PROTECTED_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_GPU_PROTECTED_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_GPU_PROTECTED_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit2_width6_MASK (0xFCU)
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit2_width6_SHIFT (2U)
/*! reserved_word0_bit2_width6 - reserved_word0_bit2_width6 */
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit2_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit2_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit2_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_RESET_COMPLETED_MASK (0x100U)
#define GPU_REGISTERS_GPU_IRQ_MASK_RESET_COMPLETED_SHIFT (8U)
/*! RESET_COMPLETED - RESET_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_MASK_RESET_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_RESET_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_RESET_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_SINGLE_MASK (0x200U)
#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_SINGLE_SHIFT (9U)
/*! POWER_CHANGED_SINGLE - POWER_CHANGED_SINGLE */
#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_SINGLE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_SINGLE_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_SINGLE_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_ALL_MASK (0x400U)
#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_ALL_SHIFT (10U)
/*! POWER_CHANGED_ALL - POWER_CHANGED_ALL */
#define GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_ALL(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_ALL_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_POWER_CHANGED_ALL_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit11_width6_MASK (0x1F800U)
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit11_width6_SHIFT (11U)
/*! reserved_word0_bit11_width6 - reserved_word0_bit11_width6 */
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit11_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit11_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit11_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_CLEAN_CACHES_COMPLETED_MASK (0x20000U)
#define GPU_REGISTERS_GPU_IRQ_MASK_CLEAN_CACHES_COMPLETED_SHIFT (17U)
/*! CLEAN_CACHES_COMPLETED - CLEAN_CACHES_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_MASK_CLEAN_CACHES_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_CLEAN_CACHES_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_CLEAN_CACHES_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_DOORBELL_MIRROR_MASK (0x40000U)
#define GPU_REGISTERS_GPU_IRQ_MASK_DOORBELL_MIRROR_SHIFT (18U)
/*! DOORBELL_MIRROR - DOORBELL_MIRROR */
#define GPU_REGISTERS_GPU_IRQ_MASK_DOORBELL_MIRROR(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_DOORBELL_MIRROR_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_DOORBELL_MIRROR_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_MCU_STATUS_MASK (0x80000U)
#define GPU_REGISTERS_GPU_IRQ_MASK_MCU_STATUS_SHIFT (19U)
/*! MCU_STATUS - MCU_STATUS */
#define GPU_REGISTERS_GPU_IRQ_MASK_MCU_STATUS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_MCU_STATUS_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_MCU_STATUS_MASK)

#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit20_width12_MASK (0xFFF00000U)
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit20_width12_SHIFT (20U)
/*! reserved_word0_bit20_width12 - reserved_word0_bit20_width12 */
#define GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit20_width12(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit20_width12_SHIFT)) & GPU_REGISTERS_GPU_IRQ_MASK_reserved_word0_bit20_width12_MASK)
/*! @} */

/*! @name GPU_IRQ_STATUS - GPU_IRQ_STATUS */
/*! @{ */

#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_FAULT_MASK (0x1U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_FAULT_SHIFT (0U)
/*! GPU_FAULT - GPU_FAULT */
#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_GPU_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_GPU_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_PROTECTED_FAULT_MASK (0x2U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_PROTECTED_FAULT_SHIFT (1U)
/*! GPU_PROTECTED_FAULT - GPU_PROTECTED_FAULT */
#define GPU_REGISTERS_GPU_IRQ_STATUS_GPU_PROTECTED_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_GPU_PROTECTED_FAULT_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_GPU_PROTECTED_FAULT_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit2_width6_MASK (0xFCU)
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit2_width6_SHIFT (2U)
/*! reserved_word0_bit2_width6 - reserved_word0_bit2_width6 */
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit2_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit2_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit2_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_RESET_COMPLETED_MASK (0x100U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_RESET_COMPLETED_SHIFT (8U)
/*! RESET_COMPLETED - RESET_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_STATUS_RESET_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_RESET_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_RESET_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_SINGLE_MASK (0x200U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_SINGLE_SHIFT (9U)
/*! POWER_CHANGED_SINGLE - POWER_CHANGED_SINGLE */
#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_SINGLE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_SINGLE_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_SINGLE_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_ALL_MASK (0x400U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_ALL_SHIFT (10U)
/*! POWER_CHANGED_ALL - POWER_CHANGED_ALL */
#define GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_ALL(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_ALL_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_POWER_CHANGED_ALL_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit11_width6_MASK (0x1F800U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit11_width6_SHIFT (11U)
/*! reserved_word0_bit11_width6 - reserved_word0_bit11_width6 */
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit11_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit11_width6_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit11_width6_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_CLEAN_CACHES_COMPLETED_MASK (0x20000U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_CLEAN_CACHES_COMPLETED_SHIFT (17U)
/*! CLEAN_CACHES_COMPLETED - CLEAN_CACHES_COMPLETED */
#define GPU_REGISTERS_GPU_IRQ_STATUS_CLEAN_CACHES_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_CLEAN_CACHES_COMPLETED_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_CLEAN_CACHES_COMPLETED_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_DOORBELL_MIRROR_MASK (0x40000U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_DOORBELL_MIRROR_SHIFT (18U)
/*! DOORBELL_MIRROR - DOORBELL_MIRROR */
#define GPU_REGISTERS_GPU_IRQ_STATUS_DOORBELL_MIRROR(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_DOORBELL_MIRROR_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_DOORBELL_MIRROR_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_MCU_STATUS_MASK (0x80000U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_MCU_STATUS_SHIFT (19U)
/*! MCU_STATUS - MCU_STATUS */
#define GPU_REGISTERS_GPU_IRQ_STATUS_MCU_STATUS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_MCU_STATUS_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_MCU_STATUS_MASK)

#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit20_width12_MASK (0xFFF00000U)
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit20_width12_SHIFT (20U)
/*! reserved_word0_bit20_width12 - reserved_word0_bit20_width12 */
#define GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit20_width12(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit20_width12_SHIFT)) & GPU_REGISTERS_GPU_IRQ_STATUS_reserved_word0_bit20_width12_MASK)
/*! @} */

/*! @name GPU_COMMAND - GPU_COMMAND */
/*! @{ */

#define GPU_REGISTERS_GPU_COMMAND_command_MASK   (0xFFU)
#define GPU_REGISTERS_GPU_COMMAND_command_SHIFT  (0U)
/*! command - command
 *  0b00000000..
 *  0b00000001..
 *  0b00000100..
 *  0b00000111..
 */
#define GPU_REGISTERS_GPU_COMMAND_command(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_COMMAND_command_SHIFT)) & GPU_REGISTERS_GPU_COMMAND_command_MASK)

#define GPU_REGISTERS_GPU_COMMAND_payload_MASK   (0xFFFFFF00U)
#define GPU_REGISTERS_GPU_COMMAND_payload_SHIFT  (8U)
/*! payload - payload */
#define GPU_REGISTERS_GPU_COMMAND_payload(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_COMMAND_payload_SHIFT)) & GPU_REGISTERS_GPU_COMMAND_payload_MASK)
/*! @} */

/*! @name GPU_STATUS - GPU_STATUS */
/*! @{ */

#define GPU_REGISTERS_GPU_STATUS_GPU_ACTIVE_MASK (0x1U)
#define GPU_REGISTERS_GPU_STATUS_GPU_ACTIVE_SHIFT (0U)
/*! GPU_ACTIVE - GPU_ACTIVE */
#define GPU_REGISTERS_GPU_STATUS_GPU_ACTIVE(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_GPU_ACTIVE_SHIFT)) & GPU_REGISTERS_GPU_STATUS_GPU_ACTIVE_MASK)

#define GPU_REGISTERS_GPU_STATUS_PWR_ACTIVE_MASK (0x2U)
#define GPU_REGISTERS_GPU_STATUS_PWR_ACTIVE_SHIFT (1U)
/*! PWR_ACTIVE - PWR_ACTIVE */
#define GPU_REGISTERS_GPU_STATUS_PWR_ACTIVE(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_PWR_ACTIVE_SHIFT)) & GPU_REGISTERS_GPU_STATUS_PWR_ACTIVE_MASK)

#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit2_width2_MASK (0xCU)
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit2_width2_SHIFT (2U)
/*! reserved_word0_bit2_width2 - reserved_word0_bit2_width2 */
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit2_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_reserved_word0_bit2_width2_SHIFT)) & GPU_REGISTERS_GPU_STATUS_reserved_word0_bit2_width2_MASK)

#define GPU_REGISTERS_GPU_STATUS_PAGE_FAULT_MASK (0x10U)
#define GPU_REGISTERS_GPU_STATUS_PAGE_FAULT_SHIFT (4U)
/*! PAGE_FAULT - PAGE_FAULT */
#define GPU_REGISTERS_GPU_STATUS_PAGE_FAULT(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_PAGE_FAULT_SHIFT)) & GPU_REGISTERS_GPU_STATUS_PAGE_FAULT_MASK)

#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit5_width2_MASK (0x60U)
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit5_width2_SHIFT (5U)
/*! reserved_word0_bit5_width2 - reserved_word0_bit5_width2 */
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit5_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_reserved_word0_bit5_width2_SHIFT)) & GPU_REGISTERS_GPU_STATUS_reserved_word0_bit5_width2_MASK)

#define GPU_REGISTERS_GPU_STATUS_PROTECTED_MODE_ACTIVE_MASK (0x80U)
#define GPU_REGISTERS_GPU_STATUS_PROTECTED_MODE_ACTIVE_SHIFT (7U)
/*! PROTECTED_MODE_ACTIVE - PROTECTED_MODE_ACTIVE */
#define GPU_REGISTERS_GPU_STATUS_PROTECTED_MODE_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_PROTECTED_MODE_ACTIVE_SHIFT)) & GPU_REGISTERS_GPU_STATUS_PROTECTED_MODE_ACTIVE_MASK)

#define GPU_REGISTERS_GPU_STATUS_GPU_DBG_ENABLED_MASK (0x100U)
#define GPU_REGISTERS_GPU_STATUS_GPU_DBG_ENABLED_SHIFT (8U)
/*! GPU_DBG_ENABLED - GPU_DBG_ENABLED */
#define GPU_REGISTERS_GPU_STATUS_GPU_DBG_ENABLED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_GPU_DBG_ENABLED_SHIFT)) & GPU_REGISTERS_GPU_STATUS_GPU_DBG_ENABLED_MASK)

#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit9_width22_MASK (0x7FFFFE00U)
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit9_width22_SHIFT (9U)
/*! reserved_word0_bit9_width22 - reserved_word0_bit9_width22 */
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit9_width22(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_reserved_word0_bit9_width22_SHIFT)) & GPU_REGISTERS_GPU_STATUS_reserved_word0_bit9_width22_MASK)

#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit31_width1_MASK (0x80000000U)
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit31_width1_SHIFT (31U)
/*! reserved_word0_bit31_width1 - reserved_word0_bit31_width1 */
#define GPU_REGISTERS_GPU_STATUS_reserved_word0_bit31_width1(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_STATUS_reserved_word0_bit31_width1_SHIFT)) & GPU_REGISTERS_GPU_STATUS_reserved_word0_bit31_width1_MASK)
/*! @} */

/*! @name GPU_FAULTSTATUS - GPU_FAULTSTATUS */
/*! @{ */

#define GPU_REGISTERS_GPU_FAULTSTATUS_EXCEPTION_TYPE_MASK (0xFFU)
#define GPU_REGISTERS_GPU_FAULTSTATUS_EXCEPTION_TYPE_SHIFT (0U)
/*! EXCEPTION_TYPE - EXCEPTION_TYPE
 *  0b00000000..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00001000..
 *  0b00001111..
 *  0b01000000..
 *  0b01000100..
 *  0b01001000..
 *  0b01001001..
 *  0b01001010..
 *  0b01001011..
 *  0b01010000..
 *  0b01010001..
 *  0b01010101..
 *  0b01011000..
 *  0b01011001..
 *  0b01011010..
 *  0b01011011..
 *  0b01100000..
 *  0b01101000..
 *  0b01101001..
 *  0b01110000..
 *  0b01110001..
 *  0b01110010..
 *  0b01110011..
 *  0b01110100..
 *  0b01110101..
 *  0b01110110..
 *  0b01110111..
 *  0b01111000..
 *  0b01111001..
 *  0b01111010..
 *  0b01111011..
 *  0b01111100..
 *  0b01111101..
 *  0b01111110..
 *  0b01111111..
 *  0b10000000..
 *  0b10001000..
 *  0b10001001..
 *  0b10001010..
 *  0b11000000..
 *  0b11000001..
 *  0b11000010..
 *  0b11000011..
 *  0b11000100..
 *  0b11001000..
 *  0b11001001..
 *  0b11001010..
 *  0b11001011..
 *  0b11011001..
 *  0b11011010..
 *  0b11011011..
 *  0b11100000..
 *  0b11100100..
 *  0b11100101..
 *  0b11100110..
 *  0b11100111..
 *  0b11101000..
 *  0b11101001..
 *  0b11101010..
 *  0b11101011..
 */
#define GPU_REGISTERS_GPU_FAULTSTATUS_EXCEPTION_TYPE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_EXCEPTION_TYPE_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_EXCEPTION_TYPE_MASK)

#define GPU_REGISTERS_GPU_FAULTSTATUS_ACCESS_TYPE_MASK (0x300U)
#define GPU_REGISTERS_GPU_FAULTSTATUS_ACCESS_TYPE_SHIFT (8U)
/*! ACCESS_TYPE - ACCESS_TYPE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_GPU_FAULTSTATUS_ACCESS_TYPE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_ACCESS_TYPE_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_ACCESS_TYPE_MASK)

#define GPU_REGISTERS_GPU_FAULTSTATUS_ADDRESS_VALID_MASK (0x400U)
#define GPU_REGISTERS_GPU_FAULTSTATUS_ADDRESS_VALID_SHIFT (10U)
/*! ADDRESS_VALID - ADDRESS_VALID */
#define GPU_REGISTERS_GPU_FAULTSTATUS_ADDRESS_VALID(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_ADDRESS_VALID_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_ADDRESS_VALID_MASK)

#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID_VALID_MASK (0x800U)
#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID_VALID_SHIFT (11U)
/*! JASID_VALID - JASID_VALID */
#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID_VALID(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_JASID_VALID_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_JASID_VALID_MASK)

#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID_MASK (0xF000U)
#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID_SHIFT (12U)
/*! JASID - JASID */
#define GPU_REGISTERS_GPU_FAULTSTATUS_JASID(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_JASID_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_JASID_MASK)

#define GPU_REGISTERS_GPU_FAULTSTATUS_SOURCE_ID_MASK (0xFFFF0000U)
#define GPU_REGISTERS_GPU_FAULTSTATUS_SOURCE_ID_SHIFT (16U)
/*! SOURCE_ID - SOURCE_ID */
#define GPU_REGISTERS_GPU_FAULTSTATUS_SOURCE_ID(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTSTATUS_SOURCE_ID_SHIFT)) & GPU_REGISTERS_GPU_FAULTSTATUS_SOURCE_ID_MASK)
/*! @} */

/*! @name GPU_FAULTADDRESS_LO - GPU_FAULTADDRESS_LO */
/*! @{ */

#define GPU_REGISTERS_GPU_FAULTADDRESS_LO_pointer_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_GPU_FAULTADDRESS_LO_pointer_SHIFT (0U)
/*! pointer - pointer */
#define GPU_REGISTERS_GPU_FAULTADDRESS_LO_pointer(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTADDRESS_LO_pointer_SHIFT)) & GPU_REGISTERS_GPU_FAULTADDRESS_LO_pointer_MASK)
/*! @} */

/*! @name GPU_FAULTADDRESS_HI - GPU_FAULTADDRESS_HI */
/*! @{ */

#define GPU_REGISTERS_GPU_FAULTADDRESS_HI_pointer_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_GPU_FAULTADDRESS_HI_pointer_SHIFT (0U)
/*! pointer - pointer */
#define GPU_REGISTERS_GPU_FAULTADDRESS_HI_pointer(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_GPU_FAULTADDRESS_HI_pointer_SHIFT)) & GPU_REGISTERS_GPU_FAULTADDRESS_HI_pointer_MASK)
/*! @} */

/*! @name L2_CONFIG - L2_CONFIG */
/*! @{ */

#define GPU_REGISTERS_L2_CONFIG_reserved_word0_bit0_width16_MASK (0xFFFFU)
#define GPU_REGISTERS_L2_CONFIG_reserved_word0_bit0_width16_SHIFT (0U)
/*! reserved_word0_bit0_width16 - reserved_word0_bit0_width16 */
#define GPU_REGISTERS_L2_CONFIG_reserved_word0_bit0_width16(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_CONFIG_reserved_word0_bit0_width16_SHIFT)) & GPU_REGISTERS_L2_CONFIG_reserved_word0_bit0_width16_MASK)

#define GPU_REGISTERS_L2_CONFIG_CACHE_SIZE_MASK  (0xFF0000U)
#define GPU_REGISTERS_L2_CONFIG_CACHE_SIZE_SHIFT (16U)
/*! CACHE_SIZE - CACHE_SIZE */
#define GPU_REGISTERS_L2_CONFIG_CACHE_SIZE(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_CONFIG_CACHE_SIZE_SHIFT)) & GPU_REGISTERS_L2_CONFIG_CACHE_SIZE_MASK)

#define GPU_REGISTERS_L2_CONFIG_HASH_FUNCTION_MASK (0xFF000000U)
#define GPU_REGISTERS_L2_CONFIG_HASH_FUNCTION_SHIFT (24U)
/*! HASH_FUNCTION - HASH_FUNCTION */
#define GPU_REGISTERS_L2_CONFIG_HASH_FUNCTION(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_CONFIG_HASH_FUNCTION_SHIFT)) & GPU_REGISTERS_L2_CONFIG_HASH_FUNCTION_MASK)
/*! @} */

/*! @name PWR_KEY - PWR_KEY */
/*! @{ */

#define GPU_REGISTERS_PWR_KEY_key_MASK           (0xFFFFFFFFU)
#define GPU_REGISTERS_PWR_KEY_key_SHIFT          (0U)
/*! key - key */
#define GPU_REGISTERS_PWR_KEY_key(x)             (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_KEY_key_SHIFT)) & GPU_REGISTERS_PWR_KEY_key_MASK)
/*! @} */

/*! @name PWR_OVERRIDE0 - PWR_OVERRIDE0 */
/*! @{ */

#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_OVERRIDE_MASK (0x3U)
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_OVERRIDE_SHIFT (0U)
/*! PWRUP_OVERRIDE - PWRUP_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_OVERRIDE_MASK (0xCU)
#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_OVERRIDE_SHIFT (2U)
/*! ISOLATE_OVERRIDE - ISOLATE_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_RESET_OVERRIDE_MASK (0x30U)
#define GPU_REGISTERS_PWR_OVERRIDE0_RESET_OVERRIDE_SHIFT (4U)
/*! RESET_OVERRIDE - RESET_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_RESET_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_RESET_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_RESET_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit6_width2_MASK (0xC0U)
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit6_width2_SHIFT (6U)
/*! reserved_word0_bit6_width2 - reserved_word0_bit6_width2 */
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit6_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit6_width2_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit6_width2_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_ACK_OVERRIDE_MASK (0x300U)
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_ACK_OVERRIDE_SHIFT (8U)
/*! PWRUP_ACK_OVERRIDE - PWRUP_ACK_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_ACK_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_ACK_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_PWRUP_ACK_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_ACK_OVERRIDE_MASK (0xC00U)
#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_ACK_OVERRIDE_SHIFT (10U)
/*! ISOLATE_ACK_OVERRIDE - ISOLATE_ACK_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_ACK_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_ACK_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_ISOLATE_ACK_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_OVERRIDE_MASK (0x3000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_OVERRIDE_SHIFT (12U)
/*! FUNC_ISO_OVERRIDE - FUNC_ISO_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_ACK_OVERRIDE_MASK (0xC000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_ACK_OVERRIDE_SHIFT (14U)
/*! FUNC_ISO_ACK_OVERRIDE - FUNC_ISO_ACK_OVERRIDE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_ACK_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_ACK_OVERRIDE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_FUNC_ISO_ACK_OVERRIDE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_PWRTRANS_LIMIT_MASK (0x3F0000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRTRANS_LIMIT_SHIFT (16U)
/*! PWRTRANS_LIMIT - PWRTRANS_LIMIT */
#define GPU_REGISTERS_PWR_OVERRIDE0_PWRTRANS_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_PWRTRANS_LIMIT_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_PWRTRANS_LIMIT_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit22_width1_MASK (0x400000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit22_width1_SHIFT (22U)
/*! reserved_word0_bit22_width1 - reserved_word0_bit22_width1 */
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit22_width1(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit22_width1_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit22_width1_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_ENABLE_MASK (0x800000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_ENABLE_SHIFT (23U)
/*! THROTTLE_ENABLE - THROTTLE_ENABLE */
#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_ENABLE_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_ENABLE_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_LIMIT_MASK (0x3F000000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_LIMIT_SHIFT (24U)
/*! THROTTLE_LIMIT - THROTTLE_LIMIT */
#define GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_LIMIT_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_THROTTLE_LIMIT_MASK)

#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit30_width2_MASK (0xC0000000U)
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit30_width2_SHIFT (30U)
/*! reserved_word0_bit30_width2 - reserved_word0_bit30_width2 */
#define GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit30_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit30_width2_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE0_reserved_word0_bit30_width2_MASK)
/*! @} */

/*! @name PWR_OVERRIDE1 - PWR_OVERRIDE1 */
/*! @{ */

#define GPU_REGISTERS_PWR_OVERRIDE1_PWRTRANS_VENDOR_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_PWR_OVERRIDE1_PWRTRANS_VENDOR_SHIFT (0U)
/*! PWRTRANS_VENDOR - PWRTRANS_VENDOR */
#define GPU_REGISTERS_PWR_OVERRIDE1_PWRTRANS_VENDOR(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_PWR_OVERRIDE1_PWRTRANS_VENDOR_SHIFT)) & GPU_REGISTERS_PWR_OVERRIDE1_PWRTRANS_VENDOR_MASK)
/*! @} */

/*! @name TIMESTAMP_OFFSET_LO - TIMESTAMP_OFFSET_LO */
/*! @{ */

#define GPU_REGISTERS_TIMESTAMP_OFFSET_LO_offset_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TIMESTAMP_OFFSET_LO_offset_SHIFT (0U)
/*! offset - offset */
#define GPU_REGISTERS_TIMESTAMP_OFFSET_LO_offset(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TIMESTAMP_OFFSET_LO_offset_SHIFT)) & GPU_REGISTERS_TIMESTAMP_OFFSET_LO_offset_MASK)
/*! @} */

/*! @name TIMESTAMP_OFFSET_HI - TIMESTAMP_OFFSET_HI */
/*! @{ */

#define GPU_REGISTERS_TIMESTAMP_OFFSET_HI_offset_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TIMESTAMP_OFFSET_HI_offset_SHIFT (0U)
/*! offset - offset */
#define GPU_REGISTERS_TIMESTAMP_OFFSET_HI_offset(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TIMESTAMP_OFFSET_HI_offset_SHIFT)) & GPU_REGISTERS_TIMESTAMP_OFFSET_HI_offset_MASK)
/*! @} */

/*! @name CYCLE_COUNT_LO - CYCLE_COUNT_LO */
/*! @{ */

#define GPU_REGISTERS_CYCLE_COUNT_LO_count_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_CYCLE_COUNT_LO_count_SHIFT (0U)
/*! count - count */
#define GPU_REGISTERS_CYCLE_COUNT_LO_count(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CYCLE_COUNT_LO_count_SHIFT)) & GPU_REGISTERS_CYCLE_COUNT_LO_count_MASK)
/*! @} */

/*! @name CYCLE_COUNT_HI - CYCLE_COUNT_HI */
/*! @{ */

#define GPU_REGISTERS_CYCLE_COUNT_HI_count_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_CYCLE_COUNT_HI_count_SHIFT (0U)
/*! count - count */
#define GPU_REGISTERS_CYCLE_COUNT_HI_count(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_CYCLE_COUNT_HI_count_SHIFT)) & GPU_REGISTERS_CYCLE_COUNT_HI_count_MASK)
/*! @} */

/*! @name TIMESTAMP_LO - TIMESTAMP_LO */
/*! @{ */

#define GPU_REGISTERS_TIMESTAMP_LO_timestamp_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TIMESTAMP_LO_timestamp_SHIFT (0U)
/*! timestamp - timestamp */
#define GPU_REGISTERS_TIMESTAMP_LO_timestamp(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TIMESTAMP_LO_timestamp_SHIFT)) & GPU_REGISTERS_TIMESTAMP_LO_timestamp_MASK)
/*! @} */

/*! @name TIMESTAMP_HI - TIMESTAMP_HI */
/*! @{ */

#define GPU_REGISTERS_TIMESTAMP_HI_timestamp_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TIMESTAMP_HI_timestamp_SHIFT (0U)
/*! timestamp - timestamp */
#define GPU_REGISTERS_TIMESTAMP_HI_timestamp(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TIMESTAMP_HI_timestamp_SHIFT)) & GPU_REGISTERS_TIMESTAMP_HI_timestamp_MASK)
/*! @} */

/*! @name THREAD_MAX_THREADS - THREAD_MAX_THREADS */
/*! @{ */

#define GPU_REGISTERS_THREAD_MAX_THREADS_threads_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_THREAD_MAX_THREADS_threads_SHIFT (0U)
/*! threads - threads */
#define GPU_REGISTERS_THREAD_MAX_THREADS_threads(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_MAX_THREADS_threads_SHIFT)) & GPU_REGISTERS_THREAD_MAX_THREADS_threads_MASK)
/*! @} */

/*! @name THREAD_MAX_WORKGROUP_SIZE - THREAD_MAX_WORKGROUP_SIZE */
/*! @{ */

#define GPU_REGISTERS_THREAD_MAX_WORKGROUP_SIZE_threads_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_THREAD_MAX_WORKGROUP_SIZE_threads_SHIFT (0U)
/*! threads - threads */
#define GPU_REGISTERS_THREAD_MAX_WORKGROUP_SIZE_threads(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_MAX_WORKGROUP_SIZE_threads_SHIFT)) & GPU_REGISTERS_THREAD_MAX_WORKGROUP_SIZE_threads_MASK)
/*! @} */

/*! @name THREAD_MAX_BARRIER_SIZE - THREAD_MAX_BARRIER_SIZE */
/*! @{ */

#define GPU_REGISTERS_THREAD_MAX_BARRIER_SIZE_threads_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_THREAD_MAX_BARRIER_SIZE_threads_SHIFT (0U)
/*! threads - threads */
#define GPU_REGISTERS_THREAD_MAX_BARRIER_SIZE_threads(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_MAX_BARRIER_SIZE_threads_SHIFT)) & GPU_REGISTERS_THREAD_MAX_BARRIER_SIZE_threads_MASK)
/*! @} */

/*! @name THREAD_FEATURES - THREAD_FEATURES */
/*! @{ */

#define GPU_REGISTERS_THREAD_FEATURES_MAX_REGISTERS_MASK (0x3FFFFFU)
#define GPU_REGISTERS_THREAD_FEATURES_MAX_REGISTERS_SHIFT (0U)
/*! MAX_REGISTERS - MAX_REGISTERS */
#define GPU_REGISTERS_THREAD_FEATURES_MAX_REGISTERS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_FEATURES_MAX_REGISTERS_SHIFT)) & GPU_REGISTERS_THREAD_FEATURES_MAX_REGISTERS_MASK)

#define GPU_REGISTERS_THREAD_FEATURES_IMPLEMENTATION_TECHNOLOGY_MASK (0xC00000U)
#define GPU_REGISTERS_THREAD_FEATURES_IMPLEMENTATION_TECHNOLOGY_SHIFT (22U)
/*! IMPLEMENTATION_TECHNOLOGY - IMPLEMENTATION_TECHNOLOGY
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_THREAD_FEATURES_IMPLEMENTATION_TECHNOLOGY(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_FEATURES_IMPLEMENTATION_TECHNOLOGY_SHIFT)) & GPU_REGISTERS_THREAD_FEATURES_IMPLEMENTATION_TECHNOLOGY_MASK)

#define GPU_REGISTERS_THREAD_FEATURES_MAX_TASK_QUEUE_MASK (0xFF000000U)
#define GPU_REGISTERS_THREAD_FEATURES_MAX_TASK_QUEUE_SHIFT (24U)
/*! MAX_TASK_QUEUE - MAX_TASK_QUEUE */
#define GPU_REGISTERS_THREAD_FEATURES_MAX_TASK_QUEUE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_THREAD_FEATURES_MAX_TASK_QUEUE_SHIFT)) & GPU_REGISTERS_THREAD_FEATURES_MAX_TASK_QUEUE_MASK)
/*! @} */

/*! @name TEXTURE_FEATURES_0 - TEXTURE_FEATURES_0 */
/*! @{ */

#define GPU_REGISTERS_TEXTURE_FEATURES_0_format_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TEXTURE_FEATURES_0_format_SHIFT (0U)
/*! format - format */
#define GPU_REGISTERS_TEXTURE_FEATURES_0_format(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TEXTURE_FEATURES_0_format_SHIFT)) & GPU_REGISTERS_TEXTURE_FEATURES_0_format_MASK)
/*! @} */

/*! @name TEXTURE_FEATURES_1 - TEXTURE_FEATURES_1 */
/*! @{ */

#define GPU_REGISTERS_TEXTURE_FEATURES_1_reserved_word0_bit0_width32_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TEXTURE_FEATURES_1_reserved_word0_bit0_width32_SHIFT (0U)
/*! reserved_word0_bit0_width32 - reserved_word0_bit0_width32 */
#define GPU_REGISTERS_TEXTURE_FEATURES_1_reserved_word0_bit0_width32(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TEXTURE_FEATURES_1_reserved_word0_bit0_width32_SHIFT)) & GPU_REGISTERS_TEXTURE_FEATURES_1_reserved_word0_bit0_width32_MASK)
/*! @} */

/*! @name TEXTURE_FEATURES_2 - TEXTURE_FEATURES_2 */
/*! @{ */

#define GPU_REGISTERS_TEXTURE_FEATURES_2_reserved_word0_bit0_width32_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TEXTURE_FEATURES_2_reserved_word0_bit0_width32_SHIFT (0U)
/*! reserved_word0_bit0_width32 - reserved_word0_bit0_width32 */
#define GPU_REGISTERS_TEXTURE_FEATURES_2_reserved_word0_bit0_width32(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TEXTURE_FEATURES_2_reserved_word0_bit0_width32_SHIFT)) & GPU_REGISTERS_TEXTURE_FEATURES_2_reserved_word0_bit0_width32_MASK)
/*! @} */

/*! @name TEXTURE_FEATURES_3 - TEXTURE_FEATURES_3 */
/*! @{ */

#define GPU_REGISTERS_TEXTURE_FEATURES_3_reserved_word0_bit0_width32_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TEXTURE_FEATURES_3_reserved_word0_bit0_width32_SHIFT (0U)
/*! reserved_word0_bit0_width32 - reserved_word0_bit0_width32 */
#define GPU_REGISTERS_TEXTURE_FEATURES_3_reserved_word0_bit0_width32(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TEXTURE_FEATURES_3_reserved_word0_bit0_width32_SHIFT)) & GPU_REGISTERS_TEXTURE_FEATURES_3_reserved_word0_bit0_width32_MASK)
/*! @} */

/*! @name SHADER_PRESENT_LO - SHADER_PRESENT_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_PRESENT_LO_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PRESENT_LO_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_SHADER_PRESENT_LO_present(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PRESENT_LO_present_SHIFT)) & GPU_REGISTERS_SHADER_PRESENT_LO_present_MASK)
/*! @} */

/*! @name SHADER_PRESENT_HI - SHADER_PRESENT_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_PRESENT_HI_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PRESENT_HI_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_SHADER_PRESENT_HI_present(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PRESENT_HI_present_SHIFT)) & GPU_REGISTERS_SHADER_PRESENT_HI_present_MASK)
/*! @} */

/*! @name TILER_PRESENT_LO - TILER_PRESENT_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_PRESENT_LO_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PRESENT_LO_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_TILER_PRESENT_LO_present(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PRESENT_LO_present_SHIFT)) & GPU_REGISTERS_TILER_PRESENT_LO_present_MASK)
/*! @} */

/*! @name TILER_PRESENT_HI - TILER_PRESENT_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_PRESENT_HI_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PRESENT_HI_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_TILER_PRESENT_HI_present(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PRESENT_HI_present_SHIFT)) & GPU_REGISTERS_TILER_PRESENT_HI_present_MASK)
/*! @} */

/*! @name L2_PRESENT_LO - L2_PRESENT_LO */
/*! @{ */

#define GPU_REGISTERS_L2_PRESENT_LO_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PRESENT_LO_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_L2_PRESENT_LO_present(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PRESENT_LO_present_SHIFT)) & GPU_REGISTERS_L2_PRESENT_LO_present_MASK)
/*! @} */

/*! @name L2_PRESENT_HI - L2_PRESENT_HI */
/*! @{ */

#define GPU_REGISTERS_L2_PRESENT_HI_present_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PRESENT_HI_present_SHIFT (0U)
/*! present - present */
#define GPU_REGISTERS_L2_PRESENT_HI_present(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PRESENT_HI_present_SHIFT)) & GPU_REGISTERS_L2_PRESENT_HI_present_MASK)
/*! @} */

/*! @name SHADER_READY_LO - SHADER_READY_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_READY_LO_ready_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_READY_LO_ready_SHIFT (0U)
/*! ready - ready */
#define GPU_REGISTERS_SHADER_READY_LO_ready(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_READY_LO_ready_SHIFT)) & GPU_REGISTERS_SHADER_READY_LO_ready_MASK)
/*! @} */

/*! @name SHADER_READY_HI - SHADER_READY_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_READY_HI_ready_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_READY_HI_ready_SHIFT (0U)
/*! ready - ready */
#define GPU_REGISTERS_SHADER_READY_HI_ready(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_READY_HI_ready_SHIFT)) & GPU_REGISTERS_SHADER_READY_HI_ready_MASK)
/*! @} */

/*! @name TILER_READY_LO - TILER_READY_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_READY_LO_ready_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_READY_LO_ready_SHIFT (0U)
/*! ready - ready */
#define GPU_REGISTERS_TILER_READY_LO_ready(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_READY_LO_ready_SHIFT)) & GPU_REGISTERS_TILER_READY_LO_ready_MASK)
/*! @} */

/*! @name TILER_READY_HI - TILER_READY_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_READY_HI_ready_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_READY_HI_ready_SHIFT (0U)
/*! ready - ready */
#define GPU_REGISTERS_TILER_READY_HI_ready(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_READY_HI_ready_SHIFT)) & GPU_REGISTERS_TILER_READY_HI_ready_MASK)
/*! @} */

/*! @name L2_READY_LO - L2_READY_LO */
/*! @{ */

#define GPU_REGISTERS_L2_READY_LO_ready_MASK     (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_READY_LO_ready_SHIFT    (0U)
/*! ready - ready */
#define GPU_REGISTERS_L2_READY_LO_ready(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_READY_LO_ready_SHIFT)) & GPU_REGISTERS_L2_READY_LO_ready_MASK)
/*! @} */

/*! @name L2_READY_HI - L2_READY_HI */
/*! @{ */

#define GPU_REGISTERS_L2_READY_HI_ready_MASK     (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_READY_HI_ready_SHIFT    (0U)
/*! ready - ready */
#define GPU_REGISTERS_L2_READY_HI_ready(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_READY_HI_ready_SHIFT)) & GPU_REGISTERS_L2_READY_HI_ready_MASK)
/*! @} */

/*! @name SHADER_PWRON_LO - SHADER_PWRON_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRON_LO_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRON_LO_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_SHADER_PWRON_LO_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRON_LO_request_SHIFT)) & GPU_REGISTERS_SHADER_PWRON_LO_request_MASK)
/*! @} */

/*! @name SHADER_PWRON_HI - SHADER_PWRON_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRON_HI_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRON_HI_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_SHADER_PWRON_HI_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRON_HI_request_SHIFT)) & GPU_REGISTERS_SHADER_PWRON_HI_request_MASK)
/*! @} */

/*! @name TILER_PWRON_LO - TILER_PWRON_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRON_LO_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRON_LO_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_TILER_PWRON_LO_request(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRON_LO_request_SHIFT)) & GPU_REGISTERS_TILER_PWRON_LO_request_MASK)
/*! @} */

/*! @name TILER_PWRON_HI - TILER_PWRON_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRON_HI_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRON_HI_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_TILER_PWRON_HI_request(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRON_HI_request_SHIFT)) & GPU_REGISTERS_TILER_PWRON_HI_request_MASK)
/*! @} */

/*! @name L2_PWRON_LO - L2_PWRON_LO */
/*! @{ */

#define GPU_REGISTERS_L2_PWRON_LO_request_MASK   (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRON_LO_request_SHIFT  (0U)
/*! request - request */
#define GPU_REGISTERS_L2_PWRON_LO_request(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRON_LO_request_SHIFT)) & GPU_REGISTERS_L2_PWRON_LO_request_MASK)
/*! @} */

/*! @name L2_PWRON_HI - L2_PWRON_HI */
/*! @{ */

#define GPU_REGISTERS_L2_PWRON_HI_request_MASK   (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRON_HI_request_SHIFT  (0U)
/*! request - request */
#define GPU_REGISTERS_L2_PWRON_HI_request(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRON_HI_request_SHIFT)) & GPU_REGISTERS_L2_PWRON_HI_request_MASK)
/*! @} */

/*! @name SHADER_PWROFF_LO - SHADER_PWROFF_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWROFF_LO_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWROFF_LO_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_SHADER_PWROFF_LO_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWROFF_LO_request_SHIFT)) & GPU_REGISTERS_SHADER_PWROFF_LO_request_MASK)
/*! @} */

/*! @name SHADER_PWROFF_HI - SHADER_PWROFF_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWROFF_HI_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWROFF_HI_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_SHADER_PWROFF_HI_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWROFF_HI_request_SHIFT)) & GPU_REGISTERS_SHADER_PWROFF_HI_request_MASK)
/*! @} */

/*! @name TILER_PWROFF_LO - TILER_PWROFF_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_PWROFF_LO_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWROFF_LO_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_TILER_PWROFF_LO_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWROFF_LO_request_SHIFT)) & GPU_REGISTERS_TILER_PWROFF_LO_request_MASK)
/*! @} */

/*! @name TILER_PWROFF_HI - TILER_PWROFF_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_PWROFF_HI_request_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWROFF_HI_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_TILER_PWROFF_HI_request(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWROFF_HI_request_SHIFT)) & GPU_REGISTERS_TILER_PWROFF_HI_request_MASK)
/*! @} */

/*! @name L2_PWROFF_LO - L2_PWROFF_LO */
/*! @{ */

#define GPU_REGISTERS_L2_PWROFF_LO_request_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWROFF_LO_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_L2_PWROFF_LO_request(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWROFF_LO_request_SHIFT)) & GPU_REGISTERS_L2_PWROFF_LO_request_MASK)
/*! @} */

/*! @name L2_PWROFF_HI - L2_PWROFF_HI */
/*! @{ */

#define GPU_REGISTERS_L2_PWROFF_HI_request_MASK  (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWROFF_HI_request_SHIFT (0U)
/*! request - request */
#define GPU_REGISTERS_L2_PWROFF_HI_request(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWROFF_HI_request_SHIFT)) & GPU_REGISTERS_L2_PWROFF_HI_request_MASK)
/*! @} */

/*! @name SHADER_PWRTRANS_LO - SHADER_PWRTRANS_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRTRANS_LO_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRTRANS_LO_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_SHADER_PWRTRANS_LO_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRTRANS_LO_changing_SHIFT)) & GPU_REGISTERS_SHADER_PWRTRANS_LO_changing_MASK)
/*! @} */

/*! @name SHADER_PWRTRANS_HI - SHADER_PWRTRANS_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRTRANS_HI_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRTRANS_HI_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_SHADER_PWRTRANS_HI_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRTRANS_HI_changing_SHIFT)) & GPU_REGISTERS_SHADER_PWRTRANS_HI_changing_MASK)
/*! @} */

/*! @name TILER_PWRTRANS_LO - TILER_PWRTRANS_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRTRANS_LO_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRTRANS_LO_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_TILER_PWRTRANS_LO_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRTRANS_LO_changing_SHIFT)) & GPU_REGISTERS_TILER_PWRTRANS_LO_changing_MASK)
/*! @} */

/*! @name TILER_PWRTRANS_HI - TILER_PWRTRANS_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRTRANS_HI_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRTRANS_HI_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_TILER_PWRTRANS_HI_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRTRANS_HI_changing_SHIFT)) & GPU_REGISTERS_TILER_PWRTRANS_HI_changing_MASK)
/*! @} */

/*! @name L2_PWRTRANS_LO - L2_PWRTRANS_LO */
/*! @{ */

#define GPU_REGISTERS_L2_PWRTRANS_LO_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRTRANS_LO_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_L2_PWRTRANS_LO_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRTRANS_LO_changing_SHIFT)) & GPU_REGISTERS_L2_PWRTRANS_LO_changing_MASK)
/*! @} */

/*! @name L2_PWRTRANS_HI - L2_PWRTRANS_HI */
/*! @{ */

#define GPU_REGISTERS_L2_PWRTRANS_HI_changing_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRTRANS_HI_changing_SHIFT (0U)
/*! changing - changing */
#define GPU_REGISTERS_L2_PWRTRANS_HI_changing(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRTRANS_HI_changing_SHIFT)) & GPU_REGISTERS_L2_PWRTRANS_HI_changing_MASK)
/*! @} */

/*! @name SHADER_PWRACTIVE_LO - SHADER_PWRACTIVE_LO */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRACTIVE_LO_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRACTIVE_LO_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_SHADER_PWRACTIVE_LO_active(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRACTIVE_LO_active_SHIFT)) & GPU_REGISTERS_SHADER_PWRACTIVE_LO_active_MASK)
/*! @} */

/*! @name SHADER_PWRACTIVE_HI - SHADER_PWRACTIVE_HI */
/*! @{ */

#define GPU_REGISTERS_SHADER_PWRACTIVE_HI_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_SHADER_PWRACTIVE_HI_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_SHADER_PWRACTIVE_HI_active(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_SHADER_PWRACTIVE_HI_active_SHIFT)) & GPU_REGISTERS_SHADER_PWRACTIVE_HI_active_MASK)
/*! @} */

/*! @name TILER_PWRACTIVE_LO - TILER_PWRACTIVE_LO */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRACTIVE_LO_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRACTIVE_LO_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_TILER_PWRACTIVE_LO_active(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRACTIVE_LO_active_SHIFT)) & GPU_REGISTERS_TILER_PWRACTIVE_LO_active_MASK)
/*! @} */

/*! @name TILER_PWRACTIVE_HI - TILER_PWRACTIVE_HI */
/*! @{ */

#define GPU_REGISTERS_TILER_PWRACTIVE_HI_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_TILER_PWRACTIVE_HI_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_TILER_PWRACTIVE_HI_active(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TILER_PWRACTIVE_HI_active_SHIFT)) & GPU_REGISTERS_TILER_PWRACTIVE_HI_active_MASK)
/*! @} */

/*! @name L2_PWRACTIVE_LO - L2_PWRACTIVE_LO */
/*! @{ */

#define GPU_REGISTERS_L2_PWRACTIVE_LO_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRACTIVE_LO_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_L2_PWRACTIVE_LO_active(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRACTIVE_LO_active_SHIFT)) & GPU_REGISTERS_L2_PWRACTIVE_LO_active_MASK)
/*! @} */

/*! @name L2_PWRACTIVE_HI - L2_PWRACTIVE_HI */
/*! @{ */

#define GPU_REGISTERS_L2_PWRACTIVE_HI_active_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_L2_PWRACTIVE_HI_active_SHIFT (0U)
/*! active - active */
#define GPU_REGISTERS_L2_PWRACTIVE_HI_active(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_L2_PWRACTIVE_HI_active_SHIFT)) & GPU_REGISTERS_L2_PWRACTIVE_HI_active_MASK)
/*! @} */

/*! @name REVIDR - REVIDR */
/*! @{ */

#define GPU_REGISTERS_REVIDR_revision_MASK       (0xFFFFFFFFU)
#define GPU_REGISTERS_REVIDR_revision_SHIFT      (0U)
/*! revision - revision */
#define GPU_REGISTERS_REVIDR_revision(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_REVIDR_revision_SHIFT)) & GPU_REGISTERS_REVIDR_revision_MASK)
/*! @} */

/*! @name COHERENCY_FEATURES - COHERENCY_FEATURES */
/*! @{ */

#define GPU_REGISTERS_COHERENCY_FEATURES_ace_lite_MASK (0x1U)
#define GPU_REGISTERS_COHERENCY_FEATURES_ace_lite_SHIFT (0U)
/*! ace_lite - ace_lite */
#define GPU_REGISTERS_COHERENCY_FEATURES_ace_lite(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COHERENCY_FEATURES_ace_lite_SHIFT)) & GPU_REGISTERS_COHERENCY_FEATURES_ace_lite_MASK)

#define GPU_REGISTERS_COHERENCY_FEATURES_ace_MASK (0x2U)
#define GPU_REGISTERS_COHERENCY_FEATURES_ace_SHIFT (1U)
/*! ace - ace */
#define GPU_REGISTERS_COHERENCY_FEATURES_ace(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COHERENCY_FEATURES_ace_SHIFT)) & GPU_REGISTERS_COHERENCY_FEATURES_ace_MASK)

#define GPU_REGISTERS_COHERENCY_FEATURES_reserved_word0_bit2_width30_MASK (0xFFFFFFFCU)
#define GPU_REGISTERS_COHERENCY_FEATURES_reserved_word0_bit2_width30_SHIFT (2U)
/*! reserved_word0_bit2_width30 - reserved_word0_bit2_width30 */
#define GPU_REGISTERS_COHERENCY_FEATURES_reserved_word0_bit2_width30(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COHERENCY_FEATURES_reserved_word0_bit2_width30_SHIFT)) & GPU_REGISTERS_COHERENCY_FEATURES_reserved_word0_bit2_width30_MASK)
/*! @} */

/*! @name COHERENCY_ENABLE - COHERENCY_ENABLE */
/*! @{ */

#define GPU_REGISTERS_COHERENCY_ENABLE_l2_cache_protocol_select_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_COHERENCY_ENABLE_l2_cache_protocol_select_SHIFT (0U)
/*! l2_cache_protocol_select - l2_cache_protocol_select
 *  0b00000000000000000000000000000000..
 *  0b00000000000000000000000000000001..
 *  0b00000000000000000000000000011111..
 */
#define GPU_REGISTERS_COHERENCY_ENABLE_l2_cache_protocol_select(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COHERENCY_ENABLE_l2_cache_protocol_select_SHIFT)) & GPU_REGISTERS_COHERENCY_ENABLE_l2_cache_protocol_select_MASK)
/*! @} */

/*! @name MCU_CONTROL - MCU_CONTROL */
/*! @{ */

#define GPU_REGISTERS_MCU_CONTROL_REQ_MASK       (0x3U)
#define GPU_REGISTERS_MCU_CONTROL_REQ_SHIFT      (0U)
/*! REQ - REQ
 *  0b00..
 *  0b01..
 *  0b10..
 */
#define GPU_REGISTERS_MCU_CONTROL_REQ(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MCU_CONTROL_REQ_SHIFT)) & GPU_REGISTERS_MCU_CONTROL_REQ_MASK)

#define GPU_REGISTERS_MCU_CONTROL_reserved_word0_bit2_width30_MASK (0xFFFFFFFCU)
#define GPU_REGISTERS_MCU_CONTROL_reserved_word0_bit2_width30_SHIFT (2U)
/*! reserved_word0_bit2_width30 - reserved_word0_bit2_width30 */
#define GPU_REGISTERS_MCU_CONTROL_reserved_word0_bit2_width30(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MCU_CONTROL_reserved_word0_bit2_width30_SHIFT)) & GPU_REGISTERS_MCU_CONTROL_reserved_word0_bit2_width30_MASK)
/*! @} */

/*! @name MCU_STATUS - MCU_STATUS */
/*! @{ */

#define GPU_REGISTERS_MCU_STATUS_VALUE_MASK      (0x3U)
#define GPU_REGISTERS_MCU_STATUS_VALUE_SHIFT     (0U)
/*! VALUE - VALUE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_MCU_STATUS_VALUE(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MCU_STATUS_VALUE_SHIFT)) & GPU_REGISTERS_MCU_STATUS_VALUE_MASK)

#define GPU_REGISTERS_MCU_STATUS_reserved_word0_bit2_width30_MASK (0xFFFFFFFCU)
#define GPU_REGISTERS_MCU_STATUS_reserved_word0_bit2_width30_SHIFT (2U)
/*! reserved_word0_bit2_width30 - reserved_word0_bit2_width30 */
#define GPU_REGISTERS_MCU_STATUS_reserved_word0_bit2_width30(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MCU_STATUS_reserved_word0_bit2_width30_SHIFT)) & GPU_REGISTERS_MCU_STATUS_reserved_word0_bit2_width30_MASK)
/*! @} */

/*! @name JOB_IRQ_RAWSTAT - JOB_IRQ_RAWSTAT */
/*! @{ */

#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_csg_MASK   (0x7FFFFFFFU)
#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_csg_SHIFT  (0U)
/*! csg - csg */
#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_csg(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_RAWSTAT_csg_SHIFT)) & GPU_REGISTERS_JOB_IRQ_RAWSTAT_csg_MASK)

#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_glb_MASK   (0x80000000U)
#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_glb_SHIFT  (31U)
/*! glb - glb */
#define GPU_REGISTERS_JOB_IRQ_RAWSTAT_glb(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_RAWSTAT_glb_SHIFT)) & GPU_REGISTERS_JOB_IRQ_RAWSTAT_glb_MASK)
/*! @} */

/*! @name JOB_IRQ_CLEAR - JOB_IRQ_CLEAR */
/*! @{ */

#define GPU_REGISTERS_JOB_IRQ_CLEAR_csg_MASK     (0x7FFFFFFFU)
#define GPU_REGISTERS_JOB_IRQ_CLEAR_csg_SHIFT    (0U)
/*! csg - csg */
#define GPU_REGISTERS_JOB_IRQ_CLEAR_csg(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_CLEAR_csg_SHIFT)) & GPU_REGISTERS_JOB_IRQ_CLEAR_csg_MASK)

#define GPU_REGISTERS_JOB_IRQ_CLEAR_glb_MASK     (0x80000000U)
#define GPU_REGISTERS_JOB_IRQ_CLEAR_glb_SHIFT    (31U)
/*! glb - glb */
#define GPU_REGISTERS_JOB_IRQ_CLEAR_glb(x)       (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_CLEAR_glb_SHIFT)) & GPU_REGISTERS_JOB_IRQ_CLEAR_glb_MASK)
/*! @} */

/*! @name JOB_IRQ_MASK - JOB_IRQ_MASK */
/*! @{ */

#define GPU_REGISTERS_JOB_IRQ_MASK_csg_MASK      (0x7FFFFFFFU)
#define GPU_REGISTERS_JOB_IRQ_MASK_csg_SHIFT     (0U)
/*! csg - csg */
#define GPU_REGISTERS_JOB_IRQ_MASK_csg(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_MASK_csg_SHIFT)) & GPU_REGISTERS_JOB_IRQ_MASK_csg_MASK)

#define GPU_REGISTERS_JOB_IRQ_MASK_glb_MASK      (0x80000000U)
#define GPU_REGISTERS_JOB_IRQ_MASK_glb_SHIFT     (31U)
/*! glb - glb */
#define GPU_REGISTERS_JOB_IRQ_MASK_glb(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_MASK_glb_SHIFT)) & GPU_REGISTERS_JOB_IRQ_MASK_glb_MASK)
/*! @} */

/*! @name JOB_IRQ_STATUS - JOB_IRQ_STATUS */
/*! @{ */

#define GPU_REGISTERS_JOB_IRQ_STATUS_csg_MASK    (0x7FFFFFFFU)
#define GPU_REGISTERS_JOB_IRQ_STATUS_csg_SHIFT   (0U)
/*! csg - csg */
#define GPU_REGISTERS_JOB_IRQ_STATUS_csg(x)      (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_STATUS_csg_SHIFT)) & GPU_REGISTERS_JOB_IRQ_STATUS_csg_MASK)

#define GPU_REGISTERS_JOB_IRQ_STATUS_glb_MASK    (0x80000000U)
#define GPU_REGISTERS_JOB_IRQ_STATUS_glb_SHIFT   (31U)
/*! glb - glb */
#define GPU_REGISTERS_JOB_IRQ_STATUS_glb(x)      (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_JOB_IRQ_STATUS_glb_SHIFT)) & GPU_REGISTERS_JOB_IRQ_STATUS_glb_MASK)
/*! @} */

/*! @name IRQ_RAWSTAT - IRQ_RAWSTAT */
/*! @{ */

#define GPU_REGISTERS_IRQ_RAWSTAT_PAGE_FAULT_MASK (0xFFFFU)
#define GPU_REGISTERS_IRQ_RAWSTAT_PAGE_FAULT_SHIFT (0U)
/*! PAGE_FAULT - PAGE_FAULT */
#define GPU_REGISTERS_IRQ_RAWSTAT_PAGE_FAULT(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_RAWSTAT_PAGE_FAULT_SHIFT)) & GPU_REGISTERS_IRQ_RAWSTAT_PAGE_FAULT_MASK)

#define GPU_REGISTERS_IRQ_RAWSTAT_COMMAND_COMPLETED_MASK (0xFFFF0000U)
#define GPU_REGISTERS_IRQ_RAWSTAT_COMMAND_COMPLETED_SHIFT (16U)
/*! COMMAND_COMPLETED - COMMAND_COMPLETED */
#define GPU_REGISTERS_IRQ_RAWSTAT_COMMAND_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_RAWSTAT_COMMAND_COMPLETED_SHIFT)) & GPU_REGISTERS_IRQ_RAWSTAT_COMMAND_COMPLETED_MASK)
/*! @} */

/*! @name IRQ_CLEAR - IRQ_CLEAR */
/*! @{ */

#define GPU_REGISTERS_IRQ_CLEAR_PAGE_FAULT_MASK  (0xFFFFU)
#define GPU_REGISTERS_IRQ_CLEAR_PAGE_FAULT_SHIFT (0U)
/*! PAGE_FAULT - PAGE_FAULT */
#define GPU_REGISTERS_IRQ_CLEAR_PAGE_FAULT(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_CLEAR_PAGE_FAULT_SHIFT)) & GPU_REGISTERS_IRQ_CLEAR_PAGE_FAULT_MASK)

#define GPU_REGISTERS_IRQ_CLEAR_COMMAND_COMPLETED_MASK (0xFFFF0000U)
#define GPU_REGISTERS_IRQ_CLEAR_COMMAND_COMPLETED_SHIFT (16U)
/*! COMMAND_COMPLETED - COMMAND_COMPLETED */
#define GPU_REGISTERS_IRQ_CLEAR_COMMAND_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_CLEAR_COMMAND_COMPLETED_SHIFT)) & GPU_REGISTERS_IRQ_CLEAR_COMMAND_COMPLETED_MASK)
/*! @} */

/*! @name IRQ_MASK - IRQ_MASK */
/*! @{ */

#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_MASK   (0xFFU)
#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_SHIFT  (0U)
/*! PAGE_FAULT - PAGE_FAULT */
#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT(x)     (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_SHIFT)) & GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_MASK)

#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_RESERVED_MASK (0xFF00U)
#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_RESERVED_SHIFT (8U)
/*! PAGE_FAULT_RESERVED - PAGE_FAULT_RESERVED */
#define GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_RESERVED_SHIFT)) & GPU_REGISTERS_IRQ_MASK_PAGE_FAULT_RESERVED_MASK)

#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_MASK (0xFF0000U)
#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_SHIFT (16U)
/*! COMMAND_COMPLETED - COMMAND_COMPLETED */
#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_SHIFT)) & GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_MASK)

#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_RESERVED_MASK (0xFF000000U)
#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_RESERVED_SHIFT (24U)
/*! COMMAND_COMPLETED_RESERVED - COMMAND_COMPLETED_RESERVED */
#define GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_RESERVED_SHIFT)) & GPU_REGISTERS_IRQ_MASK_COMMAND_COMPLETED_RESERVED_MASK)
/*! @} */

/*! @name IRQ_STATUS - IRQ_STATUS */
/*! @{ */

#define GPU_REGISTERS_IRQ_STATUS_PAGE_FAULT_MASK (0xFFFFU)
#define GPU_REGISTERS_IRQ_STATUS_PAGE_FAULT_SHIFT (0U)
/*! PAGE_FAULT - PAGE_FAULT */
#define GPU_REGISTERS_IRQ_STATUS_PAGE_FAULT(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_STATUS_PAGE_FAULT_SHIFT)) & GPU_REGISTERS_IRQ_STATUS_PAGE_FAULT_MASK)

#define GPU_REGISTERS_IRQ_STATUS_COMMAND_COMPLETED_MASK (0xFFFF0000U)
#define GPU_REGISTERS_IRQ_STATUS_COMMAND_COMPLETED_SHIFT (16U)
/*! COMMAND_COMPLETED - COMMAND_COMPLETED */
#define GPU_REGISTERS_IRQ_STATUS_COMMAND_COMPLETED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_IRQ_STATUS_COMMAND_COMPLETED_SHIFT)) & GPU_REGISTERS_IRQ_STATUS_COMMAND_COMPLETED_MASK)
/*! @} */

/*! @name TRANSTAB_LO - TRANSTAB_LO */
/*! @{ */

#define GPU_REGISTERS_TRANSTAB_LO_BASE_RESERVED_MASK (0xFU)
#define GPU_REGISTERS_TRANSTAB_LO_BASE_RESERVED_SHIFT (0U)
/*! BASE_RESERVED - BASE_RESERVED */
#define GPU_REGISTERS_TRANSTAB_LO_BASE_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSTAB_LO_BASE_RESERVED_SHIFT)) & GPU_REGISTERS_TRANSTAB_LO_BASE_RESERVED_MASK)

#define GPU_REGISTERS_TRANSTAB_LO_BASE_MASK      (0xFFFFFFF0U)
#define GPU_REGISTERS_TRANSTAB_LO_BASE_SHIFT     (4U)
/*! BASE - BASE */
#define GPU_REGISTERS_TRANSTAB_LO_BASE(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSTAB_LO_BASE_SHIFT)) & GPU_REGISTERS_TRANSTAB_LO_BASE_MASK)
/*! @} */

/* The count of GPU_REGISTERS_TRANSTAB_LO */
#define GPU_REGISTERS_TRANSTAB_LO_COUNT          (8U)

/*! @name TRANSTAB_HI - TRANSTAB_HI */
/*! @{ */

#define GPU_REGISTERS_TRANSTAB_HI_BASE_MASK      (0xFFU)
#define GPU_REGISTERS_TRANSTAB_HI_BASE_SHIFT     (0U)
/*! BASE - BASE */
#define GPU_REGISTERS_TRANSTAB_HI_BASE(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSTAB_HI_BASE_SHIFT)) & GPU_REGISTERS_TRANSTAB_HI_BASE_MASK)

#define GPU_REGISTERS_TRANSTAB_HI_BASE_RESERVED_MASK (0xFFFFFF00U)
#define GPU_REGISTERS_TRANSTAB_HI_BASE_RESERVED_SHIFT (8U)
/*! BASE_RESERVED - BASE_RESERVED */
#define GPU_REGISTERS_TRANSTAB_HI_BASE_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSTAB_HI_BASE_RESERVED_SHIFT)) & GPU_REGISTERS_TRANSTAB_HI_BASE_RESERVED_MASK)
/*! @} */

/* The count of GPU_REGISTERS_TRANSTAB_HI */
#define GPU_REGISTERS_TRANSTAB_HI_COUNT          (8U)

/*! @name MEMATTR_LO - MEMATTR_LO */
/*! @{ */

#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE0_MASK (0xFFU)
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE0_SHIFT (0U)
/*! ATTRIBUTE0 - ATTRIBUTE0 */
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE0_SHIFT)) & GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE0_MASK)

#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE1_MASK (0xFF00U)
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE1_SHIFT (8U)
/*! ATTRIBUTE1 - ATTRIBUTE1 */
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE1_SHIFT)) & GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE1_MASK)

#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE2_MASK (0xFF0000U)
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE2_SHIFT (16U)
/*! ATTRIBUTE2 - ATTRIBUTE2 */
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE2_SHIFT)) & GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE2_MASK)

#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE3_MASK (0xFF000000U)
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE3_SHIFT (24U)
/*! ATTRIBUTE3 - ATTRIBUTE3 */
#define GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE3_SHIFT)) & GPU_REGISTERS_MEMATTR_LO_ATTRIBUTE3_MASK)
/*! @} */

/* The count of GPU_REGISTERS_MEMATTR_LO */
#define GPU_REGISTERS_MEMATTR_LO_COUNT           (8U)

/*! @name MEMATTR_HI - MEMATTR_HI */
/*! @{ */

#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE4_MASK (0xFFU)
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE4_SHIFT (0U)
/*! ATTRIBUTE4 - ATTRIBUTE4 */
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE4(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE4_SHIFT)) & GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE4_MASK)

#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE5_MASK (0xFF00U)
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE5_SHIFT (8U)
/*! ATTRIBUTE5 - ATTRIBUTE5 */
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE5(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE5_SHIFT)) & GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE5_MASK)

#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE6_MASK (0xFF0000U)
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE6_SHIFT (16U)
/*! ATTRIBUTE6 - ATTRIBUTE6 */
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE6(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE6_SHIFT)) & GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE6_MASK)

#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE7_MASK (0xFF000000U)
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE7_SHIFT (24U)
/*! ATTRIBUTE7 - ATTRIBUTE7 */
#define GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE7(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE7_SHIFT)) & GPU_REGISTERS_MEMATTR_HI_ATTRIBUTE7_MASK)
/*! @} */

/* The count of GPU_REGISTERS_MEMATTR_HI */
#define GPU_REGISTERS_MEMATTR_HI_COUNT           (8U)

/*! @name LOCKADDR_LO - LOCKADDR_LO */
/*! @{ */

#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_SIZE_MASK (0x3FU)
#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_SIZE_SHIFT (0U)
/*! LOCKADDR_SIZE - LOCKADDR_SIZE */
#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_SIZE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_SIZE_SHIFT)) & GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_SIZE_MASK)

#define GPU_REGISTERS_LOCKADDR_LO_reserved_word0_bit6_width6_MASK (0xFC0U)
#define GPU_REGISTERS_LOCKADDR_LO_reserved_word0_bit6_width6_SHIFT (6U)
/*! reserved_word0_bit6_width6 - reserved_word0_bit6_width6 */
#define GPU_REGISTERS_LOCKADDR_LO_reserved_word0_bit6_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_LOCKADDR_LO_reserved_word0_bit6_width6_SHIFT)) & GPU_REGISTERS_LOCKADDR_LO_reserved_word0_bit6_width6_MASK)

#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_BASE_MASK (0xFFFFF000U)
#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_BASE_SHIFT (12U)
/*! LOCKADDR_BASE - LOCKADDR_BASE */
#define GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_BASE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_BASE_SHIFT)) & GPU_REGISTERS_LOCKADDR_LO_LOCKADDR_BASE_MASK)
/*! @} */

/* The count of GPU_REGISTERS_LOCKADDR_LO */
#define GPU_REGISTERS_LOCKADDR_LO_COUNT          (8U)

/*! @name LOCKADDR_HI - LOCKADDR_HI */
/*! @{ */

#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_MASK (0xFFFFU)
#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_SHIFT (0U)
/*! LOCKADDR_BASE - LOCKADDR_BASE */
#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_SHIFT)) & GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_MASK)

#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_RESERVED_MASK (0xFFFF0000U)
#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_RESERVED_SHIFT (16U)
/*! LOCKADDR_BASE_RESERVED - LOCKADDR_BASE_RESERVED */
#define GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_RESERVED_SHIFT)) & GPU_REGISTERS_LOCKADDR_HI_LOCKADDR_BASE_RESERVED_MASK)
/*! @} */

/* The count of GPU_REGISTERS_LOCKADDR_HI */
#define GPU_REGISTERS_LOCKADDR_HI_COUNT          (8U)

/*! @name COMMAND - COMMAND */
/*! @{ */

#define GPU_REGISTERS_COMMAND_command_MASK       (0xFFU)
#define GPU_REGISTERS_COMMAND_command_SHIFT      (0U)
/*! command - command
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 */
#define GPU_REGISTERS_COMMAND_command(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COMMAND_command_SHIFT)) & GPU_REGISTERS_COMMAND_command_MASK)

#define GPU_REGISTERS_COMMAND_reserved_word0_bit8_width24_MASK (0xFFFFFF00U)
#define GPU_REGISTERS_COMMAND_reserved_word0_bit8_width24_SHIFT (8U)
/*! reserved_word0_bit8_width24 - reserved_word0_bit8_width24 */
#define GPU_REGISTERS_COMMAND_reserved_word0_bit8_width24(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_COMMAND_reserved_word0_bit8_width24_SHIFT)) & GPU_REGISTERS_COMMAND_reserved_word0_bit8_width24_MASK)
/*! @} */

/* The count of GPU_REGISTERS_COMMAND */
#define GPU_REGISTERS_COMMAND_COUNT              (8U)

/*! @name FAULTSTATUS - FAULTSTATUS */
/*! @{ */

#define GPU_REGISTERS_FAULTSTATUS_EXCEPTION_TYPE_MASK (0xFFU)
#define GPU_REGISTERS_FAULTSTATUS_EXCEPTION_TYPE_SHIFT (0U)
/*! EXCEPTION_TYPE - EXCEPTION_TYPE
 *  0b00000000..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00001000..
 *  0b00001111..
 *  0b01000000..
 *  0b01000100..
 *  0b01001000..
 *  0b01001001..
 *  0b01001010..
 *  0b01001011..
 *  0b01010000..
 *  0b01010001..
 *  0b01010101..
 *  0b01011000..
 *  0b01011001..
 *  0b01011010..
 *  0b01011011..
 *  0b01100000..
 *  0b01101000..
 *  0b01101001..
 *  0b01110000..
 *  0b01110001..
 *  0b01110010..
 *  0b01110011..
 *  0b01110100..
 *  0b01110101..
 *  0b01110110..
 *  0b01110111..
 *  0b01111000..
 *  0b01111001..
 *  0b01111010..
 *  0b01111011..
 *  0b01111100..
 *  0b01111101..
 *  0b01111110..
 *  0b01111111..
 *  0b10000000..
 *  0b10001000..
 *  0b10001001..
 *  0b10001010..
 *  0b11000000..
 *  0b11000001..
 *  0b11000010..
 *  0b11000011..
 *  0b11000100..
 *  0b11001000..
 *  0b11001001..
 *  0b11001010..
 *  0b11001011..
 *  0b11011001..
 *  0b11011010..
 *  0b11011011..
 *  0b11100000..
 *  0b11100100..
 *  0b11100101..
 *  0b11100110..
 *  0b11100111..
 *  0b11101000..
 *  0b11101001..
 *  0b11101010..
 *  0b11101011..
 */
#define GPU_REGISTERS_FAULTSTATUS_EXCEPTION_TYPE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTSTATUS_EXCEPTION_TYPE_SHIFT)) & GPU_REGISTERS_FAULTSTATUS_EXCEPTION_TYPE_MASK)

#define GPU_REGISTERS_FAULTSTATUS_ACCESS_TYPE_MASK (0x300U)
#define GPU_REGISTERS_FAULTSTATUS_ACCESS_TYPE_SHIFT (8U)
/*! ACCESS_TYPE - ACCESS_TYPE
 *  0b00..
 *  0b01..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_FAULTSTATUS_ACCESS_TYPE(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTSTATUS_ACCESS_TYPE_SHIFT)) & GPU_REGISTERS_FAULTSTATUS_ACCESS_TYPE_MASK)

#define GPU_REGISTERS_FAULTSTATUS_reserved_word0_bit10_width6_MASK (0xFC00U)
#define GPU_REGISTERS_FAULTSTATUS_reserved_word0_bit10_width6_SHIFT (10U)
/*! reserved_word0_bit10_width6 - reserved_word0_bit10_width6 */
#define GPU_REGISTERS_FAULTSTATUS_reserved_word0_bit10_width6(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTSTATUS_reserved_word0_bit10_width6_SHIFT)) & GPU_REGISTERS_FAULTSTATUS_reserved_word0_bit10_width6_MASK)

#define GPU_REGISTERS_FAULTSTATUS_SOURCE_ID_MASK (0xFFFF0000U)
#define GPU_REGISTERS_FAULTSTATUS_SOURCE_ID_SHIFT (16U)
/*! SOURCE_ID - SOURCE_ID */
#define GPU_REGISTERS_FAULTSTATUS_SOURCE_ID(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTSTATUS_SOURCE_ID_SHIFT)) & GPU_REGISTERS_FAULTSTATUS_SOURCE_ID_MASK)
/*! @} */

/* The count of GPU_REGISTERS_FAULTSTATUS */
#define GPU_REGISTERS_FAULTSTATUS_COUNT          (8U)

/*! @name FAULTADDRESS_LO - FAULTADDRESS_LO */
/*! @{ */

#define GPU_REGISTERS_FAULTADDRESS_LO_FAULT_ADDRESS_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_FAULTADDRESS_LO_FAULT_ADDRESS_SHIFT (0U)
/*! FAULT_ADDRESS - FAULT_ADDRESS */
#define GPU_REGISTERS_FAULTADDRESS_LO_FAULT_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTADDRESS_LO_FAULT_ADDRESS_SHIFT)) & GPU_REGISTERS_FAULTADDRESS_LO_FAULT_ADDRESS_MASK)
/*! @} */

/* The count of GPU_REGISTERS_FAULTADDRESS_LO */
#define GPU_REGISTERS_FAULTADDRESS_LO_COUNT      (8U)

/*! @name FAULTADDRESS_HI - FAULTADDRESS_HI */
/*! @{ */

#define GPU_REGISTERS_FAULTADDRESS_HI_FAULT_ADDRESS_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_FAULTADDRESS_HI_FAULT_ADDRESS_SHIFT (0U)
/*! FAULT_ADDRESS - FAULT_ADDRESS */
#define GPU_REGISTERS_FAULTADDRESS_HI_FAULT_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTADDRESS_HI_FAULT_ADDRESS_SHIFT)) & GPU_REGISTERS_FAULTADDRESS_HI_FAULT_ADDRESS_MASK)
/*! @} */

/* The count of GPU_REGISTERS_FAULTADDRESS_HI */
#define GPU_REGISTERS_FAULTADDRESS_HI_COUNT      (8U)

/*! @name STATUS - STATUS */
/*! @{ */

#define GPU_REGISTERS_STATUS_AS_ACTIVE_EXT_MASK  (0x1U)
#define GPU_REGISTERS_STATUS_AS_ACTIVE_EXT_SHIFT (0U)
/*! AS_ACTIVE_EXT - AS_ACTIVE_EXT */
#define GPU_REGISTERS_STATUS_AS_ACTIVE_EXT(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_STATUS_AS_ACTIVE_EXT_SHIFT)) & GPU_REGISTERS_STATUS_AS_ACTIVE_EXT_MASK)

#define GPU_REGISTERS_STATUS_AS_ACTIVE_INT_MASK  (0x2U)
#define GPU_REGISTERS_STATUS_AS_ACTIVE_INT_SHIFT (1U)
/*! AS_ACTIVE_INT - AS_ACTIVE_INT */
#define GPU_REGISTERS_STATUS_AS_ACTIVE_INT(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_STATUS_AS_ACTIVE_INT_SHIFT)) & GPU_REGISTERS_STATUS_AS_ACTIVE_INT_MASK)

#define GPU_REGISTERS_STATUS_reserved_word0_bit2_width30_MASK (0xFFFFFFFCU)
#define GPU_REGISTERS_STATUS_reserved_word0_bit2_width30_SHIFT (2U)
/*! reserved_word0_bit2_width30 - reserved_word0_bit2_width30 */
#define GPU_REGISTERS_STATUS_reserved_word0_bit2_width30(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_STATUS_reserved_word0_bit2_width30_SHIFT)) & GPU_REGISTERS_STATUS_reserved_word0_bit2_width30_MASK)
/*! @} */

/* The count of GPU_REGISTERS_STATUS */
#define GPU_REGISTERS_STATUS_COUNT               (8U)

/*! @name TRANSCFG_LO - TRANSCFG_LO */
/*! @{ */

#define GPU_REGISTERS_TRANSCFG_LO_MODE_MASK      (0xFU)
#define GPU_REGISTERS_TRANSCFG_LO_MODE_SHIFT     (0U)
/*! MODE - MODE
 *  0b0001..
 *  0b0010..
 *  0b0110..
 *  0b1000..
 */
#define GPU_REGISTERS_TRANSCFG_LO_MODE(x)        (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_MODE_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_MODE_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit4_width2_MASK (0x30U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit4_width2_SHIFT (4U)
/*! reserved_word0_bit4_width2 - reserved_word0_bit4_width2 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit4_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit4_width2_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit4_width2_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_INA_BITS_MASK  (0x7C0U)
#define GPU_REGISTERS_TRANSCFG_LO_INA_BITS_SHIFT (6U)
/*! INA_BITS - INA_BITS
 *  0b00111..
 *  0b01000..
 *  0b01001..
 *  0b01010..
 *  0b01011..
 *  0b01100..
 *  0b01101..
 *  0b01110..
 *  0b01111..
 *  0b10000..
 *  0b10001..
 *  0b10010..
 *  0b10011..
 *  0b10100..
 *  0b10101..
 *  0b10110..
 *  0b10111..
 *  0b11000..
 *  0b11001..
 *  0b11010..
 *  0b11011..
 *  0b11100..
 *  0b11101..
 *  0b11110..
 */
#define GPU_REGISTERS_TRANSCFG_LO_INA_BITS(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_INA_BITS_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_INA_BITS_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit11_width3_MASK (0x3800U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit11_width3_SHIFT (11U)
/*! reserved_word0_bit11_width3 - reserved_word0_bit11_width3 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit11_width3(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit11_width3_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit11_width3_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_OUTA_BITS_MASK (0x7C000U)
#define GPU_REGISTERS_TRANSCFG_LO_OUTA_BITS_SHIFT (14U)
/*! OUTA_BITS - OUTA_BITS */
#define GPU_REGISTERS_TRANSCFG_LO_OUTA_BITS(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_OUTA_BITS_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_OUTA_BITS_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit19_width3_MASK (0x380000U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit19_width3_SHIFT (19U)
/*! reserved_word0_bit19_width3 - reserved_word0_bit19_width3 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit19_width3(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit19_width3_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit19_width3_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_SL_CONCAT_EN_MASK (0x400000U)
#define GPU_REGISTERS_TRANSCFG_LO_SL_CONCAT_EN_SHIFT (22U)
/*! SL_CONCAT_EN - SL_CONCAT_EN */
#define GPU_REGISTERS_TRANSCFG_LO_SL_CONCAT_EN(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_SL_CONCAT_EN_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_SL_CONCAT_EN_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit23_width1_MASK (0x800000U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit23_width1_SHIFT (23U)
/*! reserved_word0_bit23_width1 - reserved_word0_bit23_width1 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit23_width1(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit23_width1_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit23_width1_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_PTW_MEMATTR_MASK (0x3000000U)
#define GPU_REGISTERS_TRANSCFG_LO_PTW_MEMATTR_SHIFT (24U)
/*! PTW_MEMATTR - PTW_MEMATTR
 *  0b01..
 *  0b10..
 */
#define GPU_REGISTERS_TRANSCFG_LO_PTW_MEMATTR(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_PTW_MEMATTR_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_PTW_MEMATTR_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit26_width2_MASK (0xC000000U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit26_width2_SHIFT (26U)
/*! reserved_word0_bit26_width2 - reserved_word0_bit26_width2 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit26_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit26_width2_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit26_width2_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_PTW_SH_MASK    (0x30000000U)
#define GPU_REGISTERS_TRANSCFG_LO_PTW_SH_SHIFT   (28U)
/*! PTW_SH - PTW_SH
 *  0b00..
 *  0b10..
 *  0b11..
 */
#define GPU_REGISTERS_TRANSCFG_LO_PTW_SH(x)      (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_PTW_SH_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_PTW_SH_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_R_ALLOCATE_MASK (0x40000000U)
#define GPU_REGISTERS_TRANSCFG_LO_R_ALLOCATE_SHIFT (30U)
/*! R_ALLOCATE - R_ALLOCATE
 *  0b0..
 *  0b1..
 */
#define GPU_REGISTERS_TRANSCFG_LO_R_ALLOCATE(x)  (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_R_ALLOCATE_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_R_ALLOCATE_MASK)

#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit31_width2_MASK (0x80000000U)
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit31_width2_SHIFT (31U)
/*! reserved_word0_bit31_width2 - reserved_word0_bit31_width2 */
#define GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit31_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit31_width2_SHIFT)) & GPU_REGISTERS_TRANSCFG_LO_reserved_word0_bit31_width2_MASK)
/*! @} */

/* The count of GPU_REGISTERS_TRANSCFG_LO */
#define GPU_REGISTERS_TRANSCFG_LO_COUNT          (8U)

/*! @name TRANSCFG_HI - TRANSCFG_HI */
/*! @{ */

#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit31_width2_MASK (0x1U)
#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit31_width2_SHIFT (0U)
/*! reserved_word0_bit31_width2 - reserved_word0_bit31_width2 */
#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit31_width2(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit31_width2_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit31_width2_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_HIER_AP_MASK (0x2U)
#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_HIER_AP_SHIFT (1U)
/*! DISABLE_HIER_AP - DISABLE_HIER_AP */
#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_HIER_AP(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_DISABLE_HIER_AP_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_DISABLE_HIER_AP_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_AF_FAULT_MASK (0x4U)
#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_AF_FAULT_SHIFT (2U)
/*! DISABLE_AF_FAULT - DISABLE_AF_FAULT */
#define GPU_REGISTERS_TRANSCFG_HI_DISABLE_AF_FAULT(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_DISABLE_AF_FAULT_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_DISABLE_AF_FAULT_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_WXN_MASK       (0x8U)
#define GPU_REGISTERS_TRANSCFG_HI_WXN_SHIFT      (3U)
/*! WXN - WXN */
#define GPU_REGISTERS_TRANSCFG_HI_WXN(x)         (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_WXN_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_WXN_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_XREADABLE_MASK (0x10U)
#define GPU_REGISTERS_TRANSCFG_HI_XREADABLE_SHIFT (4U)
/*! XREADABLE - XREADABLE */
#define GPU_REGISTERS_TRANSCFG_HI_XREADABLE(x)   (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_XREADABLE_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_XREADABLE_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit37_width23_MASK (0xFFFFFE0U)
#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit37_width23_SHIFT (5U)
/*! reserved_word0_bit37_width23 - reserved_word0_bit37_width23 */
#define GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit37_width23(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit37_width23_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_reserved_word0_bit37_width23_MASK)

#define GPU_REGISTERS_TRANSCFG_HI_PTW_PBHA_MASK  (0xF0000000U)
#define GPU_REGISTERS_TRANSCFG_HI_PTW_PBHA_SHIFT (28U)
/*! PTW_PBHA - PTW_PBHA */
#define GPU_REGISTERS_TRANSCFG_HI_PTW_PBHA(x)    (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_TRANSCFG_HI_PTW_PBHA_SHIFT)) & GPU_REGISTERS_TRANSCFG_HI_PTW_PBHA_MASK)
/*! @} */

/* The count of GPU_REGISTERS_TRANSCFG_HI */
#define GPU_REGISTERS_TRANSCFG_HI_COUNT          (8U)

/*! @name FAULTEXTRA_LO - FAULTEXTRA_LO */
/*! @{ */

#define GPU_REGISTERS_FAULTEXTRA_LO_FAULT_ADDRESS_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_FAULTEXTRA_LO_FAULT_ADDRESS_SHIFT (0U)
/*! FAULT_ADDRESS - FAULT_ADDRESS */
#define GPU_REGISTERS_FAULTEXTRA_LO_FAULT_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTEXTRA_LO_FAULT_ADDRESS_SHIFT)) & GPU_REGISTERS_FAULTEXTRA_LO_FAULT_ADDRESS_MASK)
/*! @} */

/* The count of GPU_REGISTERS_FAULTEXTRA_LO */
#define GPU_REGISTERS_FAULTEXTRA_LO_COUNT        (8U)

/*! @name FAULTEXTRA_HI - FAULTEXTRA_HI */
/*! @{ */

#define GPU_REGISTERS_FAULTEXTRA_HI_FAULT_ADDRESS_MASK (0xFFFFFFFFU)
#define GPU_REGISTERS_FAULTEXTRA_HI_FAULT_ADDRESS_SHIFT (0U)
/*! FAULT_ADDRESS - FAULT_ADDRESS */
#define GPU_REGISTERS_FAULTEXTRA_HI_FAULT_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << GPU_REGISTERS_FAULTEXTRA_HI_FAULT_ADDRESS_SHIFT)) & GPU_REGISTERS_FAULTEXTRA_HI_FAULT_ADDRESS_MASK)
/*! @} */

/* The count of GPU_REGISTERS_FAULTEXTRA_HI */
#define GPU_REGISTERS_FAULTEXTRA_HI_COUNT        (8U)


/*!
 * @}
 */ /* end of group GPU_REGISTERS_Register_Masks */


/*!
 * @}
 */ /* end of group GPU_REGISTERS_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_GPU_REGISTERS_H_ */

