`timescale 1us / 1us

module parity_testbench ();

reg [6:0] D;
wire F_conv, F_davio;

initial
D = 7'h0;

initial
#500 $stop;

always
#10 D = D + 7'h1;


parity par (
	D,
	F_conv,
	F_davio
);

endmodule 