<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="mul16_unsigned_synth_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1636685391">
  <File Type="RDS-UTIL" Name="mul16_unsigned_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="mul16_unsigned_utilization_synth.pb"/>
  <File Type="RDS-RDS" Name="mul16_unsigned.vds"/>
  <File Type="RDS-DCP" Name="mul16_unsigned.dcp"/>
  <File Type="PA-TCL" Name="mul16_unsigned.tcl"/>
  <File Type="REPORTS-TCL" Name="mul16_unsigned_reports.tcl"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mul16_unsigned">
    <File Path="$PSRCDIR/sources_1/ip/mul16_unsigned/mul16_unsigned.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/ips_prj/ips_prj.srcs/sources_1/ip/mul16_unsigned/mul16_unsigned.xci"/>
        <Attr Name="ImportTime" Val="1636685381"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mul16_unsigned"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mul16_unsigned">
    <File Path="$PSRCDIR/sources_1/ip/mul16_unsigned/mul16_unsigned.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/ips_prj/ips_prj.srcs/sources_1/ip/mul16_unsigned/mul16_unsigned.xci"/>
        <Attr Name="ImportTime" Val="1636685381"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mul16_unsigned"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
