# do GUTIERREZ_JETER_LAB_4_FALL_2017_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Modifying /mnt/1158F89F14FC49C4/Quartus_Installation/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_OPT_CODE_PACKAGE.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:01:21 on Oct 04,2017
# vcom -reportprogress 300 -93 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_OPT_CODE_PACKAGE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package GUTIERREZ_OPT_CODE_PACKAGE
# End time: 12:01:21 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_OPCODE.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:01:21 on Oct 04,2017
# vcom -reportprogress 300 -93 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_OPCODE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package GUTIERREZ_OPT_CODE_PACKAGE
# -- Compiling entity GUTIERREZ_OPCODE
# -- Compiling architecture DESIGN_OPCODE of GUTIERREZ_OPCODE
# End time: 12:01:21 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:01:35 on Oct 04,2017
# vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package GUTIERREZ_OPT_CODE_PACKAGE
# -- Compiling entity GUTIERREZ_TEST_OPCODE
# -- Compiling architecture arch_test_opcode of GUTIERREZ_TEST_OPCODE
# ** Error (suppressible): /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd(23): (vcom-1272) Length of formal "OPCODE" is 4; length of actual is 3.
# ** Error (suppressible): /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd(34): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Error (suppressible): /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd(71): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Error: /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd(76): VHDL Compiler exiting
# End time: 12:01:35 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:05 on Oct 04,2017
# vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_BITWISE_SHIFT_ROTATION_FALL_2017/GUTIERREZ_JETER_CSC343_LAB4_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package GUTIERREZ_OPT_CODE_PACKAGE
# -- Compiling entity GUTIERREZ_TEST_OPCODE
# -- Compiling architecture arch_test_opcode of GUTIERREZ_TEST_OPCODE
# End time: 12:02:05 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.gutierrez_test_opcode
# vsim work.gutierrez_test_opcode 
# Start time: 12:02:12 on Oct 04,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gutierrez_opt_code_package
# Loading work.gutierrez_test_opcode(arch_test_opcode)
# Loading work.gutierrez_opcode(design_opcode)
add wave -position insertpoint sim:/gutierrez_test_opcode/*
run -all
# ** Note: TESTING OPCODE
#    Time: 5 ns  Iteration: 0  Instance: /gutierrez_test_opcode
# ** Note: Test completed
#    Time: 1249432130 ns  Iteration: 0  Instance: /gutierrez_test_opcode
# End time: 12:46:20 on Oct 04,2017, Elapsed time: 0:44:08
# Errors: 0, Warnings: 0
