

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:59 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607|  0.400 ms|  24.576 ms|  40007|  2457607|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40005|  2457605|         7|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    389|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     51|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     250|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     250|    553|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_9s_17_1_1_U65  |mul_8s_9s_17_1_1  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_17s_17_4_1_U67   |mac_muladd_8s_8s_17s_17_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U68  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U66  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |C_fu_240_p2                       |         +|   0|  0|  14|           9|           6|
    |add_ln101_1_fu_369_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_1_fu_452_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_2_fu_466_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln102_fu_472_p2               |         +|   0|  0|  26|          19|          19|
    |add_ln103_1_fu_354_p2             |         +|   0|  0|  22|          22|          22|
    |add_ln103_fu_345_p2               |         +|   0|  0|  22|          22|          22|
    |add_ln89_fu_225_p2                |         +|   0|  0|  39|          32|           1|
    |x_2_fu_308_p2                     |         +|   0|  0|  23|          16|           1|
    |y_1_fu_294_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_553_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln101_fu_384_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln102_fu_488_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89_fu_219_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_272_p2               |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln100_fu_583_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_416_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_520_p2                |        or|   0|  0|   2|           1|           1|
    |B_fu_526_p3                       |    select|   0|  0|   8|           1|           8|
    |G_fu_422_p3                       |    select|   0|  0|   8|           1|           8|
    |R_fu_589_p3                       |    select|   0|  0|   8|           1|           8|
    |select_ln100_fu_575_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln101_fu_408_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln102_fu_512_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln72_1_fu_314_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln72_fu_277_p3             |    select|   0|  0|  16|           1|           1|
    |D_fu_246_p2                       |       xor|   0|  0|   9|           8|           9|
    |E_fu_260_p2                       |       xor|   0|  0|   9|           9|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 389|         274|         246|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |in_channels_ch1_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch2_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch3_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_fu_128                 |   9|          2|   32|         64|
    |x_fu_124                              |   9|          2|   16|         32|
    |y_fu_120                              |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  101|        202|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_719                         |   8|   0|    8|          0|
    |D_reg_663                         |   8|   0|    8|          0|
    |E_reg_679                         |   8|   0|    8|          0|
    |G_reg_714                         |   8|   0|    8|          0|
    |R_reg_729                         |   8|   0|    8|          0|
    |V_reg_658                         |   8|   0|    8|          0|
    |add_ln103_1_reg_704               |  22|   0|   22|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln92_reg_689                 |   1|   0|    1|          0|
    |indvar_flatten_fu_128             |  32|   0|   32|          0|
    |select_ln72_reg_694               |  16|   0|   16|          0|
    |x_fu_124                          |  16|   0|   16|          0|
    |y_fu_120                          |  16|   0|   16|          0|
    |zext_ln103_1_reg_724              |  22|   0|   64|         42|
    |D_reg_663                         |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 250|  32|  236|         42|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|in_channels_ch1_dout       |   in|    8|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch1_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch1_read       |  out|    1|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch2_dout       |   in|    8|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch2_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch2_read       |  out|    1|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch3_dout       |   in|    8|     ap_fifo|                                   in_channels_ch3|       pointer|
|in_channels_ch3_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch3|       pointer|
|in_channels_ch3_read       |  out|    1|     ap_fifo|                                   in_channels_ch3|       pointer|
|bound                      |   in|   32|     ap_none|                                             bound|        scalar|
|height                     |   in|   16|     ap_none|                                            height|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|                                  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

