{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-481,-475",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 5 -x 1260 -y 340 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_BTNU -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 5 -x 1260 -y 60 -defaultsOSRD
preplace portBus SEG -pg 1 -lvl 5 -x 1260 -y 80 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 180 -y 140 -swap {0 1 3 2} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 240 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 220 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 20R -pinDir UART right -pinY UART 120R -pinDir s_axi_aclk left -pinY s_axi_aclk 0L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst sevenseg_driver -pg 1 -lvl 4 -x 1080 -y 60 -swap {4 3 0 1 2 5 6} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L -pinBusDir display left -pinBusY display 0L -pinBusDir digit_enable left -pinBusY digit_enable 20L -pinBusDir dp_enable left -pinBusY dp_enable 40L -pinBusDir ANODE right -pinBusY ANODE 0R -pinBusDir CATHODE right -pinBusY CATHODE 20R
preplace inst button_0 -pg 1 -lvl 2 -x 480 -y 60 -swap {1 0 2} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinDir PIN left -pinY PIN 0L -pinDir Q right -pinY Q 0R
preplace inst stopwatch_axi_0 -pg 1 -lvl 4 -x 1080 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinBusDir display right -pinBusY display 0R -pinBusDir cfg right -pinBusY cfg 20R
preplace inst stopwatch_0 -pg 1 -lvl 3 -x 760 -y 60 -swap {1 2 0 3 4 5} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start left -pinY start 0L -pinBusDir display right -pinBusY display 0R -pinBusDir digit_enable right -pinBusY digit_enable 20R -pinBusDir dp_enable right -pinBusY dp_enable 40R
preplace netloc clk_in1_0_1 1 0 1 NJ 140
preplace netloc ext_reset_in_0_1 1 0 1 NJ 160
preplace netloc source_100mhz_clk_100mhz 1 1 3 360 140 600 180 920
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 340 160 620 160 900
preplace netloc sevenseg_driver_ANODE 1 4 1 NJ 60
preplace netloc sevenseg_driver_CATHODE 1 4 1 NJ 80
preplace netloc BTNU_1 1 0 2 NJ 60 NJ
preplace netloc stopwatch_0_display 1 3 1 N 60
preplace netloc stopwatch_0_digit_enable 1 3 1 N 80
preplace netloc stopwatch_0_dp_enable 1 3 1 N 100
preplace netloc button_0_Q 1 2 1 N 60
preplace netloc axi_uart_bridge_M_AXI 1 2 1 N 240
preplace netloc uart_UART 1 2 3 NJ 340 NJ 340 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 N 240
levelinfo -pg 1 0 180 480 760 1080 1260
pagesize -pg 1 -db -bbox -sgen -150 0 1380 390
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-257,-252",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -90 -y -230 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 420 -y -230 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 420 -y -50 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -230
levelinfo -pg 1 -90 420 610
pagesize -pg 1 -db -bbox -sgen -230 -540 610 140
"
}
0
