# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv" \
"../../../../../SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
