
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b55992, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: overall.v
Parsing SystemVerilog input from `overall.v' to AST representation.
Generating RTLIL representation for module `\systolic_top_uart_4parallel_q8_24'.
Warning: wire '\states[0].state' is assigned in a block at overall.v:486.17-486.46.
Warning: wire '\states[0].k' is assigned in a block at overall.v:487.17-487.43.
Warning: wire '\states[0].busy' is assigned in a block at overall.v:488.17-488.46.
Warning: wire '\states[0].partial_sum' is assigned in a block at overall.v:489.17-489.53.
Warning: wire '\states[1].state' is assigned in a block at overall.v:486.17-486.46.
Warning: wire '\states[1].k' is assigned in a block at overall.v:487.17-487.43.
Warning: wire '\states[1].busy' is assigned in a block at overall.v:488.17-488.46.
Warning: wire '\states[1].partial_sum' is assigned in a block at overall.v:489.17-489.53.
Warning: wire '\states[2].state' is assigned in a block at overall.v:486.17-486.46.
Warning: wire '\states[2].k' is assigned in a block at overall.v:487.17-487.43.
Warning: wire '\states[2].busy' is assigned in a block at overall.v:488.17-488.46.
Warning: wire '\states[2].partial_sum' is assigned in a block at overall.v:489.17-489.53.
Warning: wire '\states[3].state' is assigned in a block at overall.v:486.17-486.46.
Warning: wire '\states[3].k' is assigned in a block at overall.v:487.17-487.43.
Warning: wire '\states[3].busy' is assigned in a block at overall.v:488.17-488.46.
Warning: wire '\states[3].partial_sum' is assigned in a block at overall.v:489.17-489.53.
Warning: wire '$unnamed_block$14.rx_st_tmp' is assigned in a block at overall.v:509.13-509.30.
Warning: wire '$unnamed_block$14.tx_st_tmp' is assigned in a block at overall.v:510.13-510.30.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:328.21-328.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:329.21-329.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:330.21-330.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:331.21-331.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:334.17-334.54.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:338.25-338.62.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:342.21-342.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:343.21-343.50.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:345.25-345.41.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:375.21-375.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:376.21-376.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:377.21-377.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:378.21-378.46.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:379.21-379.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:380.21-380.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:382.21-382.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:383.21-383.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:386.17-386.54.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:388.21-388.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:389.21-389.50.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:391.25-391.52.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:392.25-392.57.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:394.25-394.41.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:396.25-396.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:397.25-397.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:398.25-398.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:399.25-399.47.
overall.v:0: ERROR: Failed to resolve identifier \systolic_array$func$overall for width detection!
