// Seed: 2832000940
program module_0 (
    input tri  id_0,
    input tri1 id_1
);
endprogram
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  logic id_3;
  assign id_3 = id_1;
  bit id_4, id_5, id_6, id_7 = (1);
  wire id_8;
  notif1 primCall (id_0, id_8, id_5);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  initial begin : LABEL_0
    @(posedge id_1 or posedge id_7) id_7 = 1 == -1;
    $clog2(95);
    ;
    return id_5;
    if (1) if (1) id_0 <= ~id_1;
    id_4 = -1'b0;
  end
endmodule
