===============================================================================
Module : testbench
===============================================================================
SCORE  LINE   TOGGLE BRANCH 
 56.46  99.62  13.31 --     

Source File(s) : 

/afs/umich.edu/user/b/r/brenf/group9w20/testbench/rs_testbench.sv

Module self-instances :

SCORE  LINE   TOGGLE BRANCH NAME      
 56.46  99.62  13.31 --     testbench 



-------------------------------------------------------------------------------
Line Coverage for Module : testbench

             Line No.   Total   Covered  Percent
TOTAL                      526      524    99.62
ALWAYS             19        3        3   100.00
ROUTINE            26        3        1    33.33
ROUTINE            34        6        6   100.00
ROUTINE            44        8        8   100.00
ROUTINE            57       20       20   100.00
INITIAL            85      486      486   100.00

18                          always begin
19         2/2          		#10;
20         1/1          		clock = ~clock;
21                      	end
22                      
23                      	function finish_assert;
24                      		input in;
25                      		begin
26         1/1          			if(~in) begin
27         0/1     ==>  				$error("\n***FAILED***\n\n");
28         0/1     ==>  				$finish;
29                      			end
                        MISSING_ELSE
30                      		end
31                      	endfunction
32                      
33                      	task check_empty;
34         1/1          		finish_assert(~rs_full);
35         1/1          		for (int i = 0; i < `NUM_ADDERS; i++) begin
36         1/1          			finish_assert(~rs_to_func.adders[i].valid);
37         1/1          			finish_assert(~rs_to_func.mults[i].valid);
38         1/1          			finish_assert(~rs_to_func.branches[i].valid);
39         1/1          			finish_assert(~rs_to_func.loads[i].valid);
40                      		end
41                      	endtask
42                      
43                      	task inc_disp;
44         1/1          		dispatched_stations[0].dest_prf += 4;
45         1/1          		dispatched_stations[1].dest_prf += 4;
46         1/1          		dispatched_stations[2].dest_prf += 4;
47         1/1          		dispatched_stations[3].dest_prf += 4;
48         1/1          		dispatched_stations[0].op1_value = $random;
49         1/1          		dispatched_stations[1].op1_value = $random;
50         1/1          		dispatched_stations[2].op1_value = $random;
51         1/1          		dispatched_stations[3].op1_value = $random;
52                      	endtask
53                      
54                      	function check;
55                        		input [15:0] valid_in;
56                        		begin
57         1/1              		for (int i = 0; i < `NUM_ADDERS; i++) begin
58                      				logic [3:0] found;
59         1/1          				found = {~valid_in[i + 12], ~valid_in[i + 8], ~valid_in[i + 4], ~valid_in[i]};
60         1/1          				finish_assert(rs_to_func.adders[i].valid == valid_in[i]);
61         1/1          				finish_assert(rs_to_func.mults[i].valid == valid_in[i + 4]);
62         1/1          				finish_assert(rs_to_func.branches[i].valid == valid_in[i + 8]);
63         1/1          				finish_assert(rs_to_func.loads[i].valid == valid_in[i + 12]);
64         1/1          				for (int k = 0; k < 37; k++) begin
65         1/1          					if (rs_to_func.adders[i].valid && rs_to_func.adders[i].dest_prf == req[k]) begin
66         1/1          						reqDone[k] = 1'b1;
67         1/1          						found[0] = 1'b1;
68         1/1          					end else if (rs_to_func.mults[i].valid && rs_to_func.mults[i].dest_prf == req[k]) begin
69         1/1          						reqDone[k] = 1'b1;
70         1/1          						found[1] = 1'b1;
71         1/1          					end else if (rs_to_func.branches[i].valid && rs_to_func.branches[i].dest_prf == req[k]) begin
72         1/1          						reqDone[k] = 1'b1;
73         1/1          						found[2] = 1'b1;
74         1/1          					end else if (rs_to_func.loads[i].valid && rs_to_func.loads[i].dest_prf == req[k]) begin
75         1/1          						reqDone[k] = 1'b1;
76         1/1          						found[3] = 1'b1;
77                      					end
                        MISSING_ELSE
78                      				end
79         1/1          				finish_assert(&found);
80                      			end
81                        		end
82                      	endfunction
83                      	
84                      	initial begin
85         1/1          		$monitor("Dispatch valid: %b%b%b%b | CDB valid: %b%b%b%b | Avail func: %h%h%h%h | Funct valid: %b %b %b %b",
86                      			dispatched_stations[0].valid, dispatched_stations[1].valid, dispatched_stations[2].valid, dispatched_stations[3].valid,
87                      			cdb_input[0].valid, cdb_input[1].valid, cdb_input[2].valid, cdb_input[3].valid, 
88                      			avail_func_units.adders_free, avail_func_units.mults_free, avail_func_units.branches_free, avail_func_units.loads_free,
89                      			rs_to_func.adders[0].valid, rs_to_func.adders[1].valid, rs_to_func.adders[2].valid, rs_to_func.adders[3].valid);
90         1/1          		reset = 1;
91         1/1          		clock = 0;
92         1/1          		dispatched_stations = 0;
93         1/1          		cdb_input = 0;
94         1/1          		avail_func_units = 0;
95                      
96                      		//reset module
97         2/2          		@(negedge clock);
98         1/1          		reset = 0;
99                      
100        2/2          		@(negedge clock);
101        1/1          		check_empty();
102                     
103                     		//**************************** ADD TESTS ********************************//
104                     
105        1/1          		dispatched_stations[0] = {
106                     			`TRUE,
107                     			`FALSE,
108                     			32'd3,
109                     			`FALSE,
110                     			32'd2,
111                     			6'h01,
112                     			ADD,
113                     			ALU_ADD
114                     		};
115                     
116        2/2          		@(negedge clock);
117        1/1          		check_empty();
118                     
119        1/1          		dispatched_stations[0].valid = `FALSE;
120        1/1          		dispatched_stations[1] = {
121                     			`TRUE,
122                     			`TRUE,
123                     			32'd3,
124                     			`FALSE,
125                     			32'd4,
126                     			6'h02,
127                     			ADD,
128                     			ALU_ADD
129                     		};
130                     
131                     		//still no valid instructions
132        2/2          		@(negedge clock);
133        1/1          		check_empty();
134                     
135        1/1          		dispatched_stations[0].valid = `FALSE;
136        1/1          		dispatched_stations[1] = {
137                     			`TRUE,
138                     			`TRUE,
139                     			32'd3,
140                     			`TRUE,
141                     			32'd4,
142                     			6'h03,
143                     			ADD,
144                     			ALU_ADD
145                     		};
146                     
147        2/2          		@(negedge clock);
148        1/1          		check_empty();
149                     
150        1/1          		avail_func_units.adders_free = 4'b0110;
151        1/1          		dispatched_stations[0].valid = `FALSE;
152        1/1          		dispatched_stations[1].valid = `FALSE;
153                     
154                     		//check to make sure only commits instructions that are ready
155        2/2          		@(posedge clock);
156        1/1          		finish_assert(~rs_full);
157        1/1          		finish_assert(~rs_to_func.adders[0].valid);
158        1/1          		finish_assert(~rs_to_func.adders[3].valid);
159        1/1          		finish_assert(~rs_to_func.adders[1].valid);
160        1/1          		finish_assert(rs_to_func.adders[2].valid);
161        1/1          		finish_assert(rs_to_func.adders[2] == {
162                     			`TRUE,
163                     			32'd3,
164                     			32'd4,
165                     			6'h03,
166                     			ALU_ADD
167                     		});
168        1/1          		for (int i = 2; i < `NUM_ADDERS; i++) begin
169        1/1          			finish_assert(~rs_to_func.mults[i].valid);
170        1/1          			finish_assert(~rs_to_func.branches[i].valid);
171        1/1          			finish_assert(~rs_to_func.loads[i].valid);
172                     		end
173                     
174        1/1          		@(negedge clock)
175        1/1          		avail_func_units.adders_free = 4'b0001;
176        1/1          		avail_func_units.mults_free = 4'b1110;
177        1/1          		cdb_input[0] = {
178                     			`TRUE,
179                     			6'h02,
180                     			32'd32
181                     		};
182        1/1          		cdb_input[1] = {
183                     			`TRUE,
184                     			6'h03,
185                     			32'd35
186                     		};
187        1/1          		cdb_input[2] = {
188                     			`TRUE,
189                     			6'h04,
190                     			32'd37
191                     		};
192                     
193                     		//shouldn't output anything until cycle after cdb update
194        2/2          		@(posedge clock);
195        1/1          		check_empty();
196                     
197                     		//check that it doesnt commit more instructions than alu's are available
198        2/2          		@(posedge clock);
199        1/1          		finish_assert(~rs_full);
200        1/1          		finish_assert(rs_to_func.adders[0] == {
201                     			`TRUE,
202                     			32'h23,
203                     			32'h20,
204                     			6'h01,
205                     			ALU_ADD
206                     		});
207        1/1          		finish_assert(~rs_to_func.adders[1].valid);
208        1/1          		finish_assert(~rs_to_func.adders[3].valid);
209        1/1          		finish_assert(~rs_to_func.adders[2].valid);
210        1/1          		for (int i = 1; i < `NUM_ADDERS; i++) begin
211        1/1          			finish_assert(~rs_to_func.mults[i].valid);
212        1/1          			finish_assert(~rs_to_func.branches[i].valid);
213        1/1          			finish_assert(~rs_to_func.loads[i].valid);
214                     		end
215                     
216        2/2          		@(negedge clock);
217        1/1          		avail_func_units.adders_free = 4'b0000;
218        1/1          		cdb_input[0].valid = `FALSE;
219        1/1          		cdb_input[1].valid = `FALSE;
220        1/1          		cdb_input[2].valid = `FALSE;
221                     
222                     		//cant execute if no ready functional units
223        2/2          		@(posedge clock);
224        1/1          		check_empty();
225                     
226        1/1          		@(negedge clock)
227        1/1          		dispatched_stations[0] = {
228                     			`TRUE,
229                     			`TRUE,
230                     			32'd9,
231                     			`FALSE,
232                     			32'd3,
233                     			6'h04,
234                     			ADD,
235                     			ALU_ADD
236                     		};
237        1/1          		cdb_input[0] = {
238                     			`TRUE,
239                     			6'h03,
240                     			32'd8
241                     		};
242        1/1          		avail_func_units.adders_free = 4'b0101;
243                     
244                     		//can accept data and output data in the same cycle
245        2/2          		@(posedge clock);
246        1/1          		finish_assert(~rs_full);
247        1/1          		finish_assert(rs_to_func.adders[2] == {
248                     			`TRUE,
249                     			32'd3,
250                     			32'h25,
251                     			6'h02,
252                     			ALU_ADD
253                     		});
254        1/1          		finish_assert(~rs_to_func.adders[1].valid);
255        1/1          		finish_assert(~rs_to_func.adders[3].valid);
256        1/1          		finish_assert(~rs_to_func.adders[0].valid);
257        1/1          		for (int i = 1; i < `NUM_ADDERS; i++) begin
258        1/1          			finish_assert(~rs_to_func.mults[i].valid);
259        1/1          			finish_assert(~rs_to_func.branches[i].valid);
260        1/1          			finish_assert(~rs_to_func.loads[i].valid);
261                     		end
262                     
263        2/2          		@(negedge clock);
264        1/1          		cdb_input[0].valid = `FALSE;
265        1/1          		dispatched_stations[0].valid = `FALSE;
266                     
267                     		//can accept an instruction and read its value from cdb at the same time
268        2/2          		@(posedge clock);
269        1/1          		finish_assert(~rs_full);
270        1/1          		finish_assert(rs_to_func.adders[2] == {
271                     			`TRUE,
272                     			32'd9,
273                     			32'd8,
274                     			6'h04,
275                     			ALU_ADD
276                     		});
277        1/1          		finish_assert(~rs_to_func.adders[1].valid);
278        1/1          		finish_assert(~rs_to_func.adders[3].valid);
279        1/1          		finish_assert(~rs_to_func.adders[0].valid);
280        1/1          		for (int i = 1; i < `NUM_ADDERS; i++) begin
281        1/1          			finish_assert(~rs_to_func.mults[i].valid);
282        1/1          			finish_assert(~rs_to_func.branches[i].valid);
283        1/1          			finish_assert(~rs_to_func.loads[i].valid);
284                     		end
285        2/2          		@(negedge clock);
286        1/1          		check_empty();
287                     
288                     		//**************************** MULT TESTS ********************************//
289                     
290        1/1          		avail_func_units.mults_free = 4'b0000;
291                     
292        1/1          		dispatched_stations[0] = {
293                     			`TRUE,
294                     			`FALSE,
295                     			32'd3,
296                     			`FALSE,
297                     			32'd2,
298                     			6'h01,
299                     			MULT,
300                     			ALU_MUL
301                     		};
302                     
303        2/2          		@(negedge clock);
304        1/1          		check_empty();
305                     
306        1/1          		dispatched_stations[0].valid = `FALSE;
307        1/1          		dispatched_stations[1] = {
308                     			`TRUE,
309                     			`TRUE,
310                     			32'd3,
311                     			`FALSE,
312                     			32'd4,
313                     			6'h02,
314                     			MULT,
315                     			ALU_MUL
316                     		};
317                     
318                     		//still no valid instructions
319        2/2          		@(negedge clock);
320        1/1          		check_empty();
321                     
322        1/1          		dispatched_stations[0].valid = `FALSE;
323        1/1          		dispatched_stations[1] = {
324                     			`TRUE,
325                     			`TRUE,
326                     			32'd3,
327                     			`TRUE,
328                     			32'd4,
329                     			6'h03,
330                     			MULT,
331                     			ALU_MUL
332                     		};
333                     
334        2/2          		@(negedge clock);
335        1/1          		check_empty();
336                     
337        1/1          		avail_func_units.mults_free = 4'b0110;
338        1/1          		dispatched_stations[0].valid = `FALSE;
339        1/1          		dispatched_stations[1].valid = `FALSE;
340                     
341                     		//check to make sure only commits instructions that are ready
342        2/2          		@(posedge clock);
343        1/1          		finish_assert(~rs_full);
344        1/1          		finish_assert(~rs_to_func.mults[0].valid);
345        1/1          		finish_assert(~rs_to_func.mults[3].valid);
346        1/1          		finish_assert(~rs_to_func.mults[1].valid);
347        1/1          		finish_assert(rs_to_func.mults[2].valid);
348        1/1          		finish_assert(rs_to_func.mults[2] == {
349                     			`TRUE,
350                     			32'd3,
351                     			32'd4,
352                     			6'h03,
353                     			ALU_MUL
354                     		});
355        1/1          		for (int i = 2; i < `NUM_MULTS; i++) begin
356        1/1          			finish_assert(~rs_to_func.adders[i].valid);
357        1/1          			finish_assert(~rs_to_func.branches[i].valid);
358        1/1          			finish_assert(~rs_to_func.loads[i].valid);
359                     		end
360                     
361        1/1          		@(negedge clock)
362        1/1          		avail_func_units.mults_free = 4'b0001;
363        1/1          		avail_func_units.adders_free = 4'b1110;
364        1/1          		cdb_input[0] = {
365                     			`TRUE,
366                     			6'h02,
367                     			32'd32
368                     		};
369        1/1          		cdb_input[1] = {
370                     			`TRUE,
371                     			6'h03,
372                     			32'd35
373                     		};
374        1/1          		cdb_input[2] = {
375                     			`TRUE,
376                     			6'h04,
377                     			32'd37
378                     		};
379                     
380                     		//shouldn't output anything until cycle after cdb update
381        2/2          		@(posedge clock);
382        1/1          		check_empty();
383                     
384                     		//check that it doesnt commit more instructions than alu's are available
385        2/2          		@(posedge clock);
386        1/1          		finish_assert(~rs_full);
387        1/1          		finish_assert(rs_to_func.mults[0] == {
388                     			`TRUE,
389                     			32'h23,
390                     			32'h20,
391                     			6'h01,
392                     			ALU_MUL
393                     		});
394        1/1          		finish_assert(~rs_to_func.mults[1].valid);
395        1/1          		finish_assert(~rs_to_func.mults[3].valid);
396        1/1          		finish_assert(~rs_to_func.mults[2].valid);
397        1/1          		for (int i = 1; i < `NUM_MULTS; i++) begin
398        1/1          			finish_assert(~rs_to_func.adders[i].valid);
399        1/1          			finish_assert(~rs_to_func.branches[i].valid);
400        1/1          			finish_assert(~rs_to_func.loads[i].valid);
401                     		end
402                     
403        2/2          		@(negedge clock);
404        1/1          		avail_func_units.mults_free = 4'b0000;
405        1/1          		cdb_input[0].valid = `FALSE;
406        1/1          		cdb_input[1].valid = `FALSE;
407        1/1          		cdb_input[2].valid = `FALSE;
408                     
409                     		//cant execute if no ready functional units
410        2/2          		@(posedge clock);
411        1/1          		check_empty();
412                     
413        1/1          		@(negedge clock)
414        1/1          		dispatched_stations[0] = {
415                     			`TRUE,
416                     			`TRUE,
417                     			32'd9,
418                     			`FALSE,
419                     			32'd3,
420                     			6'h04,
421                     			MULT,
422                     			ALU_MUL
423                     		};
424        1/1          		cdb_input[0] = {
425                     			`TRUE,
426                     			6'h03,
427                     			32'd8
428                     		};
429        1/1          		avail_func_units.mults_free = 4'b0101;
430                     
431                     		//can accept data and output data in the same cycle
432        2/2          		@(posedge clock);
433        1/1          		finish_assert(~rs_full);
434        1/1          		finish_assert(rs_to_func.mults[2] == {
435                     			`TRUE,
436                     			32'd3,
437                     			32'h25,
438                     			6'h02,
439                     			ALU_MUL
440                     		});
441        1/1          		finish_assert(~rs_to_func.mults[1].valid);
442        1/1          		finish_assert(~rs_to_func.mults[3].valid);
443        1/1          		finish_assert(~rs_to_func.mults[0].valid);
444        1/1          		for (int i = 1; i < `NUM_MULTS; i++) begin
445        1/1          			finish_assert(~rs_to_func.adders[i].valid);
446        1/1          			finish_assert(~rs_to_func.branches[i].valid);
447        1/1          			finish_assert(~rs_to_func.loads[i].valid);
448                     		end
449                     
450        2/2          		@(negedge clock);
451        1/1          		cdb_input[0].valid = `FALSE;
452        1/1          		dispatched_stations[0].valid = `FALSE;
453                     
454                     		//can accept an instruction and read its value from cdb at the same time
455        2/2          		@(posedge clock);
456        1/1          		finish_assert(~rs_full);
457        1/1          		finish_assert(rs_to_func.mults[2] == {
458                     			`TRUE,
459                     			32'd9,
460                     			32'd8,
461                     			6'h04,
462                     			ALU_MUL
463                     		});
464        1/1          		finish_assert(~rs_to_func.mults[1].valid);
465        1/1          		finish_assert(~rs_to_func.mults[3].valid);
466        1/1          		finish_assert(~rs_to_func.mults[0].valid);
467        1/1          		for (int i = 1; i < `NUM_MULTS; i++) begin
468        1/1          			finish_assert(~rs_to_func.adders[i].valid);
469        1/1          			finish_assert(~rs_to_func.branches[i].valid);
470        1/1          			finish_assert(~rs_to_func.loads[i].valid);
471                     		end
472        2/2          		@(negedge clock);
473        1/1          		check_empty();
474                     
475                     		//**************************** BRANCH TESTS ********************************//
476                     
477        1/1          		avail_func_units.branches_free = 4'b0000;
478                     
479        1/1          		dispatched_stations[0] = {
480                     			`TRUE,
481                     			`FALSE,
482                     			32'd3,
483                     			`FALSE,
484                     			32'd2,
485                     			6'h01,
486                     			BRANCH,
487                     			ALU_BR
488                     		};
489                     
490        2/2          		@(negedge clock);
491        1/1          		check_empty();
492                     
493        1/1          		dispatched_stations[0].valid = `FALSE;
494        1/1          		dispatched_stations[1] = {
495                     			`TRUE,
496                     			`TRUE,
497                     			32'd3,
498                     			`FALSE,
499                     			32'd4,
500                     			6'h02,
501                     			BRANCH,
502                     			ALU_BR
503                     		};
504                     
505                     		//still no valid instructions
506        2/2          		@(negedge clock);
507        1/1          		check_empty();
508                     
509        1/1          		dispatched_stations[0].valid = `FALSE;
510        1/1          		dispatched_stations[1] = {
511                     			`TRUE,
512                     			`TRUE,
513                     			32'd3,
514                     			`TRUE,
515                     			32'd4,
516                     			6'h03,
517                     			BRANCH,
518                     			ALU_BR
519                     		};
520                     
521        2/2          		@(negedge clock);
522        1/1          		check_empty();
523                     
524        1/1          		avail_func_units.branches_free = 4'b0110;
525        1/1          		dispatched_stations[0].valid = `FALSE;
526        1/1          		dispatched_stations[1].valid = `FALSE;
527                     
528                     		//check to make sure only commits instructions that are ready
529        2/2          		@(posedge clock);
530        1/1          		finish_assert(~rs_full);
531        1/1          		finish_assert(~rs_to_func.branches[0].valid);
532        1/1          		finish_assert(~rs_to_func.branches[3].valid);
533        1/1          		finish_assert(~rs_to_func.branches[1].valid);
534        1/1          		finish_assert(rs_to_func.branches[2].valid);
535        1/1          		finish_assert(rs_to_func.branches[2] == {
536                     			`TRUE,
537                     			32'd3,
538                     			32'd4,
539                     			6'h03,
540                     			ALU_BR
541                     		});
542        1/1          		for (int i = 2; i < `NUM_BRANCHES; i++) begin
543        1/1          			finish_assert(~rs_to_func.mults[i].valid);
544        1/1          			finish_assert(~rs_to_func.adders[i].valid);
545        1/1          			finish_assert(~rs_to_func.loads[i].valid);
546                     		end
547                     
548        1/1          		@(negedge clock)
549        1/1          		avail_func_units.branches_free = 4'b0001;
550        1/1          		avail_func_units.mults_free = 4'b1110;
551        1/1          		cdb_input[0] = {
552                     			`TRUE,
553                     			6'h02,
554                     			32'd32
555                     		};
556        1/1          		cdb_input[1] = {
557                     			`TRUE,
558                     			6'h03,
559                     			32'd35
560                     		};
561        1/1          		cdb_input[2] = {
562                     			`TRUE,
563                     			6'h04,
564                     			32'd37
565                     		};
566                     
567                     		//shouldn't output anything until cycle after cdb update
568        2/2          		@(posedge clock);
569        1/1          		check_empty();
570                     
571                     		//check that it doesnt commit more instructions than alu's are available
572        2/2          		@(posedge clock);
573        1/1          		finish_assert(~rs_full);
574        1/1          		finish_assert(rs_to_func.branches[0] == {
575                     			`TRUE,
576                     			32'h23,
577                     			32'h20,
578                     			6'h01,
579                     			ALU_BR
580                     		});
581        1/1          		finish_assert(~rs_to_func.branches[1].valid);
582        1/1          		finish_assert(~rs_to_func.branches[3].valid);
583        1/1          		finish_assert(~rs_to_func.branches[2].valid);
584        1/1          		for (int i = 1; i < `NUM_BRANCHES; i++) begin
585        1/1          			finish_assert(~rs_to_func.mults[i].valid);
586        1/1          			finish_assert(~rs_to_func.adders[i].valid);
587        1/1          			finish_assert(~rs_to_func.loads[i].valid);
588                     		end
589                     
590        2/2          		@(negedge clock);
591        1/1          		avail_func_units.branches_free = 4'b0000;
592        1/1          		cdb_input[0].valid = `FALSE;
593        1/1          		cdb_input[1].valid = `FALSE;
594        1/1          		cdb_input[2].valid = `FALSE;
595                     
596                     		//cant execute if no ready functional units
597        2/2          		@(posedge clock);
598        1/1          		check_empty();
599                     
600        1/1          		@(negedge clock)
601        1/1          		dispatched_stations[0] = {
602                     			`TRUE,
603                     			`TRUE,
604                     			32'd9,
605                     			`FALSE,
606                     			32'd3,
607                     			6'h04,
608                     			BRANCH,
609                     			ALU_BR
610                     		};
611        1/1          		cdb_input[0] = {
612                     			`TRUE,
613                     			6'h03,
614                     			32'd8
615                     		};
616        1/1          		avail_func_units.branches_free = 4'b0101;
617                     
618                     		//can accept data and output data in the same cycle
619        2/2          		@(posedge clock);
620        1/1          		finish_assert(~rs_full);
621        1/1          		finish_assert(rs_to_func.branches[2] == {
622                     			`TRUE,
623                     			32'd3,
624                     			32'h25,
625                     			6'h02,
626                     			ALU_BR
627                     		});
628        1/1          		finish_assert(~rs_to_func.branches[1].valid);
629        1/1          		finish_assert(~rs_to_func.branches[3].valid);
630        1/1          		finish_assert(~rs_to_func.branches[0].valid);
631        1/1          		for (int i = 1; i < `NUM_BRANCHES; i++) begin
632        1/1          			finish_assert(~rs_to_func.mults[i].valid);
633        1/1          			finish_assert(~rs_to_func.adders[i].valid);
634        1/1          			finish_assert(~rs_to_func.loads[i].valid);
635                     		end
636                     
637        2/2          		@(negedge clock);
638        1/1          		cdb_input[0].valid = `FALSE;
639        1/1          		dispatched_stations[0].valid = `FALSE;
640                     
641                     		//can accept an instruction and read its value from cdb at the same time
642        2/2          		@(posedge clock);
643        1/1          		finish_assert(~rs_full);
644        1/1          		finish_assert(rs_to_func.branches[2] == {
645                     			`TRUE,
646                     			32'd9,
647                     			32'd8,
648                     			6'h04,
649                     			ALU_BR
650                     		});
651        1/1          		finish_assert(~rs_to_func.branches[1].valid);
652        1/1          		finish_assert(~rs_to_func.branches[3].valid);
653        1/1          		finish_assert(~rs_to_func.branches[0].valid);
654        1/1          		for (int i = 1; i < `NUM_BRANCHES; i++) begin
655        1/1          			finish_assert(~rs_to_func.mults[i].valid);
656        1/1          			finish_assert(~rs_to_func.adders[i].valid);
657        1/1          			finish_assert(~rs_to_func.loads[i].valid);
658                     		end
659        2/2          		@(negedge clock);
660        1/1          		check_empty();
661                     
662                     		//**************************** LOAD TESTS ********************************//
663                     
664        1/1          		avail_func_units.loads_free = 4'b0000;
665                     
666        1/1          		dispatched_stations[0] = {
667                     			`TRUE,
668                     			`FALSE,
669                     			32'd3,
670                     			`FALSE,
671                     			32'd2,
672                     			6'h01,
673                     			LOAD,
674                     			ALU_SW
675                     		};
676                     
677        2/2          		@(negedge clock);
678        1/1          		check_empty();
679                     
680        1/1          		dispatched_stations[0].valid = `FALSE;
681        1/1          		dispatched_stations[1] = {
682                     			`TRUE,
683                     			`TRUE,
684                     			32'd3,
685                     			`FALSE,
686                     			32'd4,
687                     			6'h02,
688                     			LOAD,
689                     			ALU_SW
690                     		};
691                     
692                     		//still no valid instructions
693        2/2          		@(negedge clock);
694        1/1          		check_empty();
695                     
696        1/1          		dispatched_stations[0].valid = `FALSE;
697        1/1          		dispatched_stations[1] = {
698                     			`TRUE,
699                     			`TRUE,
700                     			32'd3,
701                     			`TRUE,
702                     			32'd4,
703                     			6'h03,
704                     			LOAD,
705                     			ALU_SW
706                     		};
707                     
708        2/2          		@(negedge clock);
709        1/1          		check_empty();
710                     
711        1/1          		avail_func_units.loads_free = 4'b0110;
712        1/1          		dispatched_stations[0].valid = `FALSE;
713        1/1          		dispatched_stations[1].valid = `FALSE;
714                     
715                     		//check to make sure only commits instructions that are ready
716        2/2          		@(posedge clock);
717        1/1          		finish_assert(~rs_full);
718        1/1          		finish_assert(~rs_to_func.loads[0].valid);
719        1/1          		finish_assert(~rs_to_func.loads[3].valid);
720        1/1          		finish_assert(~rs_to_func.loads[1].valid);
721        1/1          		finish_assert(rs_to_func.loads[2].valid);
722        1/1          		finish_assert(rs_to_func.loads[2] == {
723                     			`TRUE,
724                     			32'd3,
725                     			32'd4,
726                     			6'h03,
727                     			ALU_SW
728                     		});
729        1/1          		for (int i = 2; i < `NUM_LOADS; i++) begin
730        1/1          			finish_assert(~rs_to_func.mults[i].valid);
731        1/1          			finish_assert(~rs_to_func.branches[i].valid);
732        1/1          			finish_assert(~rs_to_func.adders[i].valid);
733                     		end
734                     
735        1/1          		@(negedge clock)
736        1/1          		avail_func_units.loads_free = 4'b0001;
737        1/1          		avail_func_units.mults_free = 4'b1110;
738        1/1          		cdb_input[0] = {
739                     			`TRUE,
740                     			6'h02,
741                     			32'd32
742                     		};
743        1/1          		cdb_input[1] = {
744                     			`TRUE,
745                     			6'h03,
746                     			32'd35
747                     		};
748        1/1          		cdb_input[2] = {
749                     			`TRUE,
750                     			6'h04,
751                     			32'd37
752                     		};
753                     
754                     		//shouldn't output anything until cycle after cdb update
755        2/2          		@(posedge clock);
756        1/1          		check_empty();
757                     
758                     		//check that it doesnt commit more instructions than alu's are available
759        2/2          		@(posedge clock);
760        1/1          		finish_assert(~rs_full);
761        1/1          		finish_assert(rs_to_func.loads[0] == {
762                     			`TRUE,
763                     			32'h23,
764                     			32'h20,
765                     			6'h01,
766                     			ALU_SW
767                     		});
768        1/1          		finish_assert(~rs_to_func.loads[1].valid);
769        1/1          		finish_assert(~rs_to_func.loads[3].valid);
770        1/1          		finish_assert(~rs_to_func.loads[2].valid);
771        1/1          		for (int i = 1; i < `NUM_LOADS; i++) begin
772        1/1          			finish_assert(~rs_to_func.mults[i].valid);
773        1/1          			finish_assert(~rs_to_func.branches[i].valid);
774        1/1          			finish_assert(~rs_to_func.adders[i].valid);
775                     		end
776                     
777        2/2          		@(negedge clock);
778        1/1          		avail_func_units.loads_free = 4'b0000;
779        1/1          		cdb_input[0].valid = `FALSE;
780        1/1          		cdb_input[1].valid = `FALSE;
781        1/1          		cdb_input[2].valid = `FALSE;
782                     
783                     		//cant execute if no ready functional units
784        2/2          		@(posedge clock);
785        1/1          		check_empty();
786                     
787        1/1          		@(negedge clock)
788        1/1          		dispatched_stations[0] = {
789                     			`TRUE,
790                     			`TRUE,
791                     			32'd9,
792                     			`FALSE,
793                     			32'd3,
794                     			6'h04,
795                     			LOAD,
796                     			ALU_SW
797                     		};
798        1/1          		cdb_input[0] = {
799                     			`TRUE,
800                     			6'h03,
801                     			32'd8
802                     		};
803        1/1          		avail_func_units.loads_free = 4'b0101;
804                     
805                     		//can accept data and output data in the same cycle
806        2/2          		@(posedge clock);
807        1/1          		finish_assert(~rs_full);
808        1/1          		finish_assert(rs_to_func.loads[2] == {
809                     			`TRUE,
810                     			32'd3,
811                     			32'h25,
812                     			6'h02,
813                     			ALU_SW
814                     		});
815        1/1          		finish_assert(~rs_to_func.loads[1].valid);
816        1/1          		finish_assert(~rs_to_func.loads[3].valid);
817        1/1          		finish_assert(~rs_to_func.loads[0].valid);
818        1/1          		for (int i = 1; i < `NUM_LOADS; i++) begin
819        1/1          			finish_assert(~rs_to_func.mults[i].valid);
820        1/1          			finish_assert(~rs_to_func.branches[i].valid);
821        1/1          			finish_assert(~rs_to_func.adders[i].valid);
822                     		end
823                     
824        2/2          		@(negedge clock);
825        1/1          		cdb_input[0].valid = `FALSE;
826        1/1          		dispatched_stations[0].valid = `FALSE;
827                     
828                     		//can accept an instruction and read its value from cdb at the same time
829        2/2          		@(posedge clock);
830        1/1          		finish_assert(~rs_full);
831        1/1          		finish_assert(rs_to_func.loads[2] == {
832                     			`TRUE,
833                     			32'd9,
834                     			32'd8,
835                     			6'h04,
836                     			ALU_SW
837                     		});
838        1/1          		finish_assert(~rs_to_func.loads[1].valid);
839        1/1          		finish_assert(~rs_to_func.loads[3].valid);
840        1/1          		finish_assert(~rs_to_func.loads[0].valid);
841        1/1          		for (int i = 1; i < `NUM_LOADS; i++) begin
842        1/1          			finish_assert(~rs_to_func.mults[i].valid);
843        1/1          			finish_assert(~rs_to_func.branches[i].valid);
844        1/1          			finish_assert(~rs_to_func.adders[i].valid);
845                     		end
846        2/2          		@(negedge clock);
847        1/1          		check_empty();
848                     
849                     		//**************************** FILLING RS TESTS ********************************//
850        1/1          		dispatched_stations[0] = {
851                     			`TRUE,
852                     			`TRUE,
853                     			$random,
854                     			`FALSE,
855                     			32'd6,
856                     			6'h00,
857                     			ADD,
858                     			ALU_ADD
859                     		};
860        1/1          		dispatched_stations[1] = {
861                     			`TRUE,
862                     			`TRUE,
863                     			$random,
864                     			`FALSE,
865                     			32'd6,
866                     			6'h01,
867                     			MULT,
868                     			ALU_MUL
869                     		};
870        1/1          		dispatched_stations[2] = {
871                     			`TRUE,
872                     			`TRUE,
873                     			$random,
874                     			`FALSE,
875                     			32'd6,
876                     			6'h02,
877                     			BRANCH,
878                     			ALU_ADD
879                     		};
880        1/1          		dispatched_stations[3] = {
881                     			`TRUE,
882                     			`TRUE,
883                     			$random,
884                     			`FALSE,
885                     			32'd6,
886                     			6'h03,
887                     			LOAD,
888                     			ALU_REM
889                     		};
890                     
891        1/1          		avail_func_units = {
892                     			4'hf,
893                     			4'hf,
894                     			4'hf,
895                     			4'hf
896                     		};
897        2/2          		@(negedge clock);
898        1/1          		check_empty();
899                     
900        1/1          		inc_disp();
901                     
902        2/2          		@(negedge clock);
903        1/1          		check_empty();
904                     		
905        1/1          		inc_disp();
906                     		
907        2/2          		@(negedge clock);
908        1/1          		check_empty();
909                     		
910        1/1          		inc_disp();
911                     		
912        2/2          		@(negedge clock);
913        1/1          		check_empty();
914                     		
915        1/1          		inc_disp();
916                     		
917        2/2          		@(negedge clock);
918        1/1          		check_empty();
919                     		
920        1/1          		inc_disp();
921                     		
922        2/2          		@(negedge clock);
923        1/1          		check_empty();
924                     		
925        1/1          		inc_disp();
926                     		
927        2/2          		@(negedge clock);
928        1/1          		check_empty();
929                     		
930        1/1          		dispatched_stations[0].dest_prf += 4;
931        1/1          		dispatched_stations[1].valid = `FALSE;
932        1/1          		dispatched_stations[2].valid = `FALSE;
933        1/1          		dispatched_stations[3].valid = `FALSE;
934                     
935        2/2          		@(negedge clock);
936        1/1          		dispatched_stations[0].valid = `FALSE;
937                     
938                     		//will throw error when rs is full
939        2/2          		@(posedge clock);
940        1/1          		finish_assert(rs_full);
941                     		
942        2/2          		@(negedge clock);
943        1/1          		cdb_input[2] = {
944                     			`TRUE,
945                     			6'h06,
946                     			$random
947                     		};
948                     
949                     		//send bogus invalid instuctions
950        2/2          		@(negedge clock);
951        1/1          		cdb_input[0].value = $random;
952        1/1          		cdb_input[1].value = $random;
953        1/1          		cdb_input[2].value = $random;
954        1/1          		cdb_input[3].value = $random;
955        1/1          		dispatched_stations[0].dest_prf = 6'd47;
956        1/1          		dispatched_stations[0].dest_prf = 6'd48;
957        1/1          		dispatched_stations[0].dest_prf = 6'd49;
958        1/1          		dispatched_stations[0].dest_prf = 6'd50;
959                     
960                     		//make sure it outputs all instructions available
961        2/2          		@(posedge clock);
962        1/1          		check(16'hffff);
963                     
964        2/2          		@(negedge clock);
965        1/1          		finish_assert(~rs_full);
966        1/1          		cdb_input[2].value = $random;
967        1/1          		dispatched_stations[0].valid = `TRUE;
968        1/1          		dispatched_stations[0].dest_prf = 6'h32;
969        1/1          		dispatched_stations[1].valid = `TRUE;
970        1/1          		dispatched_stations[1].dest_prf = 6'h33;
971        1/1          		dispatched_stations[2].valid = `TRUE;
972        1/1          		dispatched_stations[2].dest_prf = 6'h34;
973        1/1          		dispatched_stations[3].valid = `TRUE;
974        1/1          		dispatched_stations[3].dest_prf = 6'h35;
975        1/1          		avail_func_units = {
976                     			4'h4,
977                     			4'h4,
978                     			4'h4,
979                     			4'h4
980                     		};
981                     
982                     		//make sure can input again once not full anymore
983        2/2          		@(posedge clock);
984        1/1          		finish_assert(~rs_full);
985        1/1          		check(16'h4444);
986                     
987        2/2          		@(negedge clock);
988        1/1          		cdb_input[2].valid = `FALSE;
989        1/1          		cdb_input[2].value = $random;
990        1/1          		inc_disp();
991        1/1          		avail_func_units = {
992                     			4'h0,
993                     			4'h0,
994                     			4'h0,
995                     			4'h0
996                     		};
997                     		
998                     
999                     		//can overwrite old data and still retrieve it.
1000       2/2          		@(posedge clock);
1001       1/1          		check_empty();
1002                    
1003       2/2          		@(negedge clock);
1004       1/1          		dispatched_stations[0].valid = `FALSE;
1005       1/1          		dispatched_stations[1].valid = `FALSE;
1006       1/1          		dispatched_stations[2].valid = `FALSE;
1007       1/1          		dispatched_stations[3].valid = `FALSE;
1008       1/1          		avail_func_units = {
1009                    			4'hf,
1010                    			4'hf,
1011                    			4'hf,
1012                    			4'hf
1013                    		};
1014       1/1          		cdb_input[2].valid = `TRUE;
1015       1/1          		cdb_input[2].value = $random;
1016                    
1017       2/2          		@(posedge clock);
1018       1/1          		finish_assert(~rs_full);
1019       1/1          		check(16'hdddf);
1020                    
1021       2/2          		@(posedge clock);
1022       1/1          		finish_assert(~rs_full);
1023       1/1          		check(16'h8888);
1024                    
1025       2/2          		@(posedge clock);
1026       1/1          		check_empty();
1027       1/1          		finish_assert(&reqDone);
1028                    
1029       1/1          		$display("\n***PASSED***\n\n");
1030       1/1          		$finish;

-------------------------------------------------------------------------------
Toggle Coverage for Module : testbench
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      556   74      13.31   
Total Bits 0->1 278   55      19.78   
Total Bits 1->0 278   19      6.83    

                               
Signals          9   6  66.67  
Signal Bits      556 74 13.31  
Signal Bits 0->1 278 55 19.78  
Signal Bits 1->0 278 19 6.83   

Signal Details
                                    Toggle Toggle 1->0 Toggle 0->1 
reset                               No     Yes         No          
clock                               Yes    Yes         Yes         
rs_full                             Yes    Yes         Yes         
avail_func_units.loads_free[3:0]    Yes    Yes         Yes         
avail_func_units.branches_free[3:0] Yes    Yes         Yes         
avail_func_units.mults_free[3:0]    Yes    Yes         Yes         
avail_func_units.adders_free[3:0]   Yes    Yes         Yes         
req[36:0][5:0]                      No     No          No          
reqDone[36:0]                       No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 56.46  99.62  13.31 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 75.29  99.48  26.39 100.00 


Module : 

SCORE  LINE   TOGGLE BRANCH NAME      
 56.46  99.62  13.31 --     testbench 


Parent : 

none
----------------


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME 
 74.91  97.87  26.87 100.00 rs   



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : priority_selector
===============================================================================
SCORE  LINE   TOGGLE BRANCH 
 56.94 --      56.94 --     

Source File(s) : 

/afs/umich.edu/user/b/r/brenf/group9w20/verilog/ps.v

Module self-instances :

SCORE  LINE   TOGGLE BRANCH NAME                      
 14.47 --      14.47 --     testbench.rs.ps_rs_add    
 14.61 --      14.61 --     testbench.rs.ps_rs_mult   
 14.61 --      14.61 --     testbench.rs.ps_rs_branch 
 14.89 --      14.89 --     testbench.rs.ps_rs_load   
 41.28 --      41.28 --     testbench.rs.rsps         
 58.43 --      58.43 --     testbench.rs.ps_fu_add    
 58.43 --      58.43 --     testbench.rs.ps_fu_mult   
 58.43 --      58.43 --     testbench.rs.ps_fu_branch 
 58.43 --      58.43 --     testbench.rs.ps_fu_load   



-------------------------------------------------------------------------------
Toggle Coverage for Module : priority_selector ( parameter REQS=4,WIDTH=32 + REQS=4,WIDTH=32 ) 
Toggle Coverage for Module self-instances : 
testbench.rs.rsps
----------------
SCORE  TOGGLE 
 41.28  41.28 

testbench.rs.ps_rs_add
----------------
SCORE  TOGGLE 
 14.47  14.47 

testbench.rs.ps_rs_mult
----------------
SCORE  TOGGLE 
 14.61  14.61 

testbench.rs.ps_rs_branch
----------------
SCORE  TOGGLE 
 14.61  14.61 

testbench.rs.ps_rs_load
----------------
SCORE  TOGGLE 
 14.89  14.89 

                Total Covered Percent 
Totals          8     2       25.00   
Total Bits      1410  782     55.46   
Total Bits 0->1 705   391     55.46   
Total Bits 1->0 705   391     55.46   

                              
Ports          4   2   50.00  
Port Bits      386 254 65.80  
Port Bits 0->1 193 127 65.80  
Port Bits 1->0 193 127 65.80  

                                 
Signals          4    0   0.00   
Signal Bits      1024 528 51.56  
Signal Bits 0->1 512  264 51.56  
Signal Bits 1->0 512  264 51.56  

Port Details
                 Toggle Toggle 1->0 Toggle 0->1 Direction 
req[13:0]        Yes    Yes         Yes         INPUT     
req[16:14]       No     No          No          INPUT     
req[31:17]       Yes    Yes         Yes         INPUT     
gnt[31:0]        Yes    Yes         Yes         OUTPUT    
gnt_bus[3:0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[5:4]     No     No          No          OUTPUT    
gnt_bus[9:6]     Yes    Yes         Yes         OUTPUT    
gnt_bus[11:10]   No     No          No          OUTPUT    
gnt_bus[13:12]   Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14]   No     No          No          OUTPUT    
gnt_bus[17:16]   Yes    Yes         Yes         OUTPUT    
gnt_bus[18]      No     No          No          OUTPUT    
gnt_bus[19]      Yes    Yes         Yes         OUTPUT    
gnt_bus[20]      No     No          No          OUTPUT    
gnt_bus[21]      Yes    Yes         Yes         OUTPUT    
gnt_bus[22]      No     No          No          OUTPUT    
gnt_bus[23]      Yes    Yes         Yes         OUTPUT    
gnt_bus[24]      No     No          No          OUTPUT    
gnt_bus[34:25]   Yes    Yes         Yes         OUTPUT    
gnt_bus[35]      No     No          No          OUTPUT    
gnt_bus[38:36]   Yes    Yes         Yes         OUTPUT    
gnt_bus[39]      No     No          No          OUTPUT    
gnt_bus[40]      Yes    Yes         Yes         OUTPUT    
gnt_bus[41]      No     No          No          OUTPUT    
gnt_bus[42]      Yes    Yes         Yes         OUTPUT    
gnt_bus[43]      No     No          No          OUTPUT    
gnt_bus[44]      Yes    Yes         Yes         OUTPUT    
gnt_bus[45]      No     No          No          OUTPUT    
gnt_bus[46]      Yes    Yes         Yes         OUTPUT    
gnt_bus[48:47]   No     No          No          OUTPUT    
gnt_bus[50:49]   Yes    Yes         Yes         OUTPUT    
gnt_bus[52:51]   No     No          No          OUTPUT    
gnt_bus[54:53]   Yes    Yes         Yes         OUTPUT    
gnt_bus[67:55]   No     No          No          OUTPUT    
gnt_bus[71:68]   Yes    Yes         Yes         OUTPUT    
gnt_bus[73:72]   No     No          No          OUTPUT    
gnt_bus[75:74]   Yes    Yes         Yes         OUTPUT    
gnt_bus[78:76]   No     No          No          OUTPUT    
gnt_bus[80:79]   Yes    Yes         Yes         OUTPUT    
gnt_bus[81]      No     No          No          OUTPUT    
gnt_bus[82]      Yes    Yes         Yes         OUTPUT    
gnt_bus[83]      No     No          No          OUTPUT    
gnt_bus[84]      Yes    Yes         Yes         OUTPUT    
gnt_bus[85]      No     No          No          OUTPUT    
gnt_bus[86]      Yes    Yes         Yes         OUTPUT    
gnt_bus[87]      No     No          No          OUTPUT    
gnt_bus[90:88]   Yes    Yes         Yes         OUTPUT    
gnt_bus[91]      No     No          No          OUTPUT    
gnt_bus[94:92]   Yes    Yes         Yes         OUTPUT    
gnt_bus[96:95]   No     No          No          OUTPUT    
gnt_bus[99:97]   Yes    Yes         Yes         OUTPUT    
gnt_bus[100]     No     No          No          OUTPUT    
gnt_bus[101]     Yes    Yes         Yes         OUTPUT    
gnt_bus[102]     No     No          No          OUTPUT    
gnt_bus[103]     Yes    Yes         Yes         OUTPUT    
gnt_bus[104]     No     No          No          OUTPUT    
gnt_bus[105]     Yes    Yes         Yes         OUTPUT    
gnt_bus[106]     No     No          No          OUTPUT    
gnt_bus[107]     Yes    Yes         Yes         OUTPUT    
gnt_bus[108]     No     No          No          OUTPUT    
gnt_bus[109]     Yes    Yes         Yes         OUTPUT    
gnt_bus[110]     No     No          No          OUTPUT    
gnt_bus[111]     Yes    Yes         Yes         OUTPUT    
gnt_bus[114:112] No     No          No          OUTPUT    
gnt_bus[116:115] Yes    Yes         Yes         OUTPUT    
gnt_bus[118:117] No     No          No          OUTPUT    
gnt_bus[119]     Yes    Yes         Yes         OUTPUT    
gnt_bus[127:120] No     No          No          OUTPUT    
empty            Yes    Yes         Yes         OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[13:0]        Yes    Yes         Yes         
tmp_reqs[16:14]       No     No          No          
tmp_reqs[46:17]       Yes    Yes         Yes         
tmp_reqs[49:47]       No     No          No          
tmp_reqs[77:50]       Yes    Yes         Yes         
tmp_reqs[79:78]       No     No          No          
tmp_reqs[94:80]       Yes    Yes         Yes         
tmp_reqs[95]          No     No          No          
tmp_reqs[110:96]      Yes    Yes         Yes         
tmp_reqs[112:111]     No     No          No          
tmp_reqs[126:113]     Yes    Yes         Yes         
tmp_reqs[127]         No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[3:0]         Yes    Yes         Yes         
tmp_gnts[5:4]         No     No          No          
tmp_gnts[9:6]         Yes    Yes         Yes         
tmp_gnts[11:10]       No     No          No          
tmp_gnts[13:12]       Yes    Yes         Yes         
tmp_gnts[15:14]       No     No          No          
tmp_gnts[17:16]       Yes    Yes         Yes         
tmp_gnts[18]          No     No          No          
tmp_gnts[19]          Yes    Yes         Yes         
tmp_gnts[20]          No     No          No          
tmp_gnts[21]          Yes    Yes         Yes         
tmp_gnts[22]          No     No          No          
tmp_gnts[23]          Yes    Yes         Yes         
tmp_gnts[24]          No     No          No          
tmp_gnts[32:25]       Yes    Yes         Yes         
tmp_gnts[33]          No     No          No          
tmp_gnts[35:34]       Yes    Yes         Yes         
tmp_gnts[40:36]       No     No          No          
tmp_gnts[42:41]       Yes    Yes         Yes         
tmp_gnts[44:43]       No     No          No          
tmp_gnts[46:45]       Yes    Yes         Yes         
tmp_gnts[48:47]       No     No          No          
tmp_gnts[49]          Yes    Yes         Yes         
tmp_gnts[50]          No     No          No          
tmp_gnts[51]          Yes    Yes         Yes         
tmp_gnts[52]          No     No          No          
tmp_gnts[53]          Yes    Yes         Yes         
tmp_gnts[54]          No     No          No          
tmp_gnts[55]          Yes    Yes         Yes         
tmp_gnts[56]          No     No          No          
tmp_gnts[64:57]       Yes    Yes         Yes         
tmp_gnts[67:65]       No     No          No          
tmp_gnts[71:68]       Yes    Yes         Yes         
tmp_gnts[73:72]       No     No          No          
tmp_gnts[75:74]       Yes    Yes         Yes         
tmp_gnts[78:76]       No     No          No          
tmp_gnts[80:79]       Yes    Yes         Yes         
tmp_gnts[81]          No     No          No          
tmp_gnts[82]          Yes    Yes         Yes         
tmp_gnts[83]          No     No          No          
tmp_gnts[84]          Yes    Yes         Yes         
tmp_gnts[85]          No     No          No          
tmp_gnts[86]          Yes    Yes         Yes         
tmp_gnts[87]          No     No          No          
tmp_gnts[90:88]       Yes    Yes         Yes         
tmp_gnts[91]          No     No          No          
tmp_gnts[94:92]       Yes    Yes         Yes         
tmp_gnts[95]          No     No          No          
tmp_gnts[96]          Yes    Yes         Yes         
tmp_gnts[102:97]      No     No          No          
tmp_gnts[104:103]     Yes    Yes         Yes         
tmp_gnts[106:105]     No     No          No          
tmp_gnts[108:107]     Yes    Yes         Yes         
tmp_gnts[111:109]     No     No          No          
tmp_gnts[112]         Yes    Yes         Yes         
tmp_gnts[113]         No     No          No          
tmp_gnts[114]         Yes    Yes         Yes         
tmp_gnts[115]         No     No          No          
tmp_gnts[116]         Yes    Yes         Yes         
tmp_gnts[117]         No     No          No          
tmp_gnts[118]         Yes    Yes         Yes         
tmp_gnts[119]         No     No          No          
tmp_gnts[126:120]     Yes    Yes         Yes         
tmp_gnts[127]         No     No          No          
tmp_gnts_rev[6:0]     Yes    Yes         Yes         
tmp_gnts_rev[7]       No     No          No          
tmp_gnts_rev[8]       Yes    Yes         Yes         
tmp_gnts_rev[9]       No     No          No          
tmp_gnts_rev[10]      Yes    Yes         Yes         
tmp_gnts_rev[11]      No     No          No          
tmp_gnts_rev[12]      Yes    Yes         Yes         
tmp_gnts_rev[13]      No     No          No          
tmp_gnts_rev[15:14]   Yes    Yes         Yes         
tmp_gnts_rev[17:16]   No     No          No          
tmp_gnts_rev[19:18]   Yes    Yes         Yes         
tmp_gnts_rev[21:20]   No     No          No          
tmp_gnts_rev[25:22]   Yes    Yes         Yes         
tmp_gnts_rev[27:26]   No     No          No          
tmp_gnts_rev[38:28]   Yes    Yes         Yes         
tmp_gnts_rev[39]      No     No          No          
tmp_gnts_rev[40]      Yes    Yes         Yes         
tmp_gnts_rev[41]      No     No          No          
tmp_gnts_rev[42]      Yes    Yes         Yes         
tmp_gnts_rev[43]      No     No          No          
tmp_gnts_rev[44]      Yes    Yes         Yes         
tmp_gnts_rev[45]      No     No          No          
tmp_gnts_rev[46]      Yes    Yes         Yes         
tmp_gnts_rev[48:47]   No     No          No          
tmp_gnts_rev[50:49]   Yes    Yes         Yes         
tmp_gnts_rev[52:51]   No     No          No          
tmp_gnts_rev[54:53]   Yes    Yes         Yes         
tmp_gnts_rev[59:55]   No     No          No          
tmp_gnts_rev[61:60]   Yes    Yes         Yes         
tmp_gnts_rev[62]      No     No          No          
tmp_gnts_rev[63]      Yes    Yes         Yes         
tmp_gnts_rev[64]      No     No          No          
tmp_gnts_rev[67:65]   Yes    Yes         Yes         
tmp_gnts_rev[68]      No     No          No          
tmp_gnts_rev[71:69]   Yes    Yes         Yes         
tmp_gnts_rev[72]      No     No          No          
tmp_gnts_rev[73]      Yes    Yes         Yes         
tmp_gnts_rev[74]      No     No          No          
tmp_gnts_rev[75]      Yes    Yes         Yes         
tmp_gnts_rev[76]      No     No          No          
tmp_gnts_rev[77]      Yes    Yes         Yes         
tmp_gnts_rev[78]      No     No          No          
tmp_gnts_rev[80:79]   Yes    Yes         Yes         
tmp_gnts_rev[83:81]   No     No          No          
tmp_gnts_rev[85:84]   Yes    Yes         Yes         
tmp_gnts_rev[87:86]   No     No          No          
tmp_gnts_rev[91:88]   Yes    Yes         Yes         
tmp_gnts_rev[94:92]   No     No          No          
tmp_gnts_rev[95]      Yes    Yes         Yes         
tmp_gnts_rev[96]      No     No          No          
tmp_gnts_rev[103:97]  Yes    Yes         Yes         
tmp_gnts_rev[104]     No     No          No          
tmp_gnts_rev[105]     Yes    Yes         Yes         
tmp_gnts_rev[106]     No     No          No          
tmp_gnts_rev[107]     Yes    Yes         Yes         
tmp_gnts_rev[108]     No     No          No          
tmp_gnts_rev[109]     Yes    Yes         Yes         
tmp_gnts_rev[110]     No     No          No          
tmp_gnts_rev[111]     Yes    Yes         Yes         
tmp_gnts_rev[114:112] No     No          No          
tmp_gnts_rev[116:115] Yes    Yes         Yes         
tmp_gnts_rev[118:117] No     No          No          
tmp_gnts_rev[120:119] Yes    Yes         Yes         
tmp_gnts_rev[126:121] No     No          No          
tmp_gnts_rev[127]     Yes    Yes         Yes         


-------------------------------------------------------------------------------
Toggle Coverage for Module : priority_selector ( parameter REQS=4,WIDTH=4 ) 
Toggle Coverage for Module self-instances : 
testbench.rs.ps_fu_add
----------------
SCORE  TOGGLE 
 58.43  58.43 

testbench.rs.ps_fu_mult
----------------
SCORE  TOGGLE 
 58.43  58.43 

testbench.rs.ps_fu_branch
----------------
SCORE  TOGGLE 
 58.43  58.43 

testbench.rs.ps_fu_load
----------------
SCORE  TOGGLE 
 58.43  58.43 

                Total Covered Percent 
Totals          8     3       37.50   
Total Bits      178   104     58.43   
Total Bits 0->1 89    52      58.43   
Total Bits 1->0 89    52      58.43   

                            
Ports          4  3  75.00  
Port Bits      50 32 64.00  
Port Bits 0->1 25 16 64.00  
Port Bits 1->0 25 16 64.00  

                               
Signals          4   0  0.00   
Signal Bits      128 72 56.25  
Signal Bits 0->1 64  36 56.25  
Signal Bits 1->0 64  36 56.25  

Port Details
               Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0]       Yes    Yes         Yes         INPUT     
gnt[3:0]       Yes    Yes         Yes         OUTPUT    
gnt_bus[0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[1]     No     No          No          OUTPUT    
gnt_bus[5:2]   Yes    Yes         Yes         OUTPUT    
gnt_bus[9:6]   No     No          No          OUTPUT    
gnt_bus[10]    Yes    Yes         Yes         OUTPUT    
gnt_bus[12:11] No     No          No          OUTPUT    
gnt_bus[13]    Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14] No     No          No          OUTPUT    
empty          Yes    Yes         Yes         OUTPUT    

Signal Details
                    Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[10:0]      Yes    Yes         Yes         
tmp_reqs[11]        No     No          No          
tmp_reqs[14:12]     Yes    Yes         Yes         
tmp_reqs[15]        No     No          No          
tmp_reqs_rev[15:0]  No     No          No          
tmp_gnts[0]         Yes    Yes         Yes         
tmp_gnts[1]         No     No          No          
tmp_gnts[3:2]       Yes    Yes         Yes         
tmp_gnts[4]         No     No          No          
tmp_gnts[10:5]      Yes    Yes         Yes         
tmp_gnts[12:11]     No     No          No          
tmp_gnts[14:13]     Yes    Yes         Yes         
tmp_gnts[15]        No     No          No          
tmp_gnts_rev[1:0]   Yes    Yes         Yes         
tmp_gnts_rev[2]     No     No          No          
tmp_gnts_rev[6:3]   Yes    Yes         Yes         
tmp_gnts_rev[8:7]   No     No          No          
tmp_gnts_rev[11:9]  Yes    Yes         Yes         
tmp_gnts_rev[12]    No     No          No          
tmp_gnts_rev[14:13] Yes    Yes         Yes         
tmp_gnts_rev[15]    No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_add
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 14.47 --      14.47 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 16.93 --      16.93 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 23.44 --      23.44 --     foo[0].psel 
 25.00 --      25.00 --     foo[1].psel 
 17.19 --      17.19 --     foo[2].psel 
 15.62 --      15.62 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_add
                Total Covered Percent 
Totals          8     1       12.50   
Total Bits      1410  204     14.47   
Total Bits 0->1 705   102     14.47   
Total Bits 1->0 705   102     14.47   

                             
Ports          4   1  25.00  
Port Bits      386 66 17.10  
Port Bits 0->1 193 33 17.10  
Port Bits 1->0 193 33 17.10  

                                 
Signals          4    0   0.00   
Signal Bits      1024 138 13.48  
Signal Bits 0->1 512  69  13.48  
Signal Bits 1->0 512  69  13.48  

Port Details
                 Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]         Yes    Yes         Yes         INPUT     
req[16:2]        No     No          No          INPUT     
req[17]          Yes    Yes         Yes         INPUT     
req[18]          No     No          No          INPUT     
req[19]          Yes    Yes         Yes         INPUT     
req[20]          No     No          No          INPUT     
req[21]          Yes    Yes         Yes         INPUT     
req[22]          No     No          No          INPUT     
req[23]          Yes    Yes         Yes         INPUT     
req[24]          No     No          No          INPUT     
req[25]          Yes    Yes         Yes         INPUT     
req[26]          No     No          No          INPUT     
req[27]          Yes    Yes         Yes         INPUT     
req[28]          No     No          No          INPUT     
req[29]          Yes    Yes         Yes         INPUT     
req[30]          No     No          No          INPUT     
req[31]          Yes    Yes         Yes         INPUT     
gnt[1:0]         Yes    Yes         Yes         OUTPUT    
gnt[16:2]        No     No          No          OUTPUT    
gnt[17]          Yes    Yes         Yes         OUTPUT    
gnt[18]          No     No          No          OUTPUT    
gnt[19]          Yes    Yes         Yes         OUTPUT    
gnt[20]          No     No          No          OUTPUT    
gnt[21]          Yes    Yes         Yes         OUTPUT    
gnt[22]          No     No          No          OUTPUT    
gnt[23]          Yes    Yes         Yes         OUTPUT    
gnt[24]          No     No          No          OUTPUT    
gnt[25]          Yes    Yes         Yes         OUTPUT    
gnt[26]          No     No          No          OUTPUT    
gnt[27]          Yes    Yes         Yes         OUTPUT    
gnt[28]          No     No          No          OUTPUT    
gnt[29]          Yes    Yes         Yes         OUTPUT    
gnt[30]          No     No          No          OUTPUT    
gnt[31]          Yes    Yes         Yes         OUTPUT    
gnt_bus[1:0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[26:2]    No     No          No          OUTPUT    
gnt_bus[27]      Yes    Yes         Yes         OUTPUT    
gnt_bus[28]      No     No          No          OUTPUT    
gnt_bus[29]      Yes    Yes         Yes         OUTPUT    
gnt_bus[30]      No     No          No          OUTPUT    
gnt_bus[32:31]   Yes    Yes         Yes         OUTPUT    
gnt_bus[48:33]   No     No          No          OUTPUT    
gnt_bus[49]      Yes    Yes         Yes         OUTPUT    
gnt_bus[52:50]   No     No          No          OUTPUT    
gnt_bus[53]      Yes    Yes         Yes         OUTPUT    
gnt_bus[88:54]   No     No          No          OUTPUT    
gnt_bus[89]      Yes    Yes         Yes         OUTPUT    
gnt_bus[92:90]   No     No          No          OUTPUT    
gnt_bus[93]      Yes    Yes         Yes         OUTPUT    
gnt_bus[114:94]  No     No          No          OUTPUT    
gnt_bus[115]     Yes    Yes         Yes         OUTPUT    
gnt_bus[118:116] No     No          No          OUTPUT    
gnt_bus[119]     Yes    Yes         Yes         OUTPUT    
gnt_bus[127:120] No     No          No          OUTPUT    
empty            Yes    Yes         Yes         OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[1:0]         Yes    Yes         Yes         
tmp_reqs[16:2]        No     No          No          
tmp_reqs[17]          Yes    Yes         Yes         
tmp_reqs[18]          No     No          No          
tmp_reqs[19]          Yes    Yes         Yes         
tmp_reqs[20]          No     No          No          
tmp_reqs[21]          Yes    Yes         Yes         
tmp_reqs[22]          No     No          No          
tmp_reqs[23]          Yes    Yes         Yes         
tmp_reqs[24]          No     No          No          
tmp_reqs[25]          Yes    Yes         Yes         
tmp_reqs[26]          No     No          No          
tmp_reqs[27]          Yes    Yes         Yes         
tmp_reqs[28]          No     No          No          
tmp_reqs[29]          Yes    Yes         Yes         
tmp_reqs[30]          No     No          No          
tmp_reqs[32:31]       Yes    Yes         Yes         
tmp_reqs[33]          No     No          No          
tmp_reqs[34]          Yes    Yes         Yes         
tmp_reqs[35]          No     No          No          
tmp_reqs[36]          Yes    Yes         Yes         
tmp_reqs[37]          No     No          No          
tmp_reqs[38]          Yes    Yes         Yes         
tmp_reqs[39]          No     No          No          
tmp_reqs[40]          Yes    Yes         Yes         
tmp_reqs[41]          No     No          No          
tmp_reqs[42]          Yes    Yes         Yes         
tmp_reqs[43]          No     No          No          
tmp_reqs[44]          Yes    Yes         Yes         
tmp_reqs[45]          No     No          No          
tmp_reqs[46]          Yes    Yes         Yes         
tmp_reqs[61:47]       No     No          No          
tmp_reqs[64:62]       Yes    Yes         Yes         
tmp_reqs[80:65]       No     No          No          
tmp_reqs[81]          Yes    Yes         Yes         
tmp_reqs[82]          No     No          No          
tmp_reqs[83]          Yes    Yes         Yes         
tmp_reqs[84]          No     No          No          
tmp_reqs[85]          Yes    Yes         Yes         
tmp_reqs[86]          No     No          No          
tmp_reqs[87]          Yes    Yes         Yes         
tmp_reqs[88]          No     No          No          
tmp_reqs[89]          Yes    Yes         Yes         
tmp_reqs[90]          No     No          No          
tmp_reqs[91]          Yes    Yes         Yes         
tmp_reqs[92]          No     No          No          
tmp_reqs[93]          Yes    Yes         Yes         
tmp_reqs[95:94]       No     No          No          
tmp_reqs[96]          Yes    Yes         Yes         
tmp_reqs[97]          No     No          No          
tmp_reqs[98]          Yes    Yes         Yes         
tmp_reqs[99]          No     No          No          
tmp_reqs[100]         Yes    Yes         Yes         
tmp_reqs[101]         No     No          No          
tmp_reqs[102]         Yes    Yes         Yes         
tmp_reqs[103]         No     No          No          
tmp_reqs[104]         Yes    Yes         Yes         
tmp_reqs[105]         No     No          No          
tmp_reqs[106]         Yes    Yes         Yes         
tmp_reqs[107]         No     No          No          
tmp_reqs[108]         Yes    Yes         Yes         
tmp_reqs[127:109]     No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[1:0]         Yes    Yes         Yes         
tmp_gnts[26:2]        No     No          No          
tmp_gnts[27]          Yes    Yes         Yes         
tmp_gnts[28]          No     No          No          
tmp_gnts[29]          Yes    Yes         Yes         
tmp_gnts[30]          No     No          No          
tmp_gnts[32:31]       Yes    Yes         Yes         
tmp_gnts[33]          No     No          No          
tmp_gnts[34]          Yes    Yes         Yes         
tmp_gnts[41:35]       No     No          No          
tmp_gnts[42]          Yes    Yes         Yes         
tmp_gnts[45:43]       No     No          No          
tmp_gnts[46]          Yes    Yes         Yes         
tmp_gnts[61:47]       No     No          No          
tmp_gnts[64:62]       Yes    Yes         Yes         
tmp_gnts[88:65]       No     No          No          
tmp_gnts[89]          Yes    Yes         Yes         
tmp_gnts[92:90]       No     No          No          
tmp_gnts[93]          Yes    Yes         Yes         
tmp_gnts[95:94]       No     No          No          
tmp_gnts[96]          Yes    Yes         Yes         
tmp_gnts[103:97]      No     No          No          
tmp_gnts[104]         Yes    Yes         Yes         
tmp_gnts[107:105]     No     No          No          
tmp_gnts[108]         Yes    Yes         Yes         
tmp_gnts[127:109]     No     No          No          
tmp_gnts_rev[0]       Yes    Yes         Yes         
tmp_gnts_rev[1]       No     No          No          
tmp_gnts_rev[2]       Yes    Yes         Yes         
tmp_gnts_rev[3]       No     No          No          
tmp_gnts_rev[4]       Yes    Yes         Yes         
tmp_gnts_rev[29:5]    No     No          No          
tmp_gnts_rev[33:30]   Yes    Yes         Yes         
tmp_gnts_rev[48:34]   No     No          No          
tmp_gnts_rev[49]      Yes    Yes         Yes         
tmp_gnts_rev[52:50]   No     No          No          
tmp_gnts_rev[53]      Yes    Yes         Yes         
tmp_gnts_rev[60:54]   No     No          No          
tmp_gnts_rev[61]      Yes    Yes         Yes         
tmp_gnts_rev[62]      No     No          No          
tmp_gnts_rev[63]      Yes    Yes         Yes         
tmp_gnts_rev[65:64]   No     No          No          
tmp_gnts_rev[66]      Yes    Yes         Yes         
tmp_gnts_rev[69:67]   No     No          No          
tmp_gnts_rev[70]      Yes    Yes         Yes         
tmp_gnts_rev[94:71]   No     No          No          
tmp_gnts_rev[95]      Yes    Yes         Yes         
tmp_gnts_rev[114:96]  No     No          No          
tmp_gnts_rev[115]     Yes    Yes         Yes         
tmp_gnts_rev[118:116] No     No          No          
tmp_gnts_rev[119]     Yes    Yes         Yes         
tmp_gnts_rev[126:120] No     No          No          
tmp_gnts_rev[127]     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_mult
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 14.61 --      14.61 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 16.84 --      16.84 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 25.00 --      25.00 --     foo[0].psel 
 21.88 --      21.88 --     foo[1].psel 
 15.62 --      15.62 --     foo[2].psel 
 17.19 --      17.19 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_mult
                Total Covered Percent 
Totals          8     1       12.50   
Total Bits      1410  206     14.61   
Total Bits 0->1 705   103     14.61   
Total Bits 1->0 705   103     14.61   

                             
Ports          4   1  25.00  
Port Bits      386 64 16.58  
Port Bits 0->1 193 32 16.58  
Port Bits 1->0 193 32 16.58  

                                 
Signals          4    0   0.00   
Signal Bits      1024 142 13.87  
Signal Bits 0->1 512  71  13.87  
Signal Bits 1->0 512  71  13.87  

Port Details
                Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0]        Yes    Yes         Yes         INPUT     
req[3]          No     No          No          INPUT     
req[4]          Yes    Yes         Yes         INPUT     
req[5]          No     No          No          INPUT     
req[6]          Yes    Yes         Yes         INPUT     
req[7]          No     No          No          INPUT     
req[8]          Yes    Yes         Yes         INPUT     
req[9]          No     No          No          INPUT     
req[10]         Yes    Yes         Yes         INPUT     
req[11]         No     No          No          INPUT     
req[12]         Yes    Yes         Yes         INPUT     
req[30:13]      No     No          No          INPUT     
req[31]         Yes    Yes         Yes         INPUT     
gnt[2:0]        Yes    Yes         Yes         OUTPUT    
gnt[3]          No     No          No          OUTPUT    
gnt[4]          Yes    Yes         Yes         OUTPUT    
gnt[5]          No     No          No          OUTPUT    
gnt[6]          Yes    Yes         Yes         OUTPUT    
gnt[7]          No     No          No          OUTPUT    
gnt[8]          Yes    Yes         Yes         OUTPUT    
gnt[9]          No     No          No          OUTPUT    
gnt[10]         Yes    Yes         Yes         OUTPUT    
gnt[11]         No     No          No          OUTPUT    
gnt[12]         Yes    Yes         Yes         OUTPUT    
gnt[30:13]      No     No          No          OUTPUT    
gnt[31]         Yes    Yes         Yes         OUTPUT    
gnt_bus[2:0]    Yes    Yes         Yes         OUTPUT    
gnt_bus[5:3]    No     No          No          OUTPUT    
gnt_bus[6]      Yes    Yes         Yes         OUTPUT    
gnt_bus[7]      No     No          No          OUTPUT    
gnt_bus[8]      Yes    Yes         Yes         OUTPUT    
gnt_bus[11:9]   No     No          No          OUTPUT    
gnt_bus[12]     Yes    Yes         Yes         OUTPUT    
gnt_bus[30:13]  No     No          No          OUTPUT    
gnt_bus[32:31]  Yes    Yes         Yes         OUTPUT    
gnt_bus[35:33]  No     No          No          OUTPUT    
gnt_bus[36]     Yes    Yes         Yes         OUTPUT    
gnt_bus[67:37]  No     No          No          OUTPUT    
gnt_bus[68]     Yes    Yes         Yes         OUTPUT    
gnt_bus[69]     No     No          No          OUTPUT    
gnt_bus[70]     Yes    Yes         Yes         OUTPUT    
gnt_bus[73:71]  No     No          No          OUTPUT    
gnt_bus[74]     Yes    Yes         Yes         OUTPUT    
gnt_bus[97:75]  No     No          No          OUTPUT    
gnt_bus[98]     Yes    Yes         Yes         OUTPUT    
gnt_bus[127:99] No     No          No          OUTPUT    
empty           Yes    Yes         Yes         OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[2:0]         Yes    Yes         Yes         
tmp_reqs[3]           No     No          No          
tmp_reqs[4]           Yes    Yes         Yes         
tmp_reqs[5]           No     No          No          
tmp_reqs[6]           Yes    Yes         Yes         
tmp_reqs[7]           No     No          No          
tmp_reqs[8]           Yes    Yes         Yes         
tmp_reqs[9]           No     No          No          
tmp_reqs[10]          Yes    Yes         Yes         
tmp_reqs[11]          No     No          No          
tmp_reqs[12]          Yes    Yes         Yes         
tmp_reqs[30:13]       No     No          No          
tmp_reqs[32:31]       Yes    Yes         Yes         
tmp_reqs[50:33]       No     No          No          
tmp_reqs[51]          Yes    Yes         Yes         
tmp_reqs[52]          No     No          No          
tmp_reqs[53]          Yes    Yes         Yes         
tmp_reqs[54]          No     No          No          
tmp_reqs[55]          Yes    Yes         Yes         
tmp_reqs[56]          No     No          No          
tmp_reqs[57]          Yes    Yes         Yes         
tmp_reqs[58]          No     No          No          
tmp_reqs[59]          Yes    Yes         Yes         
tmp_reqs[60]          No     No          No          
tmp_reqs[64:61]       Yes    Yes         Yes         
tmp_reqs[65]          No     No          No          
tmp_reqs[66]          Yes    Yes         Yes         
tmp_reqs[67]          No     No          No          
tmp_reqs[68]          Yes    Yes         Yes         
tmp_reqs[69]          No     No          No          
tmp_reqs[70]          Yes    Yes         Yes         
tmp_reqs[71]          No     No          No          
tmp_reqs[72]          Yes    Yes         Yes         
tmp_reqs[73]          No     No          No          
tmp_reqs[74]          Yes    Yes         Yes         
tmp_reqs[95:75]       No     No          No          
tmp_reqs[96]          Yes    Yes         Yes         
tmp_reqs[114:97]      No     No          No          
tmp_reqs[115]         Yes    Yes         Yes         
tmp_reqs[116]         No     No          No          
tmp_reqs[117]         Yes    Yes         Yes         
tmp_reqs[118]         No     No          No          
tmp_reqs[119]         Yes    Yes         Yes         
tmp_reqs[120]         No     No          No          
tmp_reqs[121]         Yes    Yes         Yes         
tmp_reqs[122]         No     No          No          
tmp_reqs[123]         Yes    Yes         Yes         
tmp_reqs[124]         No     No          No          
tmp_reqs[125]         Yes    Yes         Yes         
tmp_reqs[127:126]     No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[2:0]         Yes    Yes         Yes         
tmp_gnts[5:3]         No     No          No          
tmp_gnts[6]           Yes    Yes         Yes         
tmp_gnts[7]           No     No          No          
tmp_gnts[8]           Yes    Yes         Yes         
tmp_gnts[11:9]        No     No          No          
tmp_gnts[12]          Yes    Yes         Yes         
tmp_gnts[30:13]       No     No          No          
tmp_gnts[32:31]       Yes    Yes         Yes         
tmp_gnts[58:33]       No     No          No          
tmp_gnts[59]          Yes    Yes         Yes         
tmp_gnts[60]          No     No          No          
tmp_gnts[64:61]       Yes    Yes         Yes         
tmp_gnts[67:65]       No     No          No          
tmp_gnts[68]          Yes    Yes         Yes         
tmp_gnts[69]          No     No          No          
tmp_gnts[70]          Yes    Yes         Yes         
tmp_gnts[73:71]       No     No          No          
tmp_gnts[74]          Yes    Yes         Yes         
tmp_gnts[95:75]       No     No          No          
tmp_gnts[96]          Yes    Yes         Yes         
tmp_gnts[120:97]      No     No          No          
tmp_gnts[121]         Yes    Yes         Yes         
tmp_gnts[122]         No     No          No          
tmp_gnts[123]         Yes    Yes         Yes         
tmp_gnts[124]         No     No          No          
tmp_gnts[125]         Yes    Yes         Yes         
tmp_gnts[127:126]     No     No          No          
tmp_gnts_rev[0]       Yes    Yes         Yes         
tmp_gnts_rev[18:1]    No     No          No          
tmp_gnts_rev[19]      Yes    Yes         Yes         
tmp_gnts_rev[22:20]   No     No          No          
tmp_gnts_rev[23]      Yes    Yes         Yes         
tmp_gnts_rev[24]      No     No          No          
tmp_gnts_rev[25]      Yes    Yes         Yes         
tmp_gnts_rev[28:26]   No     No          No          
tmp_gnts_rev[34:29]   Yes    Yes         Yes         
tmp_gnts_rev[35]      No     No          No          
tmp_gnts_rev[36]      Yes    Yes         Yes         
tmp_gnts_rev[62:37]   No     No          No          
tmp_gnts_rev[63]      Yes    Yes         Yes         
tmp_gnts_rev[84:64]   No     No          No          
tmp_gnts_rev[85]      Yes    Yes         Yes         
tmp_gnts_rev[88:86]   No     No          No          
tmp_gnts_rev[89]      Yes    Yes         Yes         
tmp_gnts_rev[90]      No     No          No          
tmp_gnts_rev[91]      Yes    Yes         Yes         
tmp_gnts_rev[94:92]   No     No          No          
tmp_gnts_rev[95]      Yes    Yes         Yes         
tmp_gnts_rev[97:96]   No     No          No          
tmp_gnts_rev[98]      Yes    Yes         Yes         
tmp_gnts_rev[99]      No     No          No          
tmp_gnts_rev[100]     Yes    Yes         Yes         
tmp_gnts_rev[101]     No     No          No          
tmp_gnts_rev[102]     Yes    Yes         Yes         
tmp_gnts_rev[126:103] No     No          No          
tmp_gnts_rev[127]     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_branch
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 14.61 --      14.61 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.01 --      17.01 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 25.00 --      25.00 --     foo[0].psel 
 25.00 --      25.00 --     foo[1].psel 
 15.62 --      15.62 --     foo[2].psel 
 15.62 --      15.62 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_branch
                Total Covered Percent 
Totals          8     1       12.50   
Total Bits      1410  206     14.61   
Total Bits 0->1 705   103     14.61   
Total Bits 1->0 705   103     14.61   

                             
Ports          4   1  25.00  
Port Bits      386 66 17.10  
Port Bits 0->1 193 33 17.10  
Port Bits 1->0 193 33 17.10  

                                 
Signals          4    0   0.00   
Signal Bits      1024 140 13.67  
Signal Bits 0->1 512  70  13.67  
Signal Bits 1->0 512  70  13.67  

Port Details
                 Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]         Yes    Yes         Yes         INPUT     
req[17:2]        No     No          No          INPUT     
req[18]          Yes    Yes         Yes         INPUT     
req[19]          No     No          No          INPUT     
req[20]          Yes    Yes         Yes         INPUT     
req[21]          No     No          No          INPUT     
req[22]          Yes    Yes         Yes         INPUT     
req[23]          No     No          No          INPUT     
req[24]          Yes    Yes         Yes         INPUT     
req[25]          No     No          No          INPUT     
req[26]          Yes    Yes         Yes         INPUT     
req[27]          No     No          No          INPUT     
req[28]          Yes    Yes         Yes         INPUT     
req[29]          No     No          No          INPUT     
req[31:30]       Yes    Yes         Yes         INPUT     
gnt[1:0]         Yes    Yes         Yes         OUTPUT    
gnt[17:2]        No     No          No          OUTPUT    
gnt[18]          Yes    Yes         Yes         OUTPUT    
gnt[19]          No     No          No          OUTPUT    
gnt[20]          Yes    Yes         Yes         OUTPUT    
gnt[21]          No     No          No          OUTPUT    
gnt[22]          Yes    Yes         Yes         OUTPUT    
gnt[23]          No     No          No          OUTPUT    
gnt[24]          Yes    Yes         Yes         OUTPUT    
gnt[25]          No     No          No          OUTPUT    
gnt[26]          Yes    Yes         Yes         OUTPUT    
gnt[27]          No     No          No          OUTPUT    
gnt[28]          Yes    Yes         Yes         OUTPUT    
gnt[29]          No     No          No          OUTPUT    
gnt[31:30]       Yes    Yes         Yes         OUTPUT    
gnt_bus[1:0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[25:2]    No     No          No          OUTPUT    
gnt_bus[26]      Yes    Yes         Yes         OUTPUT    
gnt_bus[27]      No     No          No          OUTPUT    
gnt_bus[28]      Yes    Yes         Yes         OUTPUT    
gnt_bus[29]      No     No          No          OUTPUT    
gnt_bus[32:30]   Yes    Yes         Yes         OUTPUT    
gnt_bus[49:33]   No     No          No          OUTPUT    
gnt_bus[50]      Yes    Yes         Yes         OUTPUT    
gnt_bus[53:51]   No     No          No          OUTPUT    
gnt_bus[54]      Yes    Yes         Yes         OUTPUT    
gnt_bus[87:55]   No     No          No          OUTPUT    
gnt_bus[88]      Yes    Yes         Yes         OUTPUT    
gnt_bus[91:89]   No     No          No          OUTPUT    
gnt_bus[92]      Yes    Yes         Yes         OUTPUT    
gnt_bus[115:93]  No     No          No          OUTPUT    
gnt_bus[116]     Yes    Yes         Yes         OUTPUT    
gnt_bus[127:117] No     No          No          OUTPUT    
empty            Yes    Yes         Yes         OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[1:0]         Yes    Yes         Yes         
tmp_reqs[17:2]        No     No          No          
tmp_reqs[18]          Yes    Yes         Yes         
tmp_reqs[19]          No     No          No          
tmp_reqs[20]          Yes    Yes         Yes         
tmp_reqs[21]          No     No          No          
tmp_reqs[22]          Yes    Yes         Yes         
tmp_reqs[23]          No     No          No          
tmp_reqs[24]          Yes    Yes         Yes         
tmp_reqs[25]          No     No          No          
tmp_reqs[26]          Yes    Yes         Yes         
tmp_reqs[27]          No     No          No          
tmp_reqs[28]          Yes    Yes         Yes         
tmp_reqs[29]          No     No          No          
tmp_reqs[33:30]       Yes    Yes         Yes         
tmp_reqs[34]          No     No          No          
tmp_reqs[35]          Yes    Yes         Yes         
tmp_reqs[36]          No     No          No          
tmp_reqs[37]          Yes    Yes         Yes         
tmp_reqs[38]          No     No          No          
tmp_reqs[39]          Yes    Yes         Yes         
tmp_reqs[40]          No     No          No          
tmp_reqs[41]          Yes    Yes         Yes         
tmp_reqs[42]          No     No          No          
tmp_reqs[43]          Yes    Yes         Yes         
tmp_reqs[44]          No     No          No          
tmp_reqs[45]          Yes    Yes         Yes         
tmp_reqs[61:46]       No     No          No          
tmp_reqs[64:62]       Yes    Yes         Yes         
tmp_reqs[81:65]       No     No          No          
tmp_reqs[82]          Yes    Yes         Yes         
tmp_reqs[83]          No     No          No          
tmp_reqs[84]          Yes    Yes         Yes         
tmp_reqs[85]          No     No          No          
tmp_reqs[86]          Yes    Yes         Yes         
tmp_reqs[87]          No     No          No          
tmp_reqs[88]          Yes    Yes         Yes         
tmp_reqs[89]          No     No          No          
tmp_reqs[90]          Yes    Yes         Yes         
tmp_reqs[91]          No     No          No          
tmp_reqs[92]          Yes    Yes         Yes         
tmp_reqs[95:93]       No     No          No          
tmp_reqs[97:96]       Yes    Yes         Yes         
tmp_reqs[98]          No     No          No          
tmp_reqs[99]          Yes    Yes         Yes         
tmp_reqs[100]         No     No          No          
tmp_reqs[101]         Yes    Yes         Yes         
tmp_reqs[102]         No     No          No          
tmp_reqs[103]         Yes    Yes         Yes         
tmp_reqs[104]         No     No          No          
tmp_reqs[105]         Yes    Yes         Yes         
tmp_reqs[106]         No     No          No          
tmp_reqs[107]         Yes    Yes         Yes         
tmp_reqs[127:108]     No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[1:0]         Yes    Yes         Yes         
tmp_gnts[25:2]        No     No          No          
tmp_gnts[26]          Yes    Yes         Yes         
tmp_gnts[27]          No     No          No          
tmp_gnts[28]          Yes    Yes         Yes         
tmp_gnts[29]          No     No          No          
tmp_gnts[32:30]       Yes    Yes         Yes         
tmp_gnts[34:33]       No     No          No          
tmp_gnts[35]          Yes    Yes         Yes         
tmp_gnts[40:36]       No     No          No          
tmp_gnts[41]          Yes    Yes         Yes         
tmp_gnts[44:42]       No     No          No          
tmp_gnts[45]          Yes    Yes         Yes         
tmp_gnts[61:46]       No     No          No          
tmp_gnts[64:62]       Yes    Yes         Yes         
tmp_gnts[87:65]       No     No          No          
tmp_gnts[88]          Yes    Yes         Yes         
tmp_gnts[91:89]       No     No          No          
tmp_gnts[92]          Yes    Yes         Yes         
tmp_gnts[95:93]       No     No          No          
tmp_gnts[96]          Yes    Yes         Yes         
tmp_gnts[102:97]      No     No          No          
tmp_gnts[103]         Yes    Yes         Yes         
tmp_gnts[106:104]     No     No          No          
tmp_gnts[107]         Yes    Yes         Yes         
tmp_gnts[127:108]     No     No          No          
tmp_gnts_rev[1:0]     Yes    Yes         Yes         
tmp_gnts_rev[2]       No     No          No          
tmp_gnts_rev[3]       Yes    Yes         Yes         
tmp_gnts_rev[4]       No     No          No          
tmp_gnts_rev[5]       Yes    Yes         Yes         
tmp_gnts_rev[29:6]    No     No          No          
tmp_gnts_rev[33:30]   Yes    Yes         Yes         
tmp_gnts_rev[49:34]   No     No          No          
tmp_gnts_rev[50]      Yes    Yes         Yes         
tmp_gnts_rev[53:51]   No     No          No          
tmp_gnts_rev[54]      Yes    Yes         Yes         
tmp_gnts_rev[59:55]   No     No          No          
tmp_gnts_rev[60]      Yes    Yes         Yes         
tmp_gnts_rev[62:61]   No     No          No          
tmp_gnts_rev[63]      Yes    Yes         Yes         
tmp_gnts_rev[66:64]   No     No          No          
tmp_gnts_rev[67]      Yes    Yes         Yes         
tmp_gnts_rev[70:68]   No     No          No          
tmp_gnts_rev[71]      Yes    Yes         Yes         
tmp_gnts_rev[94:72]   No     No          No          
tmp_gnts_rev[95]      Yes    Yes         Yes         
tmp_gnts_rev[115:96]  No     No          No          
tmp_gnts_rev[116]     Yes    Yes         Yes         
tmp_gnts_rev[119:117] No     No          No          
tmp_gnts_rev[120]     Yes    Yes         Yes         
tmp_gnts_rev[126:121] No     No          No          
tmp_gnts_rev[127]     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_load
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 14.89 --      14.89 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.17 --      17.17 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 25.00 --      25.00 --     foo[0].psel 
 21.88 --      21.88 --     foo[1].psel 
 17.19 --      17.19 --     foo[2].psel 
 17.19 --      17.19 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_load
                Total Covered Percent 
Totals          8     1       12.50   
Total Bits      1410  210     14.89   
Total Bits 0->1 705   105     14.89   
Total Bits 1->0 705   105     14.89   

                             
Ports          4   1  25.00  
Port Bits      386 66 17.10  
Port Bits 0->1 193 33 17.10  
Port Bits 1->0 193 33 17.10  

                                 
Signals          4    0   0.00   
Signal Bits      1024 144 14.06  
Signal Bits 0->1 512  72  14.06  
Signal Bits 1->0 512  72  14.06  

Port Details
                 Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]         Yes    Yes         Yes         INPUT     
req[2]           No     No          No          INPUT     
req[3]           Yes    Yes         Yes         INPUT     
req[4]           No     No          No          INPUT     
req[5]           Yes    Yes         Yes         INPUT     
req[6]           No     No          No          INPUT     
req[7]           Yes    Yes         Yes         INPUT     
req[8]           No     No          No          INPUT     
req[9]           Yes    Yes         Yes         INPUT     
req[10]          No     No          No          INPUT     
req[11]          Yes    Yes         Yes         INPUT     
req[12]          No     No          No          INPUT     
req[13]          Yes    Yes         Yes         INPUT     
req[30:14]       No     No          No          INPUT     
req[31]          Yes    Yes         Yes         INPUT     
gnt[1:0]         Yes    Yes         Yes         OUTPUT    
gnt[2]           No     No          No          OUTPUT    
gnt[3]           Yes    Yes         Yes         OUTPUT    
gnt[4]           No     No          No          OUTPUT    
gnt[5]           Yes    Yes         Yes         OUTPUT    
gnt[6]           No     No          No          OUTPUT    
gnt[7]           Yes    Yes         Yes         OUTPUT    
gnt[8]           No     No          No          OUTPUT    
gnt[9]           Yes    Yes         Yes         OUTPUT    
gnt[10]          No     No          No          OUTPUT    
gnt[11]          Yes    Yes         Yes         OUTPUT    
gnt[12]          No     No          No          OUTPUT    
gnt[13]          Yes    Yes         Yes         OUTPUT    
gnt[30:14]       No     No          No          OUTPUT    
gnt[31]          Yes    Yes         Yes         OUTPUT    
gnt_bus[1:0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[2]       No     No          No          OUTPUT    
gnt_bus[3]       Yes    Yes         Yes         OUTPUT    
gnt_bus[6:4]     No     No          No          OUTPUT    
gnt_bus[7]       Yes    Yes         Yes         OUTPUT    
gnt_bus[8]       No     No          No          OUTPUT    
gnt_bus[9]       Yes    Yes         Yes         OUTPUT    
gnt_bus[12:10]   No     No          No          OUTPUT    
gnt_bus[13]      Yes    Yes         Yes         OUTPUT    
gnt_bus[30:14]   No     No          No          OUTPUT    
gnt_bus[33:31]   Yes    Yes         Yes         OUTPUT    
gnt_bus[36:34]   No     No          No          OUTPUT    
gnt_bus[37]      Yes    Yes         Yes         OUTPUT    
gnt_bus[68:38]   No     No          No          OUTPUT    
gnt_bus[69]      Yes    Yes         Yes         OUTPUT    
gnt_bus[70]      No     No          No          OUTPUT    
gnt_bus[71]      Yes    Yes         Yes         OUTPUT    
gnt_bus[74:72]   No     No          No          OUTPUT    
gnt_bus[75]      Yes    Yes         Yes         OUTPUT    
gnt_bus[98:76]   No     No          No          OUTPUT    
gnt_bus[99]      Yes    Yes         Yes         OUTPUT    
gnt_bus[127:100] No     No          No          OUTPUT    
empty            Yes    Yes         Yes         OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[1:0]         Yes    Yes         Yes         
tmp_reqs[2]           No     No          No          
tmp_reqs[3]           Yes    Yes         Yes         
tmp_reqs[4]           No     No          No          
tmp_reqs[5]           Yes    Yes         Yes         
tmp_reqs[6]           No     No          No          
tmp_reqs[7]           Yes    Yes         Yes         
tmp_reqs[8]           No     No          No          
tmp_reqs[9]           Yes    Yes         Yes         
tmp_reqs[10]          No     No          No          
tmp_reqs[11]          Yes    Yes         Yes         
tmp_reqs[12]          No     No          No          
tmp_reqs[13]          Yes    Yes         Yes         
tmp_reqs[30:14]       No     No          No          
tmp_reqs[32:31]       Yes    Yes         Yes         
tmp_reqs[49:33]       No     No          No          
tmp_reqs[50]          Yes    Yes         Yes         
tmp_reqs[51]          No     No          No          
tmp_reqs[52]          Yes    Yes         Yes         
tmp_reqs[53]          No     No          No          
tmp_reqs[54]          Yes    Yes         Yes         
tmp_reqs[55]          No     No          No          
tmp_reqs[56]          Yes    Yes         Yes         
tmp_reqs[57]          No     No          No          
tmp_reqs[58]          Yes    Yes         Yes         
tmp_reqs[59]          No     No          No          
tmp_reqs[60]          Yes    Yes         Yes         
tmp_reqs[61]          No     No          No          
tmp_reqs[65:62]       Yes    Yes         Yes         
tmp_reqs[66]          No     No          No          
tmp_reqs[67]          Yes    Yes         Yes         
tmp_reqs[68]          No     No          No          
tmp_reqs[69]          Yes    Yes         Yes         
tmp_reqs[70]          No     No          No          
tmp_reqs[71]          Yes    Yes         Yes         
tmp_reqs[72]          No     No          No          
tmp_reqs[73]          Yes    Yes         Yes         
tmp_reqs[74]          No     No          No          
tmp_reqs[75]          Yes    Yes         Yes         
tmp_reqs[95:76]       No     No          No          
tmp_reqs[96]          Yes    Yes         Yes         
tmp_reqs[113:97]      No     No          No          
tmp_reqs[114]         Yes    Yes         Yes         
tmp_reqs[115]         No     No          No          
tmp_reqs[116]         Yes    Yes         Yes         
tmp_reqs[117]         No     No          No          
tmp_reqs[118]         Yes    Yes         Yes         
tmp_reqs[119]         No     No          No          
tmp_reqs[120]         Yes    Yes         Yes         
tmp_reqs[121]         No     No          No          
tmp_reqs[122]         Yes    Yes         Yes         
tmp_reqs[123]         No     No          No          
tmp_reqs[124]         Yes    Yes         Yes         
tmp_reqs[127:125]     No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[1:0]         Yes    Yes         Yes         
tmp_gnts[2]           No     No          No          
tmp_gnts[3]           Yes    Yes         Yes         
tmp_gnts[6:4]         No     No          No          
tmp_gnts[7]           Yes    Yes         Yes         
tmp_gnts[8]           No     No          No          
tmp_gnts[9]           Yes    Yes         Yes         
tmp_gnts[12:10]       No     No          No          
tmp_gnts[13]          Yes    Yes         Yes         
tmp_gnts[30:14]       No     No          No          
tmp_gnts[32:31]       Yes    Yes         Yes         
tmp_gnts[57:33]       No     No          No          
tmp_gnts[58]          Yes    Yes         Yes         
tmp_gnts[59]          No     No          No          
tmp_gnts[60]          Yes    Yes         Yes         
tmp_gnts[61]          No     No          No          
tmp_gnts[64:62]       Yes    Yes         Yes         
tmp_gnts[68:65]       No     No          No          
tmp_gnts[69]          Yes    Yes         Yes         
tmp_gnts[70]          No     No          No          
tmp_gnts[71]          Yes    Yes         Yes         
tmp_gnts[74:72]       No     No          No          
tmp_gnts[75]          Yes    Yes         Yes         
tmp_gnts[95:76]       No     No          No          
tmp_gnts[96]          Yes    Yes         Yes         
tmp_gnts[119:97]      No     No          No          
tmp_gnts[120]         Yes    Yes         Yes         
tmp_gnts[121]         No     No          No          
tmp_gnts[122]         Yes    Yes         Yes         
tmp_gnts[123]         No     No          No          
tmp_gnts[124]         Yes    Yes         Yes         
tmp_gnts[127:125]     No     No          No          
tmp_gnts_rev[0]       Yes    Yes         Yes         
tmp_gnts_rev[17:1]    No     No          No          
tmp_gnts_rev[18]      Yes    Yes         Yes         
tmp_gnts_rev[21:19]   No     No          No          
tmp_gnts_rev[22]      Yes    Yes         Yes         
tmp_gnts_rev[23]      No     No          No          
tmp_gnts_rev[24]      Yes    Yes         Yes         
tmp_gnts_rev[27:25]   No     No          No          
tmp_gnts_rev[28]      Yes    Yes         Yes         
tmp_gnts_rev[29]      No     No          No          
tmp_gnts_rev[33:30]   Yes    Yes         Yes         
tmp_gnts_rev[34]      No     No          No          
tmp_gnts_rev[35]      Yes    Yes         Yes         
tmp_gnts_rev[36]      No     No          No          
tmp_gnts_rev[37]      Yes    Yes         Yes         
tmp_gnts_rev[62:38]   No     No          No          
tmp_gnts_rev[63]      Yes    Yes         Yes         
tmp_gnts_rev[83:64]   No     No          No          
tmp_gnts_rev[84]      Yes    Yes         Yes         
tmp_gnts_rev[87:85]   No     No          No          
tmp_gnts_rev[88]      Yes    Yes         Yes         
tmp_gnts_rev[89]      No     No          No          
tmp_gnts_rev[90]      Yes    Yes         Yes         
tmp_gnts_rev[94:91]   No     No          No          
tmp_gnts_rev[95]      Yes    Yes         Yes         
tmp_gnts_rev[98:96]   No     No          No          
tmp_gnts_rev[99]      Yes    Yes         Yes         
tmp_gnts_rev[100]     No     No          No          
tmp_gnts_rev[101]     Yes    Yes         Yes         
tmp_gnts_rev[102]     No     No          No          
tmp_gnts_rev[103]     Yes    Yes         Yes         
tmp_gnts_rev[126:104] No     No          No          
tmp_gnts_rev[127]     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.rsps
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 41.28 --      41.28 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 49.22 --      49.22 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 60.94 --      60.94 --     foo[0].psel 
 59.38 --      59.38 --     foo[1].psel 
 60.94 --      60.94 --     foo[2].psel 
 59.38 --      59.38 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.rsps
                Total Covered Percent 
Totals          8     1       12.50   
Total Bits      1410  582     41.28   
Total Bits 0->1 705   291     41.28   
Total Bits 1->0 705   291     41.28   

                              
Ports          4   1   25.00  
Port Bits      386 198 51.30  
Port Bits 0->1 193 99  51.30  
Port Bits 1->0 193 99  51.30  

                                 
Signals          4    0   0.00   
Signal Bits      1024 384 37.50  
Signal Bits 0->1 512  192 37.50  
Signal Bits 1->0 512  192 37.50  

Port Details
                 Toggle Toggle 1->0 Toggle 0->1 Direction 
req[13:0]        Yes    Yes         Yes         INPUT     
req[16:14]       No     No          No          INPUT     
req[31:17]       Yes    Yes         Yes         INPUT     
gnt[31:0]        Yes    Yes         Yes         OUTPUT    
gnt_bus[15:0]    No     No          No          OUTPUT    
gnt_bus[17:16]   Yes    Yes         Yes         OUTPUT    
gnt_bus[18]      No     No          No          OUTPUT    
gnt_bus[19]      Yes    Yes         Yes         OUTPUT    
gnt_bus[20]      No     No          No          OUTPUT    
gnt_bus[21]      Yes    Yes         Yes         OUTPUT    
gnt_bus[22]      No     No          No          OUTPUT    
gnt_bus[23]      Yes    Yes         Yes         OUTPUT    
gnt_bus[24]      No     No          No          OUTPUT    
gnt_bus[25]      Yes    Yes         Yes         OUTPUT    
gnt_bus[26]      No     No          No          OUTPUT    
gnt_bus[27]      Yes    Yes         Yes         OUTPUT    
gnt_bus[28]      No     No          No          OUTPUT    
gnt_bus[34:29]   Yes    Yes         Yes         OUTPUT    
gnt_bus[35]      No     No          No          OUTPUT    
gnt_bus[36]      Yes    Yes         Yes         OUTPUT    
gnt_bus[37]      No     No          No          OUTPUT    
gnt_bus[38]      Yes    Yes         Yes         OUTPUT    
gnt_bus[39]      No     No          No          OUTPUT    
gnt_bus[40]      Yes    Yes         Yes         OUTPUT    
gnt_bus[41]      No     No          No          OUTPUT    
gnt_bus[42]      Yes    Yes         Yes         OUTPUT    
gnt_bus[43]      No     No          No          OUTPUT    
gnt_bus[44]      Yes    Yes         Yes         OUTPUT    
gnt_bus[45]      No     No          No          OUTPUT    
gnt_bus[46]      Yes    Yes         Yes         OUTPUT    
gnt_bus[78:47]   No     No          No          OUTPUT    
gnt_bus[80:79]   Yes    Yes         Yes         OUTPUT    
gnt_bus[81]      No     No          No          OUTPUT    
gnt_bus[82]      Yes    Yes         Yes         OUTPUT    
gnt_bus[83]      No     No          No          OUTPUT    
gnt_bus[84]      Yes    Yes         Yes         OUTPUT    
gnt_bus[85]      No     No          No          OUTPUT    
gnt_bus[86]      Yes    Yes         Yes         OUTPUT    
gnt_bus[87]      No     No          No          OUTPUT    
gnt_bus[88]      Yes    Yes         Yes         OUTPUT    
gnt_bus[89]      No     No          No          OUTPUT    
gnt_bus[90]      Yes    Yes         Yes         OUTPUT    
gnt_bus[91]      No     No          No          OUTPUT    
gnt_bus[94:92]   Yes    Yes         Yes         OUTPUT    
gnt_bus[96:95]   No     No          No          OUTPUT    
gnt_bus[99:97]   Yes    Yes         Yes         OUTPUT    
gnt_bus[100]     No     No          No          OUTPUT    
gnt_bus[101]     Yes    Yes         Yes         OUTPUT    
gnt_bus[102]     No     No          No          OUTPUT    
gnt_bus[103]     Yes    Yes         Yes         OUTPUT    
gnt_bus[104]     No     No          No          OUTPUT    
gnt_bus[105]     Yes    Yes         Yes         OUTPUT    
gnt_bus[106]     No     No          No          OUTPUT    
gnt_bus[107]     Yes    Yes         Yes         OUTPUT    
gnt_bus[108]     No     No          No          OUTPUT    
gnt_bus[109]     Yes    Yes         Yes         OUTPUT    
gnt_bus[110]     No     No          No          OUTPUT    
gnt_bus[111]     Yes    Yes         Yes         OUTPUT    
gnt_bus[127:112] No     No          No          OUTPUT    
empty            No     No          No          OUTPUT    

Signal Details
                      Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[13:0]        Yes    Yes         Yes         
tmp_reqs[16:14]       No     No          No          
tmp_reqs[46:17]       Yes    Yes         Yes         
tmp_reqs[49:47]       No     No          No          
tmp_reqs[77:50]       Yes    Yes         Yes         
tmp_reqs[79:78]       No     No          No          
tmp_reqs[94:80]       Yes    Yes         Yes         
tmp_reqs[95]          No     No          No          
tmp_reqs[110:96]      Yes    Yes         Yes         
tmp_reqs[112:111]     No     No          No          
tmp_reqs[126:113]     Yes    Yes         Yes         
tmp_reqs[127]         No     No          No          
tmp_reqs_rev[127:0]   No     No          No          
tmp_gnts[15:0]        No     No          No          
tmp_gnts[17:16]       Yes    Yes         Yes         
tmp_gnts[18]          No     No          No          
tmp_gnts[19]          Yes    Yes         Yes         
tmp_gnts[20]          No     No          No          
tmp_gnts[21]          Yes    Yes         Yes         
tmp_gnts[22]          No     No          No          
tmp_gnts[23]          Yes    Yes         Yes         
tmp_gnts[24]          No     No          No          
tmp_gnts[25]          Yes    Yes         Yes         
tmp_gnts[26]          No     No          No          
tmp_gnts[27]          Yes    Yes         Yes         
tmp_gnts[28]          No     No          No          
tmp_gnts[31:29]       Yes    Yes         Yes         
tmp_gnts[48:32]       No     No          No          
tmp_gnts[49]          Yes    Yes         Yes         
tmp_gnts[50]          No     No          No          
tmp_gnts[51]          Yes    Yes         Yes         
tmp_gnts[52]          No     No          No          
tmp_gnts[53]          Yes    Yes         Yes         
tmp_gnts[54]          No     No          No          
tmp_gnts[55]          Yes    Yes         Yes         
tmp_gnts[56]          No     No          No          
tmp_gnts[57]          Yes    Yes         Yes         
tmp_gnts[58]          No     No          No          
tmp_gnts[59]          Yes    Yes         Yes         
tmp_gnts[60]          No     No          No          
tmp_gnts[63:61]       Yes    Yes         Yes         
tmp_gnts[78:64]       No     No          No          
tmp_gnts[80:79]       Yes    Yes         Yes         
tmp_gnts[81]          No     No          No          
tmp_gnts[82]          Yes    Yes         Yes         
tmp_gnts[83]          No     No          No          
tmp_gnts[84]          Yes    Yes         Yes         
tmp_gnts[85]          No     No          No          
tmp_gnts[86]          Yes    Yes         Yes         
tmp_gnts[87]          No     No          No          
tmp_gnts[88]          Yes    Yes         Yes         
tmp_gnts[89]          No     No          No          
tmp_gnts[90]          Yes    Yes         Yes         
tmp_gnts[91]          No     No          No          
tmp_gnts[94:92]       Yes    Yes         Yes         
tmp_gnts[111:95]      No     No          No          
tmp_gnts[112]         Yes    Yes         Yes         
tmp_gnts[113]         No     No          No          
tmp_gnts[114]         Yes    Yes         Yes         
tmp_gnts[115]         No     No          No          
tmp_gnts[116]         Yes    Yes         Yes         
tmp_gnts[117]         No     No          No          
tmp_gnts[118]         Yes    Yes         Yes         
tmp_gnts[119]         No     No          No          
tmp_gnts[120]         Yes    Yes         Yes         
tmp_gnts[121]         No     No          No          
tmp_gnts[122]         Yes    Yes         Yes         
tmp_gnts[123]         No     No          No          
tmp_gnts[126:124]     Yes    Yes         Yes         
tmp_gnts[127]         No     No          No          
tmp_gnts_rev[2:0]     Yes    Yes         Yes         
tmp_gnts_rev[3]       No     No          No          
tmp_gnts_rev[4]       Yes    Yes         Yes         
tmp_gnts_rev[5]       No     No          No          
tmp_gnts_rev[6]       Yes    Yes         Yes         
tmp_gnts_rev[7]       No     No          No          
tmp_gnts_rev[8]       Yes    Yes         Yes         
tmp_gnts_rev[9]       No     No          No          
tmp_gnts_rev[10]      Yes    Yes         Yes         
tmp_gnts_rev[11]      No     No          No          
tmp_gnts_rev[12]      Yes    Yes         Yes         
tmp_gnts_rev[13]      No     No          No          
tmp_gnts_rev[15:14]   Yes    Yes         Yes         
tmp_gnts_rev[31:16]   No     No          No          
tmp_gnts_rev[34:32]   Yes    Yes         Yes         
tmp_gnts_rev[35]      No     No          No          
tmp_gnts_rev[36]      Yes    Yes         Yes         
tmp_gnts_rev[37]      No     No          No          
tmp_gnts_rev[38]      Yes    Yes         Yes         
tmp_gnts_rev[39]      No     No          No          
tmp_gnts_rev[40]      Yes    Yes         Yes         
tmp_gnts_rev[41]      No     No          No          
tmp_gnts_rev[42]      Yes    Yes         Yes         
tmp_gnts_rev[43]      No     No          No          
tmp_gnts_rev[44]      Yes    Yes         Yes         
tmp_gnts_rev[45]      No     No          No          
tmp_gnts_rev[46]      Yes    Yes         Yes         
tmp_gnts_rev[64:47]   No     No          No          
tmp_gnts_rev[67:65]   Yes    Yes         Yes         
tmp_gnts_rev[68]      No     No          No          
tmp_gnts_rev[69]      Yes    Yes         Yes         
tmp_gnts_rev[70]      No     No          No          
tmp_gnts_rev[71]      Yes    Yes         Yes         
tmp_gnts_rev[72]      No     No          No          
tmp_gnts_rev[73]      Yes    Yes         Yes         
tmp_gnts_rev[74]      No     No          No          
tmp_gnts_rev[75]      Yes    Yes         Yes         
tmp_gnts_rev[76]      No     No          No          
tmp_gnts_rev[77]      Yes    Yes         Yes         
tmp_gnts_rev[78]      No     No          No          
tmp_gnts_rev[80:79]   Yes    Yes         Yes         
tmp_gnts_rev[96:81]   No     No          No          
tmp_gnts_rev[99:97]   Yes    Yes         Yes         
tmp_gnts_rev[100]     No     No          No          
tmp_gnts_rev[101]     Yes    Yes         Yes         
tmp_gnts_rev[102]     No     No          No          
tmp_gnts_rev[103]     Yes    Yes         Yes         
tmp_gnts_rev[104]     No     No          No          
tmp_gnts_rev[105]     Yes    Yes         Yes         
tmp_gnts_rev[106]     No     No          No          
tmp_gnts_rev[107]     Yes    Yes         Yes         
tmp_gnts_rev[108]     No     No          No          
tmp_gnts_rev[109]     Yes    Yes         Yes         
tmp_gnts_rev[110]     No     No          No          
tmp_gnts_rev[111]     Yes    Yes         Yes         
tmp_gnts_rev[127:112] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_add
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 58.43 --      58.43 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 66.67 --      66.67 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 87.50 --      87.50 --     foo[0].psel 
 87.50 --      87.50 --     foo[1].psel 
 75.00 --      75.00 --     foo[2].psel 
 62.50 --      62.50 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_add
                Total Covered Percent 
Totals          8     3       37.50   
Total Bits      178   104     58.43   
Total Bits 0->1 89    52      58.43   
Total Bits 1->0 89    52      58.43   

                            
Ports          4  3  75.00  
Port Bits      50 32 64.00  
Port Bits 0->1 25 16 64.00  
Port Bits 1->0 25 16 64.00  

                               
Signals          4   0  0.00   
Signal Bits      128 72 56.25  
Signal Bits 0->1 64  36 56.25  
Signal Bits 1->0 64  36 56.25  

Port Details
               Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0]       Yes    Yes         Yes         INPUT     
gnt[3:0]       Yes    Yes         Yes         OUTPUT    
gnt_bus[0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[1]     No     No          No          OUTPUT    
gnt_bus[5:2]   Yes    Yes         Yes         OUTPUT    
gnt_bus[9:6]   No     No          No          OUTPUT    
gnt_bus[10]    Yes    Yes         Yes         OUTPUT    
gnt_bus[12:11] No     No          No          OUTPUT    
gnt_bus[13]    Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14] No     No          No          OUTPUT    
empty          Yes    Yes         Yes         OUTPUT    

Signal Details
                    Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[10:0]      Yes    Yes         Yes         
tmp_reqs[11]        No     No          No          
tmp_reqs[14:12]     Yes    Yes         Yes         
tmp_reqs[15]        No     No          No          
tmp_reqs_rev[15:0]  No     No          No          
tmp_gnts[0]         Yes    Yes         Yes         
tmp_gnts[1]         No     No          No          
tmp_gnts[3:2]       Yes    Yes         Yes         
tmp_gnts[4]         No     No          No          
tmp_gnts[10:5]      Yes    Yes         Yes         
tmp_gnts[12:11]     No     No          No          
tmp_gnts[14:13]     Yes    Yes         Yes         
tmp_gnts[15]        No     No          No          
tmp_gnts_rev[1:0]   Yes    Yes         Yes         
tmp_gnts_rev[2]     No     No          No          
tmp_gnts_rev[6:3]   Yes    Yes         Yes         
tmp_gnts_rev[8:7]   No     No          No          
tmp_gnts_rev[11:9]  Yes    Yes         Yes         
tmp_gnts_rev[12]    No     No          No          
tmp_gnts_rev[14:13] Yes    Yes         Yes         
tmp_gnts_rev[15]    No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_mult
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 58.43 --      58.43 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 66.67 --      66.67 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 87.50 --      87.50 --     foo[0].psel 
 87.50 --      87.50 --     foo[1].psel 
 75.00 --      75.00 --     foo[2].psel 
 62.50 --      62.50 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_mult
                Total Covered Percent 
Totals          8     3       37.50   
Total Bits      178   104     58.43   
Total Bits 0->1 89    52      58.43   
Total Bits 1->0 89    52      58.43   

                            
Ports          4  3  75.00  
Port Bits      50 32 64.00  
Port Bits 0->1 25 16 64.00  
Port Bits 1->0 25 16 64.00  

                               
Signals          4   0  0.00   
Signal Bits      128 72 56.25  
Signal Bits 0->1 64  36 56.25  
Signal Bits 1->0 64  36 56.25  

Port Details
               Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0]       Yes    Yes         Yes         INPUT     
gnt[3:0]       Yes    Yes         Yes         OUTPUT    
gnt_bus[0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[1]     No     No          No          OUTPUT    
gnt_bus[5:2]   Yes    Yes         Yes         OUTPUT    
gnt_bus[9:6]   No     No          No          OUTPUT    
gnt_bus[10]    Yes    Yes         Yes         OUTPUT    
gnt_bus[12:11] No     No          No          OUTPUT    
gnt_bus[13]    Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14] No     No          No          OUTPUT    
empty          Yes    Yes         Yes         OUTPUT    

Signal Details
                    Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[10:0]      Yes    Yes         Yes         
tmp_reqs[11]        No     No          No          
tmp_reqs[14:12]     Yes    Yes         Yes         
tmp_reqs[15]        No     No          No          
tmp_reqs_rev[15:0]  No     No          No          
tmp_gnts[0]         Yes    Yes         Yes         
tmp_gnts[1]         No     No          No          
tmp_gnts[3:2]       Yes    Yes         Yes         
tmp_gnts[4]         No     No          No          
tmp_gnts[10:5]      Yes    Yes         Yes         
tmp_gnts[12:11]     No     No          No          
tmp_gnts[14:13]     Yes    Yes         Yes         
tmp_gnts[15]        No     No          No          
tmp_gnts_rev[1:0]   Yes    Yes         Yes         
tmp_gnts_rev[2]     No     No          No          
tmp_gnts_rev[6:3]   Yes    Yes         Yes         
tmp_gnts_rev[8:7]   No     No          No          
tmp_gnts_rev[11:9]  Yes    Yes         Yes         
tmp_gnts_rev[12]    No     No          No          
tmp_gnts_rev[14:13] Yes    Yes         Yes         
tmp_gnts_rev[15]    No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_branch
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 58.43 --      58.43 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 66.67 --      66.67 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 87.50 --      87.50 --     foo[0].psel 
 87.50 --      87.50 --     foo[1].psel 
 75.00 --      75.00 --     foo[2].psel 
 62.50 --      62.50 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_branch
                Total Covered Percent 
Totals          8     3       37.50   
Total Bits      178   104     58.43   
Total Bits 0->1 89    52      58.43   
Total Bits 1->0 89    52      58.43   

                            
Ports          4  3  75.00  
Port Bits      50 32 64.00  
Port Bits 0->1 25 16 64.00  
Port Bits 1->0 25 16 64.00  

                               
Signals          4   0  0.00   
Signal Bits      128 72 56.25  
Signal Bits 0->1 64  36 56.25  
Signal Bits 1->0 64  36 56.25  

Port Details
               Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0]       Yes    Yes         Yes         INPUT     
gnt[3:0]       Yes    Yes         Yes         OUTPUT    
gnt_bus[0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[1]     No     No          No          OUTPUT    
gnt_bus[5:2]   Yes    Yes         Yes         OUTPUT    
gnt_bus[9:6]   No     No          No          OUTPUT    
gnt_bus[10]    Yes    Yes         Yes         OUTPUT    
gnt_bus[12:11] No     No          No          OUTPUT    
gnt_bus[13]    Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14] No     No          No          OUTPUT    
empty          Yes    Yes         Yes         OUTPUT    

Signal Details
                    Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[10:0]      Yes    Yes         Yes         
tmp_reqs[11]        No     No          No          
tmp_reqs[14:12]     Yes    Yes         Yes         
tmp_reqs[15]        No     No          No          
tmp_reqs_rev[15:0]  No     No          No          
tmp_gnts[0]         Yes    Yes         Yes         
tmp_gnts[1]         No     No          No          
tmp_gnts[3:2]       Yes    Yes         Yes         
tmp_gnts[4]         No     No          No          
tmp_gnts[10:5]      Yes    Yes         Yes         
tmp_gnts[12:11]     No     No          No          
tmp_gnts[14:13]     Yes    Yes         Yes         
tmp_gnts[15]        No     No          No          
tmp_gnts_rev[1:0]   Yes    Yes         Yes         
tmp_gnts_rev[2]     No     No          No          
tmp_gnts_rev[6:3]   Yes    Yes         Yes         
tmp_gnts_rev[8:7]   No     No          No          
tmp_gnts_rev[11:9]  Yes    Yes         Yes         
tmp_gnts_rev[12]    No     No          No          
tmp_gnts_rev[14:13] Yes    Yes         Yes         
tmp_gnts_rev[15]    No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_load
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 58.43 --      58.43 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 66.67 --      66.67 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME              
 56.94 --      56.94 --     priority_selector 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 73.60  97.87  22.93 100.00 rs   


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME        
 87.50 --      87.50 --     foo[0].psel 
 87.50 --      87.50 --     foo[1].psel 
 75.00 --      75.00 --     foo[2].psel 
 62.50 --      62.50 --     foo[3].psel 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_load
                Total Covered Percent 
Totals          8     3       37.50   
Total Bits      178   104     58.43   
Total Bits 0->1 89    52      58.43   
Total Bits 1->0 89    52      58.43   

                            
Ports          4  3  75.00  
Port Bits      50 32 64.00  
Port Bits 0->1 25 16 64.00  
Port Bits 1->0 25 16 64.00  

                               
Signals          4   0  0.00   
Signal Bits      128 72 56.25  
Signal Bits 0->1 64  36 56.25  
Signal Bits 1->0 64  36 56.25  

Port Details
               Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0]       Yes    Yes         Yes         INPUT     
gnt[3:0]       Yes    Yes         Yes         OUTPUT    
gnt_bus[0]     Yes    Yes         Yes         OUTPUT    
gnt_bus[1]     No     No          No          OUTPUT    
gnt_bus[5:2]   Yes    Yes         Yes         OUTPUT    
gnt_bus[9:6]   No     No          No          OUTPUT    
gnt_bus[10]    Yes    Yes         Yes         OUTPUT    
gnt_bus[12:11] No     No          No          OUTPUT    
gnt_bus[13]    Yes    Yes         Yes         OUTPUT    
gnt_bus[15:14] No     No          No          OUTPUT    
empty          Yes    Yes         Yes         OUTPUT    

Signal Details
                    Toggle Toggle 1->0 Toggle 0->1 
tmp_reqs[10:0]      Yes    Yes         Yes         
tmp_reqs[11]        No     No          No          
tmp_reqs[14:12]     Yes    Yes         Yes         
tmp_reqs[15]        No     No          No          
tmp_reqs_rev[15:0]  No     No          No          
tmp_gnts[0]         Yes    Yes         Yes         
tmp_gnts[1]         No     No          No          
tmp_gnts[3:2]       Yes    Yes         Yes         
tmp_gnts[4]         No     No          No          
tmp_gnts[10:5]      Yes    Yes         Yes         
tmp_gnts[12:11]     No     No          No          
tmp_gnts[14:13]     Yes    Yes         Yes         
tmp_gnts[15]        No     No          No          
tmp_gnts_rev[1:0]   Yes    Yes         Yes         
tmp_gnts_rev[2]     No     No          No          
tmp_gnts_rev[6:3]   Yes    Yes         Yes         
tmp_gnts_rev[8:7]   No     No          No          
tmp_gnts_rev[11:9]  Yes    Yes         Yes         
tmp_gnts_rev[12]    No     No          No          
tmp_gnts_rev[14:13] Yes    Yes         Yes         
tmp_gnts_rev[15]    No     No          No          


===============================================================================
Module : reservation_station
===============================================================================
SCORE  LINE   TOGGLE BRANCH 
 73.60  97.87  22.93 100.00 

Source File(s) : 

/afs/umich.edu/user/b/r/brenf/group9w20/verilog/reservation_station.sv

Module self-instances :

SCORE  LINE   TOGGLE BRANCH NAME         
 73.60  97.87  22.93 100.00 testbench.rs 



-------------------------------------------------------------------------------
Line Coverage for Module : reservation_station

             Line No.   Total   Covered  Percent
TOTAL                       47       46    97.87
ALWAYS            144       44       43    97.73
ALWAYS            323        3        3   100.00

143                             /* Adds dispatched instructions(from ID/EX) to the reservation station  */     
144        1/1                  for(int ds_dis_i = 0; ds_dis_i < `N; ++ds_dis_i) begin
145        1/1                      for(int gnt_i = 0; gnt_i < `RS_NUM_ENTRIES; ++gnt_i) begin
146        1/1                          if(gnt_bus[ds_dis_i][gnt_i]) begin
147        1/1                              stations_w_dispatch[gnt_i] = dispatched_stations[ds_dis_i];
148        1/1                          end else if(ds_dis_i == 0) begin
149        1/1                              stations_w_dispatch[gnt_i] = stations[gnt_i];
150                                     end
                        MISSING_ELSE
151                                 end
152                             end
153                             
154                             /* Then looks at all of the CDBs to check if any stations are looking for values and if value found sets op1/op2 */
155        1/1                  for(int rs_i = 0; rs_i < `RS_NUM_ENTRIES; ++rs_i) begin
156                                     //base case cdb read
157        1/1                      for(int cdb_i = 0; cdb_i < `N; cdb_i = cdb_i + 1) begin
158        1/1                          if(cdb_i == 0) begin
159        1/1                              n_stations[rs_i] = stations_w_dispatch[rs_i];
160                                     end
                        MISSING_ELSE
161        1/1                          if(cdb_input[cdb_i].valid && stations_w_dispatch[rs_i].valid) begin
162        1/1                              if(~stations_w_dispatch[rs_i].op1_ready && (stations_w_dispatch[rs_i].op1_value == cdb_input[cdb_i].dest_prf)) begin
163        1/1                                  n_stations[rs_i].op1_ready = 1'b1;
164        1/1                                  n_stations[rs_i].op1_value = cdb_input[cdb_i].value;
165                                         end
                        MISSING_ELSE
166        1/1                              if(~stations_w_dispatch[rs_i].op2_ready && (stations_w_dispatch[rs_i].op2_value == cdb_input[cdb_i].dest_prf))  begin
167        1/1                                  n_stations[rs_i].op2_ready = 1'b1;
168        1/1                                  n_stations[rs_i].op2_value = cdb_input[cdb_i].value;
169                                         end
                        MISSING_ELSE
170                                     end
                        MISSING_ELSE
171                                 end
172                             end
173                     
174                     
175                             //////////////////////////////////////////////////////////////////////////////
176                             //                                                                          //
177                             //                                 ISSUE                                    //
178                             //                                                                          //
179                             //////////////////////////////////////////////////////////////////////////////
180                     
181                             /**
182                              * Instruction Issue Implementation
183                              * 
184                              * @brief   This Issue block loops through each functional unit type (e.g. mult, 
185                              *          add, mem, etc.). From here it will go through each of the selected 
186                              *          reservation stations routed to each functional unit type. 
187                              *  
188                              * @input   rs_gnt_bus. This is a three dimensional bus coming out of the priority
189                              *          selector going from each valid rs station of the functional unit type
190                              *          to number of availible functional units
191                              *
192                              * @input   `fu_avail_gnt_bus. This is another three dimensional bus coming from 
193                              *          fromt the proity selector which choses which functional units for
194                              *          a given type are avaible
195                              *
196                              * @output  This combinationally updates the rs_to_func output with the selected
197                              *          reservation station on the bus to the intended functional unit it is
198                              *          being sent to. The idea is that the functional unit only has to send
199                              *          a bit vector of which functional units are availible, and the RS 
200                              *          determines which busses to send instructions on to start execute.
201                              */
202                     
203                             /* Go through Each Functional Unit type */
204        1/1                  for (int func_type = 0; func_type < `NUM_FU_TYPES; ++func_type) begin /* Types are enumerated in FUNC_UNIT_TYPE */
205                     
206                                 /* Go through each functional unit for each type */
207        1/1                      for (int func_unit_idx = 0; func_unit_idx < num_fu[func_type]; ++func_unit_idx) begin
208                     
209                                     /* For each functional unit, initialize the packet sent to invalid 
210                                        such that the functional units do not act on these values */
211        1/1                          case (func_type)
212        1/1                              ADD:        rs_to_func.adders[func_unit_idx].valid   = `FALSE;
213        1/1                              MULT:       rs_to_func.mults[func_unit_idx].valid    = `FALSE;
214        1/1                              BRANCH:     rs_to_func.branches[func_unit_idx].valid = `FALSE;
215        1/1                              LOAD:       rs_to_func.loads[func_unit_idx].valid    = `FALSE;
216        0/1     ==>                      default:    rs_to_func.adders[func_unit_idx].valid   = `FALSE;
217                                     endcase
218                     
219                                     /* Go through each granted(available) functional unit */
220        1/1                          for (int fu_gnt_idx = 0; fu_gnt_idx < num_fu[func_type]; ++fu_gnt_idx) begin
221                     
222                                         /* Go through each granted reservation station for this functional unit  */
223        1/1                              for (int gnt_bus_stations_i = 0; gnt_bus_stations_i < `RS_NUM_ENTRIES; ++ gnt_bus_stations_i) begin
224                                                     
225        1/1                                  case (func_type)
226                                                 ADD: begin
227                                                     /* If there exists a ready station (for the given unit) and an availible funcitonal unit */ 
228        1/1                                          if ((rs_gnt_bus.add_inst_gnts[fu_gnt_idx]) && 
229                                                         (fu_avail_gnt_bus.add_fu_gnts[fu_gnt_idx])) begin
230                     
231                                                         /* Find the index of the reservation station and the functional unit available */
232        1/1                                              if (rs_gnt_bus.add_inst_gnts[fu_gnt_idx][gnt_bus_stations_i] && 
233                                                             fu_avail_gnt_bus.add_fu_gnts[fu_gnt_idx][func_unit_idx]) begin
234                     
235        1/1                                                  rs_to_func.adders[func_unit_idx] = {
236                                                                 `TRUE,
237                                                                 stations[gnt_bus_stations_i].op1_value,
238                                                                 stations[gnt_bus_stations_i].op2_value,
239                                                                 stations[gnt_bus_stations_i].dest_prf,
240                                                                 stations[gnt_bus_stations_i].func_op_type
241                                                             };
242                                                             /* Invalidate the station for the next cycle */
243        1/1                                                  n_stations[gnt_bus_stations_i].valid = `FALSE;
244                                                         end
                        MISSING_ELSE
245                                                     end
                        MISSING_ELSE
246                                                 end
247                                                 MULT: begin
248                                                     /* If there exists a ready station (for the given unit) and an availible funcitonal unit */ 
249        1/1                                          if ((rs_gnt_bus.mult_inst_gnts[fu_gnt_idx]) && 
250                                                         (fu_avail_gnt_bus.mult_fu_gnts[fu_gnt_idx])) begin
251                     
252                                                         /* Find the index of the reservation station and the functional unit available */
253        1/1                                              if (rs_gnt_bus.mult_inst_gnts[fu_gnt_idx][gnt_bus_stations_i] && 
254                                                             fu_avail_gnt_bus.mult_fu_gnts[fu_gnt_idx][func_unit_idx]) begin
255                     
256        1/1                                                  rs_to_func.mults[func_unit_idx] = {
257                                                                 `TRUE,
258                                                                 stations[gnt_bus_stations_i].op1_value,
259                                                                 stations[gnt_bus_stations_i].op2_value,
260                                                                 stations[gnt_bus_stations_i].dest_prf,
261                                                                 stations[gnt_bus_stations_i].func_op_type
262                                                             };
263                                                             /* Invalidate the station for the next cycle */
264        1/1                                                  n_stations[gnt_bus_stations_i].valid = `FALSE;
265                                                         end
                        MISSING_ELSE
266                                                     end
                        MISSING_ELSE
267                                                 end
268                                                 BRANCH: begin
269                                                     /* If there exists a ready station (for the given unit) and an availible funcitonal unit */ 
270        1/1                                          if ((rs_gnt_bus.branch_inst_gnts[fu_gnt_idx]) && 
271                                                         (fu_avail_gnt_bus.branch_fu_gnts[fu_gnt_idx])) begin
272                     
273                                                         /* Find the index of the reservation station and the functional unit available */
274        1/1                                              if (rs_gnt_bus.branch_inst_gnts[fu_gnt_idx][gnt_bus_stations_i] && 
275                                                             fu_avail_gnt_bus.branch_fu_gnts[fu_gnt_idx][func_unit_idx]) begin
276                     
277        1/1                                                  rs_to_func.branches[func_unit_idx] = {
278                                                                 `TRUE,
279                                                                 stations[gnt_bus_stations_i].op1_value,
280                                                                 stations[gnt_bus_stations_i].op2_value,
281                                                                 stations[gnt_bus_stations_i].dest_prf,
282                                                                 stations[gnt_bus_stations_i].func_op_type
283                                                             };
284                                                             /* Invalidate the station for the next cycle */
285        1/1                                                  n_stations[gnt_bus_stations_i].valid = `FALSE;
286                                                         end
                        MISSING_ELSE
287                                                     end
                        MISSING_ELSE
288                                                 end
289                                                 LOAD: begin
290                                                     /* If there exists a ready station (for the given unit) and an availible funcitonal unit */ 
291        1/1                                          if ((rs_gnt_bus.load_inst_gnts[fu_gnt_idx]) && 
292                                                         (fu_avail_gnt_bus.load_fu_gnts[fu_gnt_idx])) begin
293                     
294                                                         /* Find the index of the reservation station and the functional unit available */
295        1/1                                              if (rs_gnt_bus.load_inst_gnts[fu_gnt_idx][gnt_bus_stations_i] && 
296                                                             fu_avail_gnt_bus.load_fu_gnts[fu_gnt_idx][func_unit_idx]) begin
297                     
298        1/1                                                  rs_to_func.loads[func_unit_idx] = {
299                                                                 `TRUE,
300                                                                 stations[gnt_bus_stations_i].op1_value,
301                                                                 stations[gnt_bus_stations_i].op2_value,
302                                                                 stations[gnt_bus_stations_i].dest_prf,
303                                                                 stations[gnt_bus_stations_i].func_op_type
304                                                             };
305                     
306                                                             /* Invalidate the station for the next cycle */
307        1/1                                                  n_stations[gnt_bus_stations_i].valid = `FALSE;
308                                                         end
                        MISSING_ELSE
309                                                     end
                        MISSING_ELSE
310                                                 end
                   ==>  MISSING_DEFAULT
311                                             endcase
312                                         end
313                                     end
314                                 end
315                             end
316                         end
317                     
318                         /* Check if first num entries of gnt_bus has a one */
319                         assign rs_full = !(gnt_bus[`N-1]);
320                     
321                     	// synopsys sync_set_reset "reset"
322                     	always_ff @(posedge clock) begin
323        1/1          		if (reset)
324        1/1                      stations <= `SD 0;
325                     		else begin
326        1/1                      stations <= `SD n_stations;

-------------------------------------------------------------------------------
Toggle Coverage for Module : reservation_station
                Total Covered Percent 
Totals          18    6       33.33   
Total Bits      1766  405     22.93   
Total Bits 0->1 883   202     22.88   
Total Bits 1->0 883   203     22.99   

                            
Ports          7  6  85.71  
Port Bits      38 37 97.37  
Port Bits 0->1 19 18 94.74  
Port Bits 1->0 19 19 100.00 

                                 
Signals          11   0   0.00   
Signal Bits      1728 368 21.30  
Signal Bits 0->1 864  184 21.30  
Signal Bits 1->0 864  184 21.30  

Port Details
                                    Toggle Toggle 1->0 Toggle 0->1 Direction 
reset                               No     Yes         No          INPUT     
clock                               Yes    Yes         Yes         INPUT     
avail_func_units.loads_free[3:0]    Yes    Yes         Yes         INPUT     
avail_func_units.branches_free[3:0] Yes    Yes         Yes         INPUT     
avail_func_units.mults_free[3:0]    Yes    Yes         Yes         INPUT     
avail_func_units.adders_free[3:0]   Yes    Yes         Yes         INPUT     
rs_full                             Yes    Yes         Yes         OUTPUT    

Signal Details
                                                        Toggle Toggle 1->0 Toggle 0->1 
free_list[13:0]                                         Yes    Yes         Yes         
free_list[16:14]                                        No     No          No          
free_list[31:17]                                        Yes    Yes         Yes         
rs_ready[0][1:0]                                        Yes    Yes         Yes         
rs_ready[0][17]                                         Yes    Yes         Yes         
rs_ready[0][19]                                         Yes    Yes         Yes         
rs_ready[0][21]                                         Yes    Yes         Yes         
rs_ready[0][23]                                         Yes    Yes         Yes         
rs_ready[0][25]                                         Yes    Yes         Yes         
rs_ready[0][27]                                         Yes    Yes         Yes         
rs_ready[0][29]                                         Yes    Yes         Yes         
rs_ready[0][31]                                         Yes    Yes         Yes         
rs_ready[1][2:0]                                        Yes    Yes         Yes         
rs_ready[1][4]                                          Yes    Yes         Yes         
rs_ready[1][6]                                          Yes    Yes         Yes         
rs_ready[1][8]                                          Yes    Yes         Yes         
rs_ready[1][10]                                         Yes    Yes         Yes         
rs_ready[1][12]                                         Yes    Yes         Yes         
rs_ready[1][31]                                         Yes    Yes         Yes         
rs_ready[2][1:0]                                        Yes    Yes         Yes         
rs_ready[2][18]                                         Yes    Yes         Yes         
rs_ready[2][20]                                         Yes    Yes         Yes         
rs_ready[2][22]                                         Yes    Yes         Yes         
rs_ready[2][24]                                         Yes    Yes         Yes         
rs_ready[2][26]                                         Yes    Yes         Yes         
rs_ready[2][28]                                         Yes    Yes         Yes         
rs_ready[2][31:30]                                      Yes    Yes         Yes         
rs_ready[3][1:0]                                        Yes    Yes         Yes         
rs_ready[3][3]                                          Yes    Yes         Yes         
rs_ready[3][5]                                          Yes    Yes         Yes         
rs_ready[3][7]                                          Yes    Yes         Yes         
rs_ready[3][9]                                          Yes    Yes         Yes         
rs_ready[3][11]                                         Yes    Yes         Yes         
rs_ready[3][13]                                         Yes    Yes         Yes         
rs_ready[3][31]                                         Yes    Yes         Yes         
Other bits of rs_ready[3:0][31:0]                       No     No          No          
gnt_bus[0][17:16]                                       Yes    Yes         Yes         
gnt_bus[0][19]                                          Yes    Yes         Yes         
gnt_bus[0][21]                                          Yes    Yes         Yes         
gnt_bus[0][23]                                          Yes    Yes         Yes         
gnt_bus[0][25]                                          Yes    Yes         Yes         
gnt_bus[0][27]                                          Yes    Yes         Yes         
gnt_bus[0][31:29]                                       Yes    Yes         Yes         
gnt_bus[1][2:0]                                         Yes    Yes         Yes         
gnt_bus[1][4]                                           Yes    Yes         Yes         
gnt_bus[1][6]                                           Yes    Yes         Yes         
gnt_bus[1][8]                                           Yes    Yes         Yes         
gnt_bus[1][10]                                          Yes    Yes         Yes         
gnt_bus[1][12]                                          Yes    Yes         Yes         
gnt_bus[1][14]                                          Yes    Yes         Yes         
gnt_bus[2][16:15]                                       Yes    Yes         Yes         
gnt_bus[2][18]                                          Yes    Yes         Yes         
gnt_bus[2][20]                                          Yes    Yes         Yes         
gnt_bus[2][22]                                          Yes    Yes         Yes         
gnt_bus[2][24]                                          Yes    Yes         Yes         
gnt_bus[2][26]                                          Yes    Yes         Yes         
gnt_bus[2][30:28]                                       Yes    Yes         Yes         
gnt_bus[3][3:1]                                         Yes    Yes         Yes         
gnt_bus[3][5]                                           Yes    Yes         Yes         
gnt_bus[3][7]                                           Yes    Yes         Yes         
gnt_bus[3][9]                                           Yes    Yes         Yes         
gnt_bus[3][11]                                          Yes    Yes         Yes         
gnt_bus[3][13]                                          Yes    Yes         Yes         
gnt_bus[3][15]                                          Yes    Yes         Yes         
Other bits of gnt_bus[3:0][31:0]                        No     No          No          
rs_gnt_bus.load_inst_gnts[0][1:0]                       Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[0][3]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[0][7]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[0][9]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[0][13]                        Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[0][31]                        Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[1][1:0]                       Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[1][5]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[2][5]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[2][7]                         Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[2][11]                        Yes    Yes         Yes         
rs_gnt_bus.load_inst_gnts[3][3]                         Yes    Yes         Yes         
Other bits of rs_gnt_bus.load_inst_gnts[3:0][31:0]      No     No          No          
rs_gnt_bus.branch_inst_gnts[0][1:0]                     Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[0][26]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[0][28]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[0][31:30]                   Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[1][0]                       Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[1][18]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[1][22]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[2][24]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[2][28]                      Yes    Yes         Yes         
rs_gnt_bus.branch_inst_gnts[3][20]                      Yes    Yes         Yes         
Other bits of rs_gnt_bus.branch_inst_gnts[3:0][31:0]    No     No          No          
rs_gnt_bus.mult_inst_gnts[0][2:0]                       Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[0][6]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[0][8]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[0][12]                        Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[0][31]                        Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[1][0]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[1][4]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[2][4]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[2][6]                         Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[2][10]                        Yes    Yes         Yes         
rs_gnt_bus.mult_inst_gnts[3][2]                         Yes    Yes         Yes         
Other bits of rs_gnt_bus.mult_inst_gnts[3:0][31:0]      No     No          No          
rs_gnt_bus.add_inst_gnts[0][1:0]                        Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[0][27]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[0][29]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[0][31]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[1][0]                          Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[1][17]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[1][21]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[2][25]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[2][29]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[3][19]                         Yes    Yes         Yes         
rs_gnt_bus.add_inst_gnts[3][23]                         Yes    Yes         Yes         
Other bits of rs_gnt_bus.add_inst_gnts[3:0][31:0]       No     No          No          
fu_avail_gnt_bus.load_fu_gnts[0][0]                     Yes    Yes         Yes         
fu_avail_gnt_bus.load_fu_gnts[0][3:2]                   Yes    Yes         Yes         
fu_avail_gnt_bus.load_fu_gnts[1][1:0]                   Yes    Yes         Yes         
fu_avail_gnt_bus.load_fu_gnts[2][2]                     Yes    Yes         Yes         
fu_avail_gnt_bus.load_fu_gnts[3][1]                     Yes    Yes         Yes         
Other bits of fu_avail_gnt_bus.load_fu_gnts[3:0][3:0]   No     No          No          
fu_avail_gnt_bus.branch_fu_gnts[0][0]                   Yes    Yes         Yes         
fu_avail_gnt_bus.branch_fu_gnts[0][3:2]                 Yes    Yes         Yes         
fu_avail_gnt_bus.branch_fu_gnts[1][1:0]                 Yes    Yes         Yes         
fu_avail_gnt_bus.branch_fu_gnts[2][2]                   Yes    Yes         Yes         
fu_avail_gnt_bus.branch_fu_gnts[3][1]                   Yes    Yes         Yes         
Other bits of fu_avail_gnt_bus.branch_fu_gnts[3:0][3:0] No     No          No          
fu_avail_gnt_bus.mult_fu_gnts[0][0]                     Yes    Yes         Yes         
fu_avail_gnt_bus.mult_fu_gnts[0][3:2]                   Yes    Yes         Yes         
fu_avail_gnt_bus.mult_fu_gnts[1][1:0]                   Yes    Yes         Yes         
fu_avail_gnt_bus.mult_fu_gnts[2][2]                     Yes    Yes         Yes         
fu_avail_gnt_bus.mult_fu_gnts[3][1]                     Yes    Yes         Yes         
Other bits of fu_avail_gnt_bus.mult_fu_gnts[3:0][3:0]   No     No          No          
fu_avail_gnt_bus.add_fu_gnts[0][0]                      Yes    Yes         Yes         
fu_avail_gnt_bus.add_fu_gnts[0][3:2]                    Yes    Yes         Yes         
fu_avail_gnt_bus.add_fu_gnts[1][1:0]                    Yes    Yes         Yes         
fu_avail_gnt_bus.add_fu_gnts[2][2]                      Yes    Yes         Yes         
fu_avail_gnt_bus.add_fu_gnts[3][1]                      Yes    Yes         Yes         
Other bits of fu_avail_gnt_bus.add_fu_gnts[3:0][3:0]    No     No          No          


-------------------------------------------------------------------------------
Branch Coverage for Module : reservation_station
         Line No. Total Covered Percent 
Branches          2     2       100.00  
IF       323      2     2       100.00  


323        		if (reset)
           		-1-  
324                    stations <= `SD 0;
                       ==>
325        		else begin
326                    stations <= `SD n_stations;
                       ==>

Branches:

-1- Status  
1   Covered 
0   Covered 


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 73.60  97.87  22.93 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 74.91  97.87  26.87 100.00 


Module : 

SCORE  LINE   TOGGLE BRANCH NAME                
 73.60  97.87  22.93 100.00 reservation_station 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 56.46  99.62  13.31 --     testbench 


Subtrees :

SCORE  LINE   TOGGLE BRANCH NAME         
 66.67 --      66.67 --     ps_fu_add    
 66.67 --      66.67 --     ps_fu_branch 
 66.67 --      66.67 --     ps_fu_load   
 66.67 --      66.67 --     ps_fu_mult   
 16.93 --      16.93 --     ps_rs_add    
 17.01 --      17.01 --     ps_rs_branch 
 17.17 --      17.17 --     ps_rs_load   
 16.84 --      16.84 --     ps_rs_mult   
 49.22 --      49.22 --     rsps         



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : wand_sel
===============================================================================
SCORE  LINE   TOGGLE BRANCH 
 99.22 --      99.22 --     

Source File(s) : 

/afs/umich.edu/user/b/r/brenf/group9w20/verilog/wand_sel.v

Module self-instances :

SCORE  LINE   TOGGLE BRANCH NAME                                  
 15.62 --      15.62 --     testbench.rs.ps_rs_add.foo[3].psel    
 15.62 --      15.62 --     testbench.rs.ps_rs_mult.foo[2].psel   
 15.62 --      15.62 --     testbench.rs.ps_rs_branch.foo[2].psel 
 15.62 --      15.62 --     testbench.rs.ps_rs_branch.foo[3].psel 
 17.19 --      17.19 --     testbench.rs.ps_rs_add.foo[2].psel    
 17.19 --      17.19 --     testbench.rs.ps_rs_mult.foo[3].psel   
 17.19 --      17.19 --     testbench.rs.ps_rs_load.foo[2].psel   
 17.19 --      17.19 --     testbench.rs.ps_rs_load.foo[3].psel   
 21.88 --      21.88 --     testbench.rs.ps_rs_mult.foo[1].psel   
 21.88 --      21.88 --     testbench.rs.ps_rs_load.foo[1].psel   
 23.44 --      23.44 --     testbench.rs.ps_rs_add.foo[0].psel    
 25.00 --      25.00 --     testbench.rs.ps_rs_add.foo[1].psel    
 25.00 --      25.00 --     testbench.rs.ps_rs_mult.foo[0].psel   
 25.00 --      25.00 --     testbench.rs.ps_rs_branch.foo[0].psel 
 25.00 --      25.00 --     testbench.rs.ps_rs_branch.foo[1].psel 
 25.00 --      25.00 --     testbench.rs.ps_rs_load.foo[0].psel   
 59.38 --      59.38 --     testbench.rs.rsps.foo[1].psel         
 59.38 --      59.38 --     testbench.rs.rsps.foo[3].psel         
 60.94 --      60.94 --     testbench.rs.rsps.foo[0].psel         
 60.94 --      60.94 --     testbench.rs.rsps.foo[2].psel         
 62.50 --      62.50 --     testbench.rs.ps_fu_add.foo[3].psel    
 62.50 --      62.50 --     testbench.rs.ps_fu_mult.foo[3].psel   
 62.50 --      62.50 --     testbench.rs.ps_fu_branch.foo[3].psel 
 62.50 --      62.50 --     testbench.rs.ps_fu_load.foo[3].psel   
 75.00 --      75.00 --     testbench.rs.ps_fu_add.foo[2].psel    
 75.00 --      75.00 --     testbench.rs.ps_fu_mult.foo[2].psel   
 75.00 --      75.00 --     testbench.rs.ps_fu_branch.foo[2].psel 
 75.00 --      75.00 --     testbench.rs.ps_fu_load.foo[2].psel   
 87.50 --      87.50 --     testbench.rs.ps_fu_add.foo[0].psel    
 87.50 --      87.50 --     testbench.rs.ps_fu_add.foo[1].psel    
 87.50 --      87.50 --     testbench.rs.ps_fu_mult.foo[0].psel   
 87.50 --      87.50 --     testbench.rs.ps_fu_mult.foo[1].psel   
 87.50 --      87.50 --     testbench.rs.ps_fu_branch.foo[0].psel 
 87.50 --      87.50 --     testbench.rs.ps_fu_branch.foo[1].psel 
 87.50 --      87.50 --     testbench.rs.ps_fu_load.foo[0].psel   
 87.50 --      87.50 --     testbench.rs.ps_fu_load.foo[1].psel   



-------------------------------------------------------------------------------
Toggle Coverage for Module : wand_sel ( parameter WIDTH=32 ) 
Toggle Coverage for Module self-instances : 
testbench.rs.rsps.foo[0].psel
----------------
SCORE  TOGGLE 
 60.94  60.94 

testbench.rs.rsps.foo[1].psel
----------------
SCORE  TOGGLE 
 59.38  59.38 

testbench.rs.rsps.foo[2].psel
----------------
SCORE  TOGGLE 
 60.94  60.94 

testbench.rs.rsps.foo[3].psel
----------------
SCORE  TOGGLE 
 59.38  59.38 

testbench.rs.ps_rs_add.foo[0].psel
----------------
SCORE  TOGGLE 
 23.44  23.44 

testbench.rs.ps_rs_add.foo[1].psel
----------------
SCORE  TOGGLE 
 25.00  25.00 

testbench.rs.ps_rs_add.foo[2].psel
----------------
SCORE  TOGGLE 
 17.19  17.19 

testbench.rs.ps_rs_add.foo[3].psel
----------------
SCORE  TOGGLE 
 15.62  15.62 

testbench.rs.ps_rs_mult.foo[0].psel
----------------
SCORE  TOGGLE 
 25.00  25.00 

testbench.rs.ps_rs_mult.foo[1].psel
----------------
SCORE  TOGGLE 
 21.88  21.88 

testbench.rs.ps_rs_mult.foo[2].psel
----------------
SCORE  TOGGLE 
 15.62  15.62 

testbench.rs.ps_rs_mult.foo[3].psel
----------------
SCORE  TOGGLE 
 17.19  17.19 

testbench.rs.ps_rs_branch.foo[0].psel
----------------
SCORE  TOGGLE 
 25.00  25.00 

testbench.rs.ps_rs_branch.foo[1].psel
----------------
SCORE  TOGGLE 
 25.00  25.00 

testbench.rs.ps_rs_branch.foo[2].psel
----------------
SCORE  TOGGLE 
 15.62  15.62 

testbench.rs.ps_rs_branch.foo[3].psel
----------------
SCORE  TOGGLE 
 15.62  15.62 

testbench.rs.ps_rs_load.foo[0].psel
----------------
SCORE  TOGGLE 
 25.00  25.00 

testbench.rs.ps_rs_load.foo[1].psel
----------------
SCORE  TOGGLE 
 21.88  21.88 

testbench.rs.ps_rs_load.foo[2].psel
----------------
SCORE  TOGGLE 
 17.19  17.19 

testbench.rs.ps_rs_load.foo[3].psel
----------------
SCORE  TOGGLE 
 17.19  17.19 

                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      256   252     98.44   
Total Bits 0->1 128   126     98.44   
Total Bits 1->0 128   126     98.44   

                              
Ports          2   1   50.00  
Port Bits      128 126 98.44  
Port Bits 0->1 64  63  98.44  
Port Bits 1->0 64  63  98.44  

                                
Signals          2   1   50.00  
Signal Bits      128 126 98.44  
Signal Bits 0->1 64  63  98.44  
Signal Bits 1->0 64  63  98.44  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[14:0]  Yes    Yes         Yes         INPUT     
req[15]    No     No          No          INPUT     
req[31:16] Yes    Yes         Yes         INPUT     
gnt[31:0]  Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[15:0]  Yes    Yes         Yes         
req_r[16]    No     No          No          
req_r[31:17] Yes    Yes         Yes         
gnt_r[31:0]  Yes    Yes         Yes         


-------------------------------------------------------------------------------
Toggle Coverage for Module : wand_sel ( parameter WIDTH=4 ) 
Toggle Coverage for Module self-instances : 
testbench.rs.ps_fu_add.foo[0].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_add.foo[1].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_add.foo[2].psel
----------------
SCORE  TOGGLE 
 75.00  75.00 

testbench.rs.ps_fu_add.foo[3].psel
----------------
SCORE  TOGGLE 
 62.50  62.50 

testbench.rs.ps_fu_mult.foo[0].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_mult.foo[1].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_mult.foo[2].psel
----------------
SCORE  TOGGLE 
 75.00  75.00 

testbench.rs.ps_fu_mult.foo[3].psel
----------------
SCORE  TOGGLE 
 62.50  62.50 

testbench.rs.ps_fu_branch.foo[0].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_branch.foo[1].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_branch.foo[2].psel
----------------
SCORE  TOGGLE 
 75.00  75.00 

testbench.rs.ps_fu_branch.foo[3].psel
----------------
SCORE  TOGGLE 
 62.50  62.50 

testbench.rs.ps_fu_load.foo[0].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_load.foo[1].psel
----------------
SCORE  TOGGLE 
 87.50  87.50 

testbench.rs.ps_fu_load.foo[2].psel
----------------
SCORE  TOGGLE 
 75.00  75.00 

testbench.rs.ps_fu_load.foo[3].psel
----------------
SCORE  TOGGLE 
 62.50  62.50 

                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      32    32      100.00  
Total Bits 0->1 16    16      100.00  
Total Bits 1->0 16    16      100.00  

                            
Ports          2  2  100.00 
Port Bits      16 16 100.00 
Port Bits 0->1 8  8  100.00 
Port Bits 1->0 8  8  100.00 

                              
Signals          2  2  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[3:0] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[3:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_add.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 14.47 --      14.47 --     ps_rs_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_add.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   40      15.62   
Total Bits 0->1 128   20      15.62   
Total Bits 1->0 128   20      15.62   

                             
Ports          2   0  0.00   
Port Bits      128 20 15.62  
Port Bits 0->1 64  10 15.62  
Port Bits 1->0 64  10 15.62  

                               
Signals          2   0  0.00   
Signal Bits      128 20 15.62  
Signal Bits 0->1 64  10 15.62  
Signal Bits 1->0 64  10 15.62  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[1]     No     No          No          INPUT     
req[2]     Yes    Yes         Yes         INPUT     
req[3]     No     No          No          INPUT     
req[4]     Yes    Yes         Yes         INPUT     
req[5]     No     No          No          INPUT     
req[6]     Yes    Yes         Yes         INPUT     
req[7]     No     No          No          INPUT     
req[8]     Yes    Yes         Yes         INPUT     
req[9]     No     No          No          INPUT     
req[10]    Yes    Yes         Yes         INPUT     
req[11]    No     No          No          INPUT     
req[12]    Yes    Yes         Yes         INPUT     
req[31:13] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[7:1]   No     No          No          OUTPUT    
gnt[8]     Yes    Yes         Yes         OUTPUT    
gnt[11:9]  No     No          No          OUTPUT    
gnt[12]    Yes    Yes         Yes         OUTPUT    
gnt[31:13] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[18:0]  No     No          No          
req_r[19]    Yes    Yes         Yes         
req_r[20]    No     No          No          
req_r[21]    Yes    Yes         Yes         
req_r[22]    No     No          No          
req_r[23]    Yes    Yes         Yes         
req_r[24]    No     No          No          
req_r[25]    Yes    Yes         Yes         
req_r[26]    No     No          No          
req_r[27]    Yes    Yes         Yes         
req_r[28]    No     No          No          
req_r[29]    Yes    Yes         Yes         
req_r[30]    No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[18:0]  No     No          No          
gnt_r[19]    Yes    Yes         Yes         
gnt_r[22:20] No     No          No          
gnt_r[23]    Yes    Yes         Yes         
gnt_r[30:24] No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_mult.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.61 --      14.61 --     ps_rs_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_mult.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   40      15.62   
Total Bits 0->1 128   20      15.62   
Total Bits 1->0 128   20      15.62   

                             
Ports          2   0  0.00   
Port Bits      128 20 15.62  
Port Bits 0->1 64  10 15.62  
Port Bits 1->0 64  10 15.62  

                               
Signals          2   0  0.00   
Signal Bits      128 20 15.62  
Signal Bits 0->1 64  10 15.62  
Signal Bits 1->0 64  10 15.62  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[1]     No     No          No          INPUT     
req[2]     Yes    Yes         Yes         INPUT     
req[3]     No     No          No          INPUT     
req[4]     Yes    Yes         Yes         INPUT     
req[5]     No     No          No          INPUT     
req[6]     Yes    Yes         Yes         INPUT     
req[7]     No     No          No          INPUT     
req[8]     Yes    Yes         Yes         INPUT     
req[9]     No     No          No          INPUT     
req[10]    Yes    Yes         Yes         INPUT     
req[31:11] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[3:1]   No     No          No          OUTPUT    
gnt[4]     Yes    Yes         Yes         OUTPUT    
gnt[5]     No     No          No          OUTPUT    
gnt[6]     Yes    Yes         Yes         OUTPUT    
gnt[9:7]   No     No          No          OUTPUT    
gnt[10]    Yes    Yes         Yes         OUTPUT    
gnt[31:11] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[20:0]  No     No          No          
req_r[21]    Yes    Yes         Yes         
req_r[22]    No     No          No          
req_r[23]    Yes    Yes         Yes         
req_r[24]    No     No          No          
req_r[25]    Yes    Yes         Yes         
req_r[26]    No     No          No          
req_r[27]    Yes    Yes         Yes         
req_r[28]    No     No          No          
req_r[29]    Yes    Yes         Yes         
req_r[30]    No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[20:0]  No     No          No          
gnt_r[21]    Yes    Yes         Yes         
gnt_r[24:22] No     No          No          
gnt_r[25]    Yes    Yes         Yes         
gnt_r[26]    No     No          No          
gnt_r[27]    Yes    Yes         Yes         
gnt_r[30:28] No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_branch.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 14.61 --      14.61 --     ps_rs_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_branch.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   40      15.62   
Total Bits 0->1 128   20      15.62   
Total Bits 1->0 128   20      15.62   

                             
Ports          2   0  0.00   
Port Bits      128 20 15.62  
Port Bits 0->1 64  10 15.62  
Port Bits 1->0 64  10 15.62  

                               
Signals          2   0  0.00   
Signal Bits      128 20 15.62  
Signal Bits 0->1 64  10 15.62  
Signal Bits 1->0 64  10 15.62  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[17:1]  No     No          No          INPUT     
req[18]    Yes    Yes         Yes         INPUT     
req[19]    No     No          No          INPUT     
req[20]    Yes    Yes         Yes         INPUT     
req[21]    No     No          No          INPUT     
req[22]    Yes    Yes         Yes         INPUT     
req[23]    No     No          No          INPUT     
req[24]    Yes    Yes         Yes         INPUT     
req[25]    No     No          No          INPUT     
req[26]    Yes    Yes         Yes         INPUT     
req[27]    No     No          No          INPUT     
req[28]    Yes    Yes         Yes         INPUT     
req[31:29] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[23:1]  No     No          No          OUTPUT    
gnt[24]    Yes    Yes         Yes         OUTPUT    
gnt[27:25] No     No          No          OUTPUT    
gnt[28]    Yes    Yes         Yes         OUTPUT    
gnt[31:29] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[2:0]   No     No          No          
req_r[3]     Yes    Yes         Yes         
req_r[4]     No     No          No          
req_r[5]     Yes    Yes         Yes         
req_r[6]     No     No          No          
req_r[7]     Yes    Yes         Yes         
req_r[8]     No     No          No          
req_r[9]     Yes    Yes         Yes         
req_r[10]    No     No          No          
req_r[11]    Yes    Yes         Yes         
req_r[12]    No     No          No          
req_r[13]    Yes    Yes         Yes         
req_r[30:14] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[2:0]   No     No          No          
gnt_r[3]     Yes    Yes         Yes         
gnt_r[6:4]   No     No          No          
gnt_r[7]     Yes    Yes         Yes         
gnt_r[30:8]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_branch.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 15.62 --      15.62 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 14.61 --      14.61 --     ps_rs_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_branch.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   40      15.62   
Total Bits 0->1 128   20      15.62   
Total Bits 1->0 128   20      15.62   

                             
Ports          2   0  0.00   
Port Bits      128 20 15.62  
Port Bits 0->1 64  10 15.62  
Port Bits 1->0 64  10 15.62  

                               
Signals          2   0  0.00   
Signal Bits      128 20 15.62  
Signal Bits 0->1 64  10 15.62  
Signal Bits 1->0 64  10 15.62  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]   Yes    Yes         Yes         INPUT     
req[2]     No     No          No          INPUT     
req[3]     Yes    Yes         Yes         INPUT     
req[4]     No     No          No          INPUT     
req[5]     Yes    Yes         Yes         INPUT     
req[6]     No     No          No          INPUT     
req[7]     Yes    Yes         Yes         INPUT     
req[8]     No     No          No          INPUT     
req[9]     Yes    Yes         Yes         INPUT     
req[10]    No     No          No          INPUT     
req[11]    Yes    Yes         Yes         INPUT     
req[31:12] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[6:1]   No     No          No          OUTPUT    
gnt[7]     Yes    Yes         Yes         OUTPUT    
gnt[10:8]  No     No          No          OUTPUT    
gnt[11]    Yes    Yes         Yes         OUTPUT    
gnt[31:12] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[19:0]  No     No          No          
req_r[20]    Yes    Yes         Yes         
req_r[21]    No     No          No          
req_r[22]    Yes    Yes         Yes         
req_r[23]    No     No          No          
req_r[24]    Yes    Yes         Yes         
req_r[25]    No     No          No          
req_r[26]    Yes    Yes         Yes         
req_r[27]    No     No          No          
req_r[28]    Yes    Yes         Yes         
req_r[29]    No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[19:0]  No     No          No          
gnt_r[20]    Yes    Yes         Yes         
gnt_r[23:21] No     No          No          
gnt_r[24]    Yes    Yes         Yes         
gnt_r[30:25] No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_add.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 14.47 --      14.47 --     ps_rs_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_add.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   44      17.19   
Total Bits 0->1 128   22      17.19   
Total Bits 1->0 128   22      17.19   

                             
Ports          2   0  0.00   
Port Bits      128 22 17.19  
Port Bits 0->1 64  11 17.19  
Port Bits 1->0 64  11 17.19  

                               
Signals          2   0  0.00   
Signal Bits      128 22 17.19  
Signal Bits 0->1 64  11 17.19  
Signal Bits 1->0 64  11 17.19  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[16:1]  No     No          No          INPUT     
req[17]    Yes    Yes         Yes         INPUT     
req[18]    No     No          No          INPUT     
req[19]    Yes    Yes         Yes         INPUT     
req[20]    No     No          No          INPUT     
req[21]    Yes    Yes         Yes         INPUT     
req[22]    No     No          No          INPUT     
req[23]    Yes    Yes         Yes         INPUT     
req[24]    No     No          No          INPUT     
req[25]    Yes    Yes         Yes         INPUT     
req[26]    No     No          No          INPUT     
req[27]    Yes    Yes         Yes         INPUT     
req[28]    No     No          No          INPUT     
req[29]    Yes    Yes         Yes         INPUT     
req[31:30] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[24:1]  No     No          No          OUTPUT    
gnt[25]    Yes    Yes         Yes         OUTPUT    
gnt[28:26] No     No          No          OUTPUT    
gnt[29]    Yes    Yes         Yes         OUTPUT    
gnt[31:30] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   No     No          No          
req_r[2]     Yes    Yes         Yes         
req_r[3]     No     No          No          
req_r[4]     Yes    Yes         Yes         
req_r[5]     No     No          No          
req_r[6]     Yes    Yes         Yes         
req_r[7]     No     No          No          
req_r[8]     Yes    Yes         Yes         
req_r[9]     No     No          No          
req_r[10]    Yes    Yes         Yes         
req_r[11]    No     No          No          
req_r[12]    Yes    Yes         Yes         
req_r[13]    No     No          No          
req_r[14]    Yes    Yes         Yes         
req_r[30:15] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[1:0]   No     No          No          
gnt_r[2]     Yes    Yes         Yes         
gnt_r[5:3]   No     No          No          
gnt_r[6]     Yes    Yes         Yes         
gnt_r[30:7]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_mult.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.61 --      14.61 --     ps_rs_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_mult.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   44      17.19   
Total Bits 0->1 128   22      17.19   
Total Bits 1->0 128   22      17.19   

                             
Ports          2   0  0.00   
Port Bits      128 22 17.19  
Port Bits 0->1 64  11 17.19  
Port Bits 1->0 64  11 17.19  

                               
Signals          2   0  0.00   
Signal Bits      128 22 17.19  
Signal Bits 0->1 64  11 17.19  
Signal Bits 1->0 64  11 17.19  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[18:1]  No     No          No          INPUT     
req[19]    Yes    Yes         Yes         INPUT     
req[20]    No     No          No          INPUT     
req[21]    Yes    Yes         Yes         INPUT     
req[22]    No     No          No          INPUT     
req[23]    Yes    Yes         Yes         INPUT     
req[24]    No     No          No          INPUT     
req[25]    Yes    Yes         Yes         INPUT     
req[26]    No     No          No          INPUT     
req[27]    Yes    Yes         Yes         INPUT     
req[28]    No     No          No          INPUT     
req[29]    Yes    Yes         Yes         INPUT     
req[31:30] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[24:1]  No     No          No          OUTPUT    
gnt[25]    Yes    Yes         Yes         OUTPUT    
gnt[26]    No     No          No          OUTPUT    
gnt[27]    Yes    Yes         Yes         OUTPUT    
gnt[28]    No     No          No          OUTPUT    
gnt[29]    Yes    Yes         Yes         OUTPUT    
gnt[31:30] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   No     No          No          
req_r[2]     Yes    Yes         Yes         
req_r[3]     No     No          No          
req_r[4]     Yes    Yes         Yes         
req_r[5]     No     No          No          
req_r[6]     Yes    Yes         Yes         
req_r[7]     No     No          No          
req_r[8]     Yes    Yes         Yes         
req_r[9]     No     No          No          
req_r[10]    Yes    Yes         Yes         
req_r[11]    No     No          No          
req_r[12]    Yes    Yes         Yes         
req_r[30:13] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[1:0]   No     No          No          
gnt_r[2]     Yes    Yes         Yes         
gnt_r[3]     No     No          No          
gnt_r[4]     Yes    Yes         Yes         
gnt_r[5]     No     No          No          
gnt_r[6]     Yes    Yes         Yes         
gnt_r[30:7]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_load.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.89 --      14.89 --     ps_rs_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_load.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   44      17.19   
Total Bits 0->1 128   22      17.19   
Total Bits 1->0 128   22      17.19   

                             
Ports          2   0  0.00   
Port Bits      128 22 17.19  
Port Bits 0->1 64  11 17.19  
Port Bits 1->0 64  11 17.19  

                               
Signals          2   0  0.00   
Signal Bits      128 22 17.19  
Signal Bits 0->1 64  11 17.19  
Signal Bits 1->0 64  11 17.19  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]   Yes    Yes         Yes         INPUT     
req[2]     No     No          No          INPUT     
req[3]     Yes    Yes         Yes         INPUT     
req[4]     No     No          No          INPUT     
req[5]     Yes    Yes         Yes         INPUT     
req[6]     No     No          No          INPUT     
req[7]     Yes    Yes         Yes         INPUT     
req[8]     No     No          No          INPUT     
req[9]     Yes    Yes         Yes         INPUT     
req[10]    No     No          No          INPUT     
req[11]    Yes    Yes         Yes         INPUT     
req[31:12] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[4:1]   No     No          No          OUTPUT    
gnt[5]     Yes    Yes         Yes         OUTPUT    
gnt[6]     No     No          No          OUTPUT    
gnt[7]     Yes    Yes         Yes         OUTPUT    
gnt[10:8]  No     No          No          OUTPUT    
gnt[11]    Yes    Yes         Yes         OUTPUT    
gnt[31:12] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[19:0]  No     No          No          
req_r[20]    Yes    Yes         Yes         
req_r[21]    No     No          No          
req_r[22]    Yes    Yes         Yes         
req_r[23]    No     No          No          
req_r[24]    Yes    Yes         Yes         
req_r[25]    No     No          No          
req_r[26]    Yes    Yes         Yes         
req_r[27]    No     No          No          
req_r[28]    Yes    Yes         Yes         
req_r[29]    No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[19:0]  No     No          No          
gnt_r[20]    Yes    Yes         Yes         
gnt_r[23:21] No     No          No          
gnt_r[24]    Yes    Yes         Yes         
gnt_r[25]    No     No          No          
gnt_r[26]    Yes    Yes         Yes         
gnt_r[30:27] No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_load.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 17.19 --      17.19 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.89 --      14.89 --     ps_rs_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_load.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   44      17.19   
Total Bits 0->1 128   22      17.19   
Total Bits 1->0 128   22      17.19   

                             
Ports          2   0  0.00   
Port Bits      128 22 17.19  
Port Bits 0->1 64  11 17.19  
Port Bits 1->0 64  11 17.19  

                               
Signals          2   0  0.00   
Signal Bits      128 22 17.19  
Signal Bits 0->1 64  11 17.19  
Signal Bits 1->0 64  11 17.19  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[17:1]  No     No          No          INPUT     
req[18]    Yes    Yes         Yes         INPUT     
req[19]    No     No          No          INPUT     
req[20]    Yes    Yes         Yes         INPUT     
req[21]    No     No          No          INPUT     
req[22]    Yes    Yes         Yes         INPUT     
req[23]    No     No          No          INPUT     
req[24]    Yes    Yes         Yes         INPUT     
req[25]    No     No          No          INPUT     
req[26]    Yes    Yes         Yes         INPUT     
req[27]    No     No          No          INPUT     
req[28]    Yes    Yes         Yes         INPUT     
req[31:29] No     No          No          INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[23:1]  No     No          No          OUTPUT    
gnt[24]    Yes    Yes         Yes         OUTPUT    
gnt[25]    No     No          No          OUTPUT    
gnt[26]    Yes    Yes         Yes         OUTPUT    
gnt[27]    No     No          No          OUTPUT    
gnt[28]    Yes    Yes         Yes         OUTPUT    
gnt[31:29] No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[2:0]   No     No          No          
req_r[3]     Yes    Yes         Yes         
req_r[4]     No     No          No          
req_r[5]     Yes    Yes         Yes         
req_r[6]     No     No          No          
req_r[7]     Yes    Yes         Yes         
req_r[8]     No     No          No          
req_r[9]     Yes    Yes         Yes         
req_r[10]    No     No          No          
req_r[11]    Yes    Yes         Yes         
req_r[12]    No     No          No          
req_r[13]    Yes    Yes         Yes         
req_r[30:14] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[2:0]   No     No          No          
gnt_r[3]     Yes    Yes         Yes         
gnt_r[4]     No     No          No          
gnt_r[5]     Yes    Yes         Yes         
gnt_r[6]     No     No          No          
gnt_r[7]     Yes    Yes         Yes         
gnt_r[30:8]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_mult.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 21.88 --      21.88 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 21.88 --      21.88 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.61 --      14.61 --     ps_rs_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_mult.foo[1].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   56      21.88   
Total Bits 0->1 128   28      21.88   
Total Bits 1->0 128   28      21.88   

                             
Ports          2   0  0.00   
Port Bits      128 28 21.88  
Port Bits 0->1 64  14 21.88  
Port Bits 1->0 64  14 21.88  

                               
Signals          2   0  0.00   
Signal Bits      128 28 21.88  
Signal Bits 0->1 64  14 21.88  
Signal Bits 1->0 64  14 21.88  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[18:1]  No     No          No          INPUT     
req[19]    Yes    Yes         Yes         INPUT     
req[20]    No     No          No          INPUT     
req[21]    Yes    Yes         Yes         INPUT     
req[22]    No     No          No          INPUT     
req[23]    Yes    Yes         Yes         INPUT     
req[24]    No     No          No          INPUT     
req[25]    Yes    Yes         Yes         INPUT     
req[26]    No     No          No          INPUT     
req[27]    Yes    Yes         Yes         INPUT     
req[28]    No     No          No          INPUT     
req[31:29] Yes    Yes         Yes         INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[26:1]  No     No          No          OUTPUT    
gnt[27]    Yes    Yes         Yes         OUTPUT    
gnt[28]    No     No          No          OUTPUT    
gnt[31:29] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[2:0]   Yes    Yes         Yes         
req_r[3]     No     No          No          
req_r[4]     Yes    Yes         Yes         
req_r[5]     No     No          No          
req_r[6]     Yes    Yes         Yes         
req_r[7]     No     No          No          
req_r[8]     Yes    Yes         Yes         
req_r[9]     No     No          No          
req_r[10]    Yes    Yes         Yes         
req_r[11]    No     No          No          
req_r[12]    Yes    Yes         Yes         
req_r[30:13] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[2:0]   Yes    Yes         Yes         
gnt_r[3]     No     No          No          
gnt_r[4]     Yes    Yes         Yes         
gnt_r[30:5]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_load.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 21.88 --      21.88 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 21.88 --      21.88 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.89 --      14.89 --     ps_rs_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_load.foo[1].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   56      21.88   
Total Bits 0->1 128   28      21.88   
Total Bits 1->0 128   28      21.88   

                             
Ports          2   0  0.00   
Port Bits      128 28 21.88  
Port Bits 0->1 64  14 21.88  
Port Bits 1->0 64  14 21.88  

                               
Signals          2   0  0.00   
Signal Bits      128 28 21.88  
Signal Bits 0->1 64  14 21.88  
Signal Bits 1->0 64  14 21.88  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[17:1]  No     No          No          INPUT     
req[18]    Yes    Yes         Yes         INPUT     
req[19]    No     No          No          INPUT     
req[20]    Yes    Yes         Yes         INPUT     
req[21]    No     No          No          INPUT     
req[22]    Yes    Yes         Yes         INPUT     
req[23]    No     No          No          INPUT     
req[24]    Yes    Yes         Yes         INPUT     
req[25]    No     No          No          INPUT     
req[26]    Yes    Yes         Yes         INPUT     
req[27]    No     No          No          INPUT     
req[28]    Yes    Yes         Yes         INPUT     
req[29]    No     No          No          INPUT     
req[31:30] Yes    Yes         Yes         INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[25:1]  No     No          No          OUTPUT    
gnt[26]    Yes    Yes         Yes         OUTPUT    
gnt[27]    No     No          No          OUTPUT    
gnt[28]    Yes    Yes         Yes         OUTPUT    
gnt[29]    No     No          No          OUTPUT    
gnt[31:30] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   Yes    Yes         Yes         
req_r[2]     No     No          No          
req_r[3]     Yes    Yes         Yes         
req_r[4]     No     No          No          
req_r[5]     Yes    Yes         Yes         
req_r[6]     No     No          No          
req_r[7]     Yes    Yes         Yes         
req_r[8]     No     No          No          
req_r[9]     Yes    Yes         Yes         
req_r[10]    No     No          No          
req_r[11]    Yes    Yes         Yes         
req_r[12]    No     No          No          
req_r[13]    Yes    Yes         Yes         
req_r[30:14] No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[1:0]   Yes    Yes         Yes         
gnt_r[2]     No     No          No          
gnt_r[3]     Yes    Yes         Yes         
gnt_r[4]     No     No          No          
gnt_r[5]     Yes    Yes         Yes         
gnt_r[30:6]  No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_add.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 23.44 --      23.44 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 23.44 --      23.44 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 14.47 --      14.47 --     ps_rs_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_add.foo[0].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   60      23.44   
Total Bits 0->1 128   30      23.44   
Total Bits 1->0 128   30      23.44   

                             
Ports          2   0  0.00   
Port Bits      128 30 23.44  
Port Bits 0->1 64  15 23.44  
Port Bits 1->0 64  15 23.44  

                               
Signals          2   0  0.00   
Signal Bits      128 30 23.44  
Signal Bits 0->1 64  15 23.44  
Signal Bits 1->0 64  15 23.44  

Port Details
          Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]  Yes    Yes         Yes         INPUT     
req[16:2] No     No          No          INPUT     
req[17]   Yes    Yes         Yes         INPUT     
req[18]   No     No          No          INPUT     
req[19]   Yes    Yes         Yes         INPUT     
req[20]   No     No          No          INPUT     
req[21]   Yes    Yes         Yes         INPUT     
req[22]   No     No          No          INPUT     
req[23]   Yes    Yes         Yes         INPUT     
req[24]   No     No          No          INPUT     
req[25]   Yes    Yes         Yes         INPUT     
req[26]   No     No          No          INPUT     
req[27]   Yes    Yes         Yes         INPUT     
req[28]   No     No          No          INPUT     
req[29]   Yes    Yes         Yes         INPUT     
req[30]   No     No          No          INPUT     
req[31]   Yes    Yes         Yes         INPUT     
gnt[1:0]  Yes    Yes         Yes         OUTPUT    
gnt[26:2] No     No          No          OUTPUT    
gnt[27]   Yes    Yes         Yes         OUTPUT    
gnt[28]   No     No          No          OUTPUT    
gnt[29]   Yes    Yes         Yes         OUTPUT    
gnt[30]   No     No          No          OUTPUT    
gnt[31]   Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[0]     Yes    Yes         Yes         
req_r[1]     No     No          No          
req_r[2]     Yes    Yes         Yes         
req_r[3]     No     No          No          
req_r[4]     Yes    Yes         Yes         
req_r[5]     No     No          No          
req_r[6]     Yes    Yes         Yes         
req_r[7]     No     No          No          
req_r[8]     Yes    Yes         Yes         
req_r[9]     No     No          No          
req_r[10]    Yes    Yes         Yes         
req_r[11]    No     No          No          
req_r[12]    Yes    Yes         Yes         
req_r[13]    No     No          No          
req_r[14]    Yes    Yes         Yes         
req_r[29:15] No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[0]     Yes    Yes         Yes         
gnt_r[1]     No     No          No          
gnt_r[2]     Yes    Yes         Yes         
gnt_r[3]     No     No          No          
gnt_r[4]     Yes    Yes         Yes         
gnt_r[29:5]  No     No          No          
gnt_r[31:30] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_add.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 14.47 --      14.47 --     ps_rs_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_add.foo[1].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   64      25.00   
Total Bits 0->1 128   32      25.00   
Total Bits 1->0 128   32      25.00   

                             
Ports          2   0  0.00   
Port Bits      128 32 25.00  
Port Bits 0->1 64  16 25.00  
Port Bits 1->0 64  16 25.00  

                               
Signals          2   0  0.00   
Signal Bits      128 32 25.00  
Signal Bits 0->1 64  16 25.00  
Signal Bits 1->0 64  16 25.00  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]     Yes    Yes         Yes         INPUT     
req[1]     No     No          No          INPUT     
req[2]     Yes    Yes         Yes         INPUT     
req[3]     No     No          No          INPUT     
req[4]     Yes    Yes         Yes         INPUT     
req[5]     No     No          No          INPUT     
req[6]     Yes    Yes         Yes         INPUT     
req[7]     No     No          No          INPUT     
req[8]     Yes    Yes         Yes         INPUT     
req[9]     No     No          No          INPUT     
req[10]    Yes    Yes         Yes         INPUT     
req[11]    No     No          No          INPUT     
req[12]    Yes    Yes         Yes         INPUT     
req[13]    No     No          No          INPUT     
req[14]    Yes    Yes         Yes         INPUT     
req[29:15] No     No          No          INPUT     
req[31:30] Yes    Yes         Yes         INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[1]     No     No          No          OUTPUT    
gnt[2]     Yes    Yes         Yes         OUTPUT    
gnt[9:3]   No     No          No          OUTPUT    
gnt[10]    Yes    Yes         Yes         OUTPUT    
gnt[13:11] No     No          No          OUTPUT    
gnt[14]    Yes    Yes         Yes         OUTPUT    
gnt[29:15] No     No          No          OUTPUT    
gnt[31:30] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   Yes    Yes         Yes         
req_r[16:2]  No     No          No          
req_r[17]    Yes    Yes         Yes         
req_r[18]    No     No          No          
req_r[19]    Yes    Yes         Yes         
req_r[20]    No     No          No          
req_r[21]    Yes    Yes         Yes         
req_r[22]    No     No          No          
req_r[23]    Yes    Yes         Yes         
req_r[24]    No     No          No          
req_r[25]    Yes    Yes         Yes         
req_r[26]    No     No          No          
req_r[27]    Yes    Yes         Yes         
req_r[28]    No     No          No          
req_r[29]    Yes    Yes         Yes         
req_r[30]    No     No          No          
req_r[31]    Yes    Yes         Yes         
gnt_r[1:0]   Yes    Yes         Yes         
gnt_r[16:2]  No     No          No          
gnt_r[17]    Yes    Yes         Yes         
gnt_r[20:18] No     No          No          
gnt_r[21]    Yes    Yes         Yes         
gnt_r[28:22] No     No          No          
gnt_r[29]    Yes    Yes         Yes         
gnt_r[30]    No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_mult.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.61 --      14.61 --     ps_rs_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_mult.foo[0].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   64      25.00   
Total Bits 0->1 128   32      25.00   
Total Bits 1->0 128   32      25.00   

                             
Ports          2   0  0.00   
Port Bits      128 32 25.00  
Port Bits 0->1 64  16 25.00  
Port Bits 1->0 64  16 25.00  

                               
Signals          2   0  0.00   
Signal Bits      128 32 25.00  
Signal Bits 0->1 64  16 25.00  
Signal Bits 1->0 64  16 25.00  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0]   Yes    Yes         Yes         INPUT     
req[3]     No     No          No          INPUT     
req[4]     Yes    Yes         Yes         INPUT     
req[5]     No     No          No          INPUT     
req[6]     Yes    Yes         Yes         INPUT     
req[7]     No     No          No          INPUT     
req[8]     Yes    Yes         Yes         INPUT     
req[9]     No     No          No          INPUT     
req[10]    Yes    Yes         Yes         INPUT     
req[11]    No     No          No          INPUT     
req[12]    Yes    Yes         Yes         INPUT     
req[30:13] No     No          No          INPUT     
req[31]    Yes    Yes         Yes         INPUT     
gnt[2:0]   Yes    Yes         Yes         OUTPUT    
gnt[5:3]   No     No          No          OUTPUT    
gnt[6]     Yes    Yes         Yes         OUTPUT    
gnt[7]     No     No          No          OUTPUT    
gnt[8]     Yes    Yes         Yes         OUTPUT    
gnt[11:9]  No     No          No          OUTPUT    
gnt[12]    Yes    Yes         Yes         OUTPUT    
gnt[30:13] No     No          No          OUTPUT    
gnt[31]    Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[0]     Yes    Yes         Yes         
req_r[18:1]  No     No          No          
req_r[19]    Yes    Yes         Yes         
req_r[20]    No     No          No          
req_r[21]    Yes    Yes         Yes         
req_r[22]    No     No          No          
req_r[23]    Yes    Yes         Yes         
req_r[24]    No     No          No          
req_r[25]    Yes    Yes         Yes         
req_r[26]    No     No          No          
req_r[27]    Yes    Yes         Yes         
req_r[28]    No     No          No          
req_r[31:29] Yes    Yes         Yes         
gnt_r[0]     Yes    Yes         Yes         
gnt_r[18:1]  No     No          No          
gnt_r[19]    Yes    Yes         Yes         
gnt_r[22:20] No     No          No          
gnt_r[23]    Yes    Yes         Yes         
gnt_r[24]    No     No          No          
gnt_r[25]    Yes    Yes         Yes         
gnt_r[28:26] No     No          No          
gnt_r[31:29] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_branch.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 14.61 --      14.61 --     ps_rs_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_branch.foo[0].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   64      25.00   
Total Bits 0->1 128   32      25.00   
Total Bits 1->0 128   32      25.00   

                             
Ports          2   0  0.00   
Port Bits      128 32 25.00  
Port Bits 0->1 64  16 25.00  
Port Bits 1->0 64  16 25.00  

                               
Signals          2   0  0.00   
Signal Bits      128 32 25.00  
Signal Bits 0->1 64  16 25.00  
Signal Bits 1->0 64  16 25.00  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]   Yes    Yes         Yes         INPUT     
req[17:2]  No     No          No          INPUT     
req[18]    Yes    Yes         Yes         INPUT     
req[19]    No     No          No          INPUT     
req[20]    Yes    Yes         Yes         INPUT     
req[21]    No     No          No          INPUT     
req[22]    Yes    Yes         Yes         INPUT     
req[23]    No     No          No          INPUT     
req[24]    Yes    Yes         Yes         INPUT     
req[25]    No     No          No          INPUT     
req[26]    Yes    Yes         Yes         INPUT     
req[27]    No     No          No          INPUT     
req[28]    Yes    Yes         Yes         INPUT     
req[29]    No     No          No          INPUT     
req[31:30] Yes    Yes         Yes         INPUT     
gnt[1:0]   Yes    Yes         Yes         OUTPUT    
gnt[25:2]  No     No          No          OUTPUT    
gnt[26]    Yes    Yes         Yes         OUTPUT    
gnt[27]    No     No          No          OUTPUT    
gnt[28]    Yes    Yes         Yes         OUTPUT    
gnt[29]    No     No          No          OUTPUT    
gnt[31:30] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   Yes    Yes         Yes         
req_r[2]     No     No          No          
req_r[3]     Yes    Yes         Yes         
req_r[4]     No     No          No          
req_r[5]     Yes    Yes         Yes         
req_r[6]     No     No          No          
req_r[7]     Yes    Yes         Yes         
req_r[8]     No     No          No          
req_r[9]     Yes    Yes         Yes         
req_r[10]    No     No          No          
req_r[11]    Yes    Yes         Yes         
req_r[12]    No     No          No          
req_r[13]    Yes    Yes         Yes         
req_r[29:14] No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[1:0]   Yes    Yes         Yes         
gnt_r[2]     No     No          No          
gnt_r[3]     Yes    Yes         Yes         
gnt_r[4]     No     No          No          
gnt_r[5]     Yes    Yes         Yes         
gnt_r[29:6]  No     No          No          
gnt_r[31:30] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_branch.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 14.61 --      14.61 --     ps_rs_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_branch.foo[1].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   64      25.00   
Total Bits 0->1 128   32      25.00   
Total Bits 1->0 128   32      25.00   

                             
Ports          2   0  0.00   
Port Bits      128 32 25.00  
Port Bits 0->1 64  16 25.00  
Port Bits 1->0 64  16 25.00  

                               
Signals          2   0  0.00   
Signal Bits      128 32 25.00  
Signal Bits 0->1 64  16 25.00  
Signal Bits 1->0 64  16 25.00  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]   Yes    Yes         Yes         INPUT     
req[2]     No     No          No          INPUT     
req[3]     Yes    Yes         Yes         INPUT     
req[4]     No     No          No          INPUT     
req[5]     Yes    Yes         Yes         INPUT     
req[6]     No     No          No          INPUT     
req[7]     Yes    Yes         Yes         INPUT     
req[8]     No     No          No          INPUT     
req[9]     Yes    Yes         Yes         INPUT     
req[10]    No     No          No          INPUT     
req[11]    Yes    Yes         Yes         INPUT     
req[12]    No     No          No          INPUT     
req[13]    Yes    Yes         Yes         INPUT     
req[29:14] No     No          No          INPUT     
req[31:30] Yes    Yes         Yes         INPUT     
gnt[0]     Yes    Yes         Yes         OUTPUT    
gnt[2:1]   No     No          No          OUTPUT    
gnt[3]     Yes    Yes         Yes         OUTPUT    
gnt[8:4]   No     No          No          OUTPUT    
gnt[9]     Yes    Yes         Yes         OUTPUT    
gnt[12:10] No     No          No          OUTPUT    
gnt[13]    Yes    Yes         Yes         OUTPUT    
gnt[29:14] No     No          No          OUTPUT    
gnt[31:30] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[1:0]   Yes    Yes         Yes         
req_r[17:2]  No     No          No          
req_r[18]    Yes    Yes         Yes         
req_r[19]    No     No          No          
req_r[20]    Yes    Yes         Yes         
req_r[21]    No     No          No          
req_r[22]    Yes    Yes         Yes         
req_r[23]    No     No          No          
req_r[24]    Yes    Yes         Yes         
req_r[25]    No     No          No          
req_r[26]    Yes    Yes         Yes         
req_r[27]    No     No          No          
req_r[28]    Yes    Yes         Yes         
req_r[29]    No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[1:0]   Yes    Yes         Yes         
gnt_r[17:2]  No     No          No          
gnt_r[18]    Yes    Yes         Yes         
gnt_r[21:19] No     No          No          
gnt_r[22]    Yes    Yes         Yes         
gnt_r[27:23] No     No          No          
gnt_r[28]    Yes    Yes         Yes         
gnt_r[30:29] No     No          No          
gnt_r[31]    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_rs_load.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 25.00 --      25.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 14.89 --      14.89 --     ps_rs_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_rs_load.foo[0].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   64      25.00   
Total Bits 0->1 128   32      25.00   
Total Bits 1->0 128   32      25.00   

                             
Ports          2   0  0.00   
Port Bits      128 32 25.00  
Port Bits 0->1 64  16 25.00  
Port Bits 1->0 64  16 25.00  

                               
Signals          2   0  0.00   
Signal Bits      128 32 25.00  
Signal Bits 0->1 64  16 25.00  
Signal Bits 1->0 64  16 25.00  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0]   Yes    Yes         Yes         INPUT     
req[2]     No     No          No          INPUT     
req[3]     Yes    Yes         Yes         INPUT     
req[4]     No     No          No          INPUT     
req[5]     Yes    Yes         Yes         INPUT     
req[6]     No     No          No          INPUT     
req[7]     Yes    Yes         Yes         INPUT     
req[8]     No     No          No          INPUT     
req[9]     Yes    Yes         Yes         INPUT     
req[10]    No     No          No          INPUT     
req[11]    Yes    Yes         Yes         INPUT     
req[12]    No     No          No          INPUT     
req[13]    Yes    Yes         Yes         INPUT     
req[30:14] No     No          No          INPUT     
req[31]    Yes    Yes         Yes         INPUT     
gnt[1:0]   Yes    Yes         Yes         OUTPUT    
gnt[2]     No     No          No          OUTPUT    
gnt[3]     Yes    Yes         Yes         OUTPUT    
gnt[6:4]   No     No          No          OUTPUT    
gnt[7]     Yes    Yes         Yes         OUTPUT    
gnt[8]     No     No          No          OUTPUT    
gnt[9]     Yes    Yes         Yes         OUTPUT    
gnt[12:10] No     No          No          OUTPUT    
gnt[13]    Yes    Yes         Yes         OUTPUT    
gnt[30:14] No     No          No          OUTPUT    
gnt[31]    Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[0]     Yes    Yes         Yes         
req_r[17:1]  No     No          No          
req_r[18]    Yes    Yes         Yes         
req_r[19]    No     No          No          
req_r[20]    Yes    Yes         Yes         
req_r[21]    No     No          No          
req_r[22]    Yes    Yes         Yes         
req_r[23]    No     No          No          
req_r[24]    Yes    Yes         Yes         
req_r[25]    No     No          No          
req_r[26]    Yes    Yes         Yes         
req_r[27]    No     No          No          
req_r[28]    Yes    Yes         Yes         
req_r[29]    No     No          No          
req_r[31:30] Yes    Yes         Yes         
gnt_r[0]     Yes    Yes         Yes         
gnt_r[17:1]  No     No          No          
gnt_r[18]    Yes    Yes         Yes         
gnt_r[21:19] No     No          No          
gnt_r[22]    Yes    Yes         Yes         
gnt_r[23]    No     No          No          
gnt_r[24]    Yes    Yes         Yes         
gnt_r[27:25] No     No          No          
gnt_r[28]    Yes    Yes         Yes         
gnt_r[29]    No     No          No          
gnt_r[31:30] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.rsps.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 59.38 --      59.38 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 59.38 --      59.38 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 41.28 --      41.28 --     rsps 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.rsps.foo[1].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   152     59.38   
Total Bits 0->1 128   76      59.38   
Total Bits 1->0 128   76      59.38   

                             
Ports          2   0  0.00   
Port Bits      128 76 59.38  
Port Bits 0->1 64  38 59.38  
Port Bits 1->0 64  38 59.38  

                               
Signals          2   0  0.00   
Signal Bits      128 76 59.38  
Signal Bits 0->1 64  38 59.38  
Signal Bits 1->0 64  38 59.38  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[14:0]  Yes    Yes         Yes         INPUT     
req[17:15] No     No          No          INPUT     
req[31:18] Yes    Yes         Yes         INPUT     
gnt[16:0]  No     No          No          OUTPUT    
gnt[17]    Yes    Yes         Yes         OUTPUT    
gnt[18]    No     No          No          OUTPUT    
gnt[19]    Yes    Yes         Yes         OUTPUT    
gnt[20]    No     No          No          OUTPUT    
gnt[21]    Yes    Yes         Yes         OUTPUT    
gnt[22]    No     No          No          OUTPUT    
gnt[23]    Yes    Yes         Yes         OUTPUT    
gnt[24]    No     No          No          OUTPUT    
gnt[25]    Yes    Yes         Yes         OUTPUT    
gnt[26]    No     No          No          OUTPUT    
gnt[27]    Yes    Yes         Yes         OUTPUT    
gnt[28]    No     No          No          OUTPUT    
gnt[31:29] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[13:0]  Yes    Yes         Yes         
req_r[16:14] No     No          No          
req_r[31:17] Yes    Yes         Yes         
gnt_r[2:0]   Yes    Yes         Yes         
gnt_r[3]     No     No          No          
gnt_r[4]     Yes    Yes         Yes         
gnt_r[5]     No     No          No          
gnt_r[6]     Yes    Yes         Yes         
gnt_r[7]     No     No          No          
gnt_r[8]     Yes    Yes         Yes         
gnt_r[9]     No     No          No          
gnt_r[10]    Yes    Yes         Yes         
gnt_r[11]    No     No          No          
gnt_r[12]    Yes    Yes         Yes         
gnt_r[13]    No     No          No          
gnt_r[14]    Yes    Yes         Yes         
gnt_r[31:15] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.rsps.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 59.38 --      59.38 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 59.38 --      59.38 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 41.28 --      41.28 --     rsps 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.rsps.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   152     59.38   
Total Bits 0->1 128   76      59.38   
Total Bits 1->0 128   76      59.38   

                             
Ports          2   0  0.00   
Port Bits      128 76 59.38  
Port Bits 0->1 64  38 59.38  
Port Bits 1->0 64  38 59.38  

                               
Signals          2   0  0.00   
Signal Bits      128 76 59.38  
Signal Bits 0->1 64  38 59.38  
Signal Bits 1->0 64  38 59.38  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[14:0]  Yes    Yes         Yes         INPUT     
req[16:15] No     No          No          INPUT     
req[30:17] Yes    Yes         Yes         INPUT     
req[31]    No     No          No          INPUT     
gnt[15:0]  No     No          No          OUTPUT    
gnt[16]    Yes    Yes         Yes         OUTPUT    
gnt[17]    No     No          No          OUTPUT    
gnt[18]    Yes    Yes         Yes         OUTPUT    
gnt[19]    No     No          No          OUTPUT    
gnt[20]    Yes    Yes         Yes         OUTPUT    
gnt[21]    No     No          No          OUTPUT    
gnt[22]    Yes    Yes         Yes         OUTPUT    
gnt[23]    No     No          No          OUTPUT    
gnt[24]    Yes    Yes         Yes         OUTPUT    
gnt[25]    No     No          No          OUTPUT    
gnt[26]    Yes    Yes         Yes         OUTPUT    
gnt[27]    No     No          No          OUTPUT    
gnt[30:28] Yes    Yes         Yes         OUTPUT    
gnt[31]    No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[0]     No     No          No          
req_r[14:1]  Yes    Yes         Yes         
req_r[16:15] No     No          No          
req_r[31:17] Yes    Yes         Yes         
gnt_r[0]     No     No          No          
gnt_r[3:1]   Yes    Yes         Yes         
gnt_r[4]     No     No          No          
gnt_r[5]     Yes    Yes         Yes         
gnt_r[6]     No     No          No          
gnt_r[7]     Yes    Yes         Yes         
gnt_r[8]     No     No          No          
gnt_r[9]     Yes    Yes         Yes         
gnt_r[10]    No     No          No          
gnt_r[11]    Yes    Yes         Yes         
gnt_r[12]    No     No          No          
gnt_r[13]    Yes    Yes         Yes         
gnt_r[14]    No     No          No          
gnt_r[15]    Yes    Yes         Yes         
gnt_r[31:16] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.rsps.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 60.94 --      60.94 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 60.94 --      60.94 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 41.28 --      41.28 --     rsps 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.rsps.foo[0].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   156     60.94   
Total Bits 0->1 128   78      60.94   
Total Bits 1->0 128   78      60.94   

                             
Ports          2   0  0.00   
Port Bits      128 78 60.94  
Port Bits 0->1 64  39 60.94  
Port Bits 1->0 64  39 60.94  

                               
Signals          2   0  0.00   
Signal Bits      128 78 60.94  
Signal Bits 0->1 64  39 60.94  
Signal Bits 1->0 64  39 60.94  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[13:0]  Yes    Yes         Yes         INPUT     
req[16:14] No     No          No          INPUT     
req[31:17] Yes    Yes         Yes         INPUT     
gnt[15:0]  No     No          No          OUTPUT    
gnt[17:16] Yes    Yes         Yes         OUTPUT    
gnt[18]    No     No          No          OUTPUT    
gnt[19]    Yes    Yes         Yes         OUTPUT    
gnt[20]    No     No          No          OUTPUT    
gnt[21]    Yes    Yes         Yes         OUTPUT    
gnt[22]    No     No          No          OUTPUT    
gnt[23]    Yes    Yes         Yes         OUTPUT    
gnt[24]    No     No          No          OUTPUT    
gnt[25]    Yes    Yes         Yes         OUTPUT    
gnt[26]    No     No          No          OUTPUT    
gnt[27]    Yes    Yes         Yes         OUTPUT    
gnt[28]    No     No          No          OUTPUT    
gnt[31:29] Yes    Yes         Yes         OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[14:0]  Yes    Yes         Yes         
req_r[17:15] No     No          No          
req_r[31:18] Yes    Yes         Yes         
gnt_r[2:0]   Yes    Yes         Yes         
gnt_r[3]     No     No          No          
gnt_r[4]     Yes    Yes         Yes         
gnt_r[5]     No     No          No          
gnt_r[6]     Yes    Yes         Yes         
gnt_r[7]     No     No          No          
gnt_r[8]     Yes    Yes         Yes         
gnt_r[9]     No     No          No          
gnt_r[10]    Yes    Yes         Yes         
gnt_r[11]    No     No          No          
gnt_r[12]    Yes    Yes         Yes         
gnt_r[13]    No     No          No          
gnt_r[15:14] Yes    Yes         Yes         
gnt_r[31:16] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.rsps.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 60.94 --      60.94 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 60.94 --      60.94 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME 
 41.28 --      41.28 --     rsps 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.rsps.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      256   156     60.94   
Total Bits 0->1 128   78      60.94   
Total Bits 1->0 128   78      60.94   

                             
Ports          2   0  0.00   
Port Bits      128 78 60.94  
Port Bits 0->1 64  39 60.94  
Port Bits 1->0 64  39 60.94  

                               
Signals          2   0  0.00   
Signal Bits      128 78 60.94  
Signal Bits 0->1 64  39 60.94  
Signal Bits 1->0 64  39 60.94  

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[13:0]  Yes    Yes         Yes         INPUT     
req[15:14] No     No          No          INPUT     
req[30:16] Yes    Yes         Yes         INPUT     
req[31]    No     No          No          INPUT     
gnt[14:0]  No     No          No          OUTPUT    
gnt[16:15] Yes    Yes         Yes         OUTPUT    
gnt[17]    No     No          No          OUTPUT    
gnt[18]    Yes    Yes         Yes         OUTPUT    
gnt[19]    No     No          No          OUTPUT    
gnt[20]    Yes    Yes         Yes         OUTPUT    
gnt[21]    No     No          No          OUTPUT    
gnt[22]    Yes    Yes         Yes         OUTPUT    
gnt[23]    No     No          No          OUTPUT    
gnt[24]    Yes    Yes         Yes         OUTPUT    
gnt[25]    No     No          No          OUTPUT    
gnt[26]    Yes    Yes         Yes         OUTPUT    
gnt[27]    No     No          No          OUTPUT    
gnt[30:28] Yes    Yes         Yes         OUTPUT    
gnt[31]    No     No          No          OUTPUT    

Signal Details
             Toggle Toggle 1->0 Toggle 0->1 
req_r[0]     No     No          No          
req_r[15:1]  Yes    Yes         Yes         
req_r[17:16] No     No          No          
req_r[31:18] Yes    Yes         Yes         
gnt_r[0]     No     No          No          
gnt_r[3:1]   Yes    Yes         Yes         
gnt_r[4]     No     No          No          
gnt_r[5]     Yes    Yes         Yes         
gnt_r[6]     No     No          No          
gnt_r[7]     Yes    Yes         Yes         
gnt_r[8]     No     No          No          
gnt_r[9]     Yes    Yes         Yes         
gnt_r[10]    No     No          No          
gnt_r[11]    Yes    Yes         Yes         
gnt_r[12]    No     No          No          
gnt_r[13]    Yes    Yes         Yes         
gnt_r[14]    No     No          No          
gnt_r[16:15] Yes    Yes         Yes         
gnt_r[31:17] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_add.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 58.43 --      58.43 --     ps_fu_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_add.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    20      62.50   
Total Bits 0->1 16    10      62.50   
Total Bits 1->0 16    10      62.50   

                            
Ports          2  0  0.00   
Port Bits      16 10 62.50  
Port Bits 0->1 8  5  62.50  
Port Bits 1->0 8  5  62.50  

                              
Signals          2  0  0.00   
Signal Bits      16 10 62.50  
Signal Bits 0->1 8  5  62.50  
Signal Bits 1->0 8  5  62.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[2:1] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[2:1] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_mult.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_mult.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    20      62.50   
Total Bits 0->1 16    10      62.50   
Total Bits 1->0 16    10      62.50   

                            
Ports          2  0  0.00   
Port Bits      16 10 62.50  
Port Bits 0->1 8  5  62.50  
Port Bits 1->0 8  5  62.50  

                              
Signals          2  0  0.00   
Signal Bits      16 10 62.50  
Signal Bits 0->1 8  5  62.50  
Signal Bits 1->0 8  5  62.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[2:1] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[2:1] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_branch.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 58.43 --      58.43 --     ps_fu_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_branch.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    20      62.50   
Total Bits 0->1 16    10      62.50   
Total Bits 1->0 16    10      62.50   

                            
Ports          2  0  0.00   
Port Bits      16 10 62.50  
Port Bits 0->1 8  5  62.50  
Port Bits 1->0 8  5  62.50  

                              
Signals          2  0  0.00   
Signal Bits      16 10 62.50  
Signal Bits 0->1 8  5  62.50  
Signal Bits 1->0 8  5  62.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[2:1] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[2:1] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_load.foo[3].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 62.50 --      62.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_load.foo[3].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    20      62.50   
Total Bits 0->1 16    10      62.50   
Total Bits 1->0 16    10      62.50   

                            
Ports          2  0  0.00   
Port Bits      16 10 62.50  
Port Bits 0->1 8  5  62.50  
Port Bits 1->0 8  5  62.50  

                              
Signals          2  0  0.00   
Signal Bits      16 10 62.50  
Signal Bits 0->1 8  5  62.50  
Signal Bits 1->0 8  5  62.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[2:1] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[2:1] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_add.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 58.43 --      58.43 --     ps_fu_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_add.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    24      75.00   
Total Bits 0->1 16    12      75.00   
Total Bits 1->0 16    12      75.00   

                            
Ports          2  0  0.00   
Port Bits      16 12 75.00  
Port Bits 0->1 8  6  75.00  
Port Bits 1->0 8  6  75.00  

                              
Signals          2  0  0.00   
Signal Bits      16 12 75.00  
Signal Bits 0->1 8  6  75.00  
Signal Bits 1->0 8  6  75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[2:0] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[3:1] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_mult.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_mult.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    24      75.00   
Total Bits 0->1 16    12      75.00   
Total Bits 1->0 16    12      75.00   

                            
Ports          2  0  0.00   
Port Bits      16 12 75.00  
Port Bits 0->1 8  6  75.00  
Port Bits 1->0 8  6  75.00  

                              
Signals          2  0  0.00   
Signal Bits      16 12 75.00  
Signal Bits 0->1 8  6  75.00  
Signal Bits 1->0 8  6  75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[2:0] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[3:1] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_branch.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 58.43 --      58.43 --     ps_fu_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_branch.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    24      75.00   
Total Bits 0->1 16    12      75.00   
Total Bits 1->0 16    12      75.00   

                            
Ports          2  0  0.00   
Port Bits      16 12 75.00  
Port Bits 0->1 8  6  75.00  
Port Bits 1->0 8  6  75.00  

                              
Signals          2  0  0.00   
Signal Bits      16 12 75.00  
Signal Bits 0->1 8  6  75.00  
Signal Bits 1->0 8  6  75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[2:0] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[3:1] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_load.foo[2].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 75.00 --      75.00 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_load.foo[2].psel
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      32    24      75.00   
Total Bits 0->1 16    12      75.00   
Total Bits 1->0 16    12      75.00   

                            
Ports          2  0  0.00   
Port Bits      16 12 75.00  
Port Bits 0->1 8  6  75.00  
Port Bits 1->0 8  6  75.00  

                              
Signals          2  0  0.00   
Signal Bits      16 12 75.00  
Signal Bits 0->1 8  6  75.00  
Signal Bits 1->0 8  6  75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
gnt[2:0] Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[0]   No     No          No          
req_r[3:1] Yes    Yes         Yes         
gnt_r[0]   No     No          No          
gnt_r[3:1] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_add.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 58.43 --      58.43 --     ps_fu_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_add.foo[0].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[3:2] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[1:0] Yes    Yes         Yes         
gnt_r[2]   No     No          No          
gnt_r[3]   Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_add.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME      
 58.43 --      58.43 --     ps_fu_add 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_add.foo[1].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[2:0] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_mult.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_mult.foo[0].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[3:2] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[1:0] Yes    Yes         Yes         
gnt_r[2]   No     No          No          
gnt_r[3]   Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_mult.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_mult 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_mult.foo[1].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[2:0] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_branch.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 58.43 --      58.43 --     ps_fu_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_branch.foo[0].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[3:2] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[1:0] Yes    Yes         Yes         
gnt_r[2]   No     No          No          
gnt_r[3]   Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_branch.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME         
 58.43 --      58.43 --     ps_fu_branch 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_branch.foo[1].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[2:0] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_load.foo[0].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_load.foo[0].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[3:2] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[1:0] Yes    Yes         Yes         
gnt_r[2]   No     No          No          
gnt_r[3]   Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.rs.ps_fu_load.foo[1].psel
===============================================================================

Instance :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Instance's subtree :

SCORE  LINE   TOGGLE BRANCH 
 87.50 --      87.50 --     


Module : 

SCORE  LINE   TOGGLE BRANCH NAME     
 99.22 --      99.22 --     wand_sel 


Parent : 

SCORE  LINE   TOGGLE BRANCH NAME       
 58.43 --      58.43 --     ps_fu_load 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.rs.ps_fu_load.foo[1].psel
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      32    28      87.50   
Total Bits 0->1 16    14      87.50   
Total Bits 1->0 16    14      87.50   

                            
Ports          2  1  50.00  
Port Bits      16 14 87.50  
Port Bits 0->1 8  7  87.50  
Port Bits 1->0 8  7  87.50  

                              
Signals          2  1  50.00  
Signal Bits      16 14 87.50  
Signal Bits 0->1 8  7  87.50  
Signal Bits 1->0 8  7  87.50  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
req_r[3:0] Yes    Yes         Yes         
gnt_r[2:0] Yes    Yes         Yes         
gnt_r[3]   No     No          No          


