Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  3 11:07:17 2021
| Host         : DESKTOP-37ADL3B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topset_control_sets_placed.rpt
| Design       : topset
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-----------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+---------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG   |               |                             |                2 |              2 |
|  clk_N1_BUFG     |               | rst_IBUF                    |                1 |              4 |
|  clk_N1_BUFG     | T1/dut1/Q[1]  | rst_IBUF                    |                2 |              4 |
|  Divider2/clk_N2 |               |                             |                7 |             17 |
|  clk_N1_BUFG     | T1/dut1/Q[0]  | rst_IBUF                    |                8 |             32 |
|  clk_IBUF_BUFG   |               | Divider1/clear              |                8 |             32 |
|  clk_IBUF_BUFG   |               | Divider2/counter[0]_i_1_n_0 |                8 |             32 |
+------------------+---------------+-----------------------------+------------------+----------------+


