/dts-v1/;
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;
  nvic: interrupt-controller@e000e100 {
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
   status = "disabled";
  };
 };
};
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m3";
   reg = <0>;
  };
 };
 sram0: memory@20000000 {
  device_type = "memory";
  compatible = "mmio-sram";
  reg = <0x20000000 (64*1024)>;
 };
 flash0: flash@0 {
  reg = <0x00000000 (256*1024)>;
 };
 soc {
  uart0: uart@4000C000 {
   compatible = "ti,stellaris-uart";
   reg = <0x4000C000 0x4c>;
   interrupts = <5 3>;
   status = "disabled";
   label = "UART_0";
  };
  uart1: uart@4000D000 {
   compatible = "ti,stellaris-uart";
   reg = <0x4000D000 0x4c>;
   interrupts = <6 3>;
   status = "disabled";
   label = "UART_1";
  };
  uart2: uart@4000E000 {
   compatible = "ti,stellaris-uart";
   reg = <0x4000E000 0x4c>;
   interrupts = <33 3>;
   status = "disabled";
   label = "UART_2";
  };
 };
};
&nvic {
 arm,num-irq-priority-bits = <3>;
};
/ {
 model = "QEMU Cortex-M3";
 compatible = "ti,lm3s6965evb-qemu", "ti,lm3s6965";
 aliases {
  uart-0 = &uart0;
  uart-1 = &uart1;
  uart-2 = &uart2;
 };
 chosen {
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
  zephyr,console = &uart0;
  zephyr,bt-uart = &uart2;
  zephyr,uart-pipe = &uart1;
  zephyr,bt-mon-uart = &uart2;
 };
};
&uart0 {
 status = "ok";
 current-speed = <115200>;
};
&uart1 {
 status = "ok";
 current-speed = <115200>;
};
&uart2 {
 status = "ok";
 current-speed = <115200>;
};
