INFO: [VRFC 10-163] Analyzing VHDL file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_5.gen/sources_1/ip/data_memory/synth/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
