
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/sram/sram_128x32/out/sram_128x32.nl.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/sram/sram_128x32/out/sram_128x32.nl.v' to AST representation.
Generating RTLIL representation for module `\sram_128x32'.
Successfully finished Verilog frontend.
[INFO] Using SDC file '/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

3. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/adder.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/alu.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/alu.v' to AST representation.
Storing AST representation for module `$abstract\alu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v' to AST representation.
Storing AST representation for module `$abstract\branch_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/control_unit.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v' to AST representation.
Storing AST representation for module `$abstract\control_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/data_memory.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v' to AST representation.
Storing AST representation for module `$abstract\data_memory'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/decode.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/decode.v' to AST representation.
Storing AST representation for module `$abstract\decode'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/execute.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/execute.v' to AST representation.
Storing AST representation for module `$abstract\execute'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/fetch.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/fetch.v' to AST representation.
Storing AST representation for module `$abstract\fetch'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/ff.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/ff.v' to AST representation.
Storing AST representation for module `$abstract\ff'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/hazard.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/hazard.v' to AST representation.
Storing AST representation for module `$abstract\hazard'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v' to AST representation.
Storing AST representation for module `$abstract\imm_ext'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/instr_mem.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/instr_mem.v' to AST representation.
Storing AST representation for module `$abstract\instr_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/memory.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/memory.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v' to AST representation.
Storing AST representation for module `$abstract\mt_cpu'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v' to AST representation.
Storing AST representation for module `$abstract\mt_pc'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v' to AST representation.
Storing AST representation for module `$abstract\mt_reg_file'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/mux3.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/mux3.v' to AST representation.
Storing AST representation for module `$abstract\mux3'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_de'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_em'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_fd'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_mw'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/reg_file.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/reg_file.v' to AST representation.
Storing AST representation for module `$abstract\reg_file'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/reset_ff.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/reset_ff.v' to AST representation.
Storing AST representation for module `$abstract\reset_ff'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v' to AST representation.
Storing AST representation for module `$abstract\thread_sel'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/writeback.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/writeback.v' to AST representation.
Storing AST representation for module `$abstract\writeback'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v' to AST representation.
Storing AST representation for module `$abstract\tgrp_switcher'.
Successfully finished Verilog frontend.

29. Executing HIERARCHY pass (managing design hierarchy).

30. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_cpu'.
Generating RTLIL representation for module `\mt_cpu'.

30.1. Analyzing design hierarchy..
Top module:  \mt_cpu
Parameter \NUM_THREADS = 4

30.2. Executing AST frontend in derive mode using pre-parsed AST for module `\tgrp_switcher'.
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.3. Executing AST frontend in derive mode using pre-parsed AST for module `\writeback'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_mw'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \DMEM_SIZE = 64
Parameter \NUM_THREADS = 4

30.5. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \DMEM_SIZE = 64
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.6. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_em'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \NUM_THREADS = 4

30.7. Executing AST frontend in derive mode using pre-parsed AST for module `\execute'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_de'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.9. Executing AST frontend in derive mode using pre-parsed AST for module `\decode'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.10. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_fd'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \IMEM_SIZE = 1024
Parameter \NUM_THREADS = 4

30.11. Executing AST frontend in derive mode using pre-parsed AST for module `\fetch'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \IMEM_SIZE = 1024
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch'.

30.12. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 1024

30.13. Executing AST frontend in derive mode using pre-parsed AST for module `\instr_mem'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 1024
Generating RTLIL representation for module `$paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem'.
Parameter \NUM_THREADS = 4
Parameter \NUM_THREAD_GRPS = 2
Parameter \ADDRESS_WIDTH = 32

30.14. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_pc'.
Parameter \NUM_THREADS = 4
Parameter \NUM_THREAD_GRPS = 2
Parameter \ADDRESS_WIDTH = 32
Generating RTLIL representation for module `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc'.
Parameter \NUM_THREADS = 4

30.15. Executing AST frontend in derive mode using pre-parsed AST for module `\thread_sel'.
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100'.

30.16. Executing AST frontend in derive mode using pre-parsed AST for module `\imm_ext'.
Generating RTLIL representation for module `\imm_ext'.
Parameter \NUM_THREADS = 4
Parameter \DATA_WIDTH = 32

30.17. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_reg_file'.
Parameter \NUM_THREADS = 4
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file'.

30.18. Executing AST frontend in derive mode using pre-parsed AST for module `\control_unit'.
Generating RTLIL representation for module `\control_unit'.
Parameter \DATA_WIDTH = 32

30.19. Executing AST frontend in derive mode using pre-parsed AST for module `\branch_unit'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000'.
Parameter \DATA_WIDTH = 32

30.20. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 64

30.21. Executing AST frontend in derive mode using pre-parsed AST for module `\data_memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 64
Generating RTLIL representation for module `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory'.
Parameter \DATA_WIDTH = 32

30.22. Executing AST frontend in derive mode using pre-parsed AST for module `\mux3'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000'.

30.23. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100

30.24. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100
Removing unused module `$abstract\tgrp_switcher'.
Removing unused module `$abstract\writeback'.
Removing unused module `$abstract\thread_sel'.
Removing unused module `$abstract\reset_ff'.
Removing unused module `$abstract\reg_file'.
Removing unused module `$abstract\pl_reg_mw'.
Removing unused module `$abstract\pl_reg_fd'.
Removing unused module `$abstract\pl_reg_em'.
Removing unused module `$abstract\pl_reg_de'.
Removing unused module `$abstract\mux3'.
Removing unused module `$abstract\mt_reg_file'.
Removing unused module `$abstract\mt_pc'.
Removing unused module `$abstract\mt_cpu'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\instr_mem'.
Removing unused module `$abstract\imm_ext'.
Removing unused module `$abstract\hazard'.
Removing unused module `$abstract\ff'.
Removing unused module `$abstract\fetch'.
Removing unused module `$abstract\execute'.
Removing unused module `$abstract\decode'.
Removing unused module `$abstract\data_memory'.
Removing unused module `$abstract\control_unit'.
Removing unused module `$abstract\branch_unit'.
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\adder'.
Removed 26 unused modules.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf2.dout1 from 32 bits to 33 bits.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf2.dout0 from 32 bits to 33 bits.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf2.din0 from 32 bits to 33 bits.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf1.dout1 from 32 bits to 33 bits.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf1.dout0 from 32 bits to 33 bits.
Warning: Resizing cell port $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.tgrp_rf1.din0 from 32 bits to 33 bits.
Warning: Resizing cell port mt_cpu.tgrp_switch.tid_stalled from 32 bits to 2 bits.
Warning: Resizing cell port mt_cpu.fetch_stage.tid_stalled from 32 bits to 2 bits.
Renaming module mt_cpu to mt_cpu.

31. Generating Graphviz representation of design.
Writing dot description to `/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/hierarchy.dot'.
Dumping module mt_cpu to page 1.

32. Executing TRIBUF pass.

33. Executing HIERARCHY pass (managing design hierarchy).

33.1. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100

33.2. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100
Removed 0 unused modules.

34. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.$proc$/home/bala/git_stuff/internship/syn/librelane/src/instr_mem.v:0$26'.
Cleaned up 0 empty switches.

35. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v:29$120 in module imm_ext.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:9$118 in module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42 in module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:13$10 in module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/mux3.v:9$460 in module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 4 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Removed 2 dead cases from process $proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 3 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:9$153 in module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:9$146 in module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142 in module control_unit.
Marked 2 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142 in module control_unit.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:23$141 in module control_unit.
Removed a total of 4 dead cases.

36. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 120 assignments to connections.

37. Executing PROC_INIT pass (extract init attributes).

38. Executing PROC_ARST pass (detect async resets in processes).

39. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~28 debug messages>

40. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\imm_ext.$proc$/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v:29$120'.
     1/1: $1\imm_val[31:0]
Creating decoders for process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:9$118'.
     1/1: $0\tid[1:0]
Creating decoders for process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
     1/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$116
     2/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_DATA[31:0]$115
     3/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_ADDR[2:0]$114
     4/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$97
     5/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_DATA[31:0]$96
     6/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_ADDR[2:0]$95
     7/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$94
     8/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_DATA[31:0]$93
     9/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_ADDR[2:0]$92
    10/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$91
    11/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_DATA[31:0]$90
    12/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_ADDR[2:0]$89
    13/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$103
    14/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_DATA[31:0]$102
    15/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_ADDR[2:0]$101
    16/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$100
    17/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_DATA[31:0]$99
    18/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_ADDR[2:0]$98
    19/42: $1\i[31:0]
    20/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$73
    21/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$72
    22/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$71
    23/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$70
    24/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$69
    25/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$68
    26/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$67
    27/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$66
    28/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$88
    29/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_DATA[31:0]$87
    30/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_ADDR[2:0]$86
    31/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$85
    32/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_DATA[31:0]$84
    33/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_ADDR[2:0]$83
    34/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$82
    35/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_DATA[31:0]$81
    36/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_ADDR[2:0]$80
    37/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$79
    38/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_DATA[31:0]$78
    39/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_ADDR[2:0]$77
    40/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$76
    41/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_DATA[31:0]$75
    42/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_ADDR[2:0]$74
Creating decoders for process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:27$40'.
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
     1/4: $0\tid_d[1:0]
     2/4: $0\instr_d[31:0]
     3/4: $0\pc_plus4_d[31:0]
     4/4: $0\pc_d[31:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
     1/16: $0\pc_plus4_e[31:0]
     2/16: $0\imm_val_e[31:0]
     3/16: $0\rd_e[4:0]
     4/16: $0\pc_e[31:0]
     5/16: $0\rd2_e[31:0]
     6/16: $0\rd1_e[31:0]
     7/16: $0\alu_src_a_e[0:0]
     8/16: $0\alu_src_b_e[0:0]
     9/16: $0\funct3_e[2:0]
    10/16: $0\alu_control_e[3:0]
    11/16: $0\branch_e[0:0]
    12/16: $0\jump_e[0:0]
    13/16: $0\mem_write_e[0:0]
    14/16: $0\res_src_e[1:0]
    15/16: $0\reg_write_e[0:0]
    16/16: $0\tid_e[1:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
     1/9: $0\tid_m[1:0]
     2/9: $0\pc_plus4_m[31:0]
     3/9: $0\rd_m[4:0]
     4/9: $0\write_data_m[31:0]
     5/9: $0\alu_result_m[31:0]
     6/9: $0\funct3_m[2:0]
     7/9: $0\result_src_m[1:0]
     8/9: $0\mem_write_m[0:0]
     9/9: $0\reg_write_m[0:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
     1/7: $0\pc_plus4_w[31:0]
     2/7: $0\read_data_w[31:0]
     3/7: $0\alu_result_w[31:0]
     4/7: $0\result_src_w[1:0]
     5/7: $0\tid_w[1:0]
     6/7: $0\rd_w[4:0]
     7/7: $0\reg_write_w[0:0]
Creating decoders for process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:13$10'.
     1/1: $0\tgrp_reg[0:0]
Creating decoders for process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mux3.v:9$460'.
     1/1: $1\out[31:0]
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
     1/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$327
     2/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_DATA[31:0]$326
     3/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$325
     4/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$330
     5/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_DATA[31:0]$329
     6/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$328
     7/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315
     8/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_DATA[31:0]$314
     9/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$313
    10/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324
    11/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_DATA[31:0]$323
    12/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$322
    13/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321
    14/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_DATA[31:0]$320
    15/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$319
    16/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318
    17/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_DATA[31:0]$317
    18/64: $3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$316
    19/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301
    20/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_DATA[31:0]$300
    21/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$299
    22/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298
    23/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_DATA[31:0]$297
    24/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$296
    25/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295
    26/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_DATA[31:0]$294
    27/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$293
    28/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292
    29/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_DATA[31:0]$291
    30/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$290
    31/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$312
    32/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_ADDR[31:0]$311
    33/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$310
    34/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_DATA[31:0]$309
    35/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_ADDR[31:0]$308
    36/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$307
    37/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_DATA[31:0]$306
    38/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$305
    39/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$304
    40/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_DATA[31:0]$303
    41/64: $2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$302
    42/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$289
    43/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_ADDR[31:0]$288
    44/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$287
    45/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_DATA[31:0]$286
    46/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_ADDR[31:0]$285
    47/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$284
    48/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_DATA[31:0]$283
    49/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$282
    50/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$281
    51/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_DATA[31:0]$280
    52/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$279
    53/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$278
    54/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_DATA[31:0]$277
    55/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$276
    56/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$275
    57/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_DATA[31:0]$274
    58/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$273
    59/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$272
    60/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_DATA[31:0]$271
    61/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$270
    62/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$269
    63/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_DATA[31:0]$268
    64/64: $1$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$267
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240'.
     1/3: $3\read_data_m[31:0]
     2/3: $2\read_data_m[31:0]
     3/3: $1\read_data_m[31:0]
Creating decoders for process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:9$153'.
     1/1: $1\res[31:0]
Creating decoders for process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:9$146'.
     1/1: $1\branch_result[0:0]
Creating decoders for process `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142'.
     1/2: $2\alu_controls[3:0]
     2/2: $1\alu_controls[3:0]
Creating decoders for process `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:23$141'.
     1/1: $1\controls[10:0]

41. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_ext.\imm_val' from process `\imm_ext.$proc$/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v:29$120'.
No latch inferred for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.\pc' from process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:27$40'.
No latch inferred for signal `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.\out' from process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mux3.v:9$460'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.\i' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$166_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$167_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$168_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$169_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$170_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$171_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$172_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$173_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$174_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$175_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$176_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$177_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$178_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$179_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$180_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$181_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$182_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$183_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$184_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$185_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$186_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$187_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$188_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$189_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$190_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$191_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$192_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$193_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$194_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$195_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$196_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$197_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$198_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$199_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$200_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$201_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$202_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$203_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$204_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$205_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$206_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$207_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$208_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$209_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$210_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$211_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$212_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$213_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$214_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$215_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$216_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$217_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$218_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$219_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$220_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$221_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$222_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$223_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$224_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$225_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$226_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$227_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$228_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$229_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.\read_data_m' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240'.
No latch inferred for signal `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.\res' from process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:9$153'.
No latch inferred for signal `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.\branch_result' from process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:9$146'.
No latch inferred for signal `\control_unit.\alu_controls' from process `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142'.
No latch inferred for signal `\control_unit.\controls' from process `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:23$141'.

42. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.\tid' using process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:9$118'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.\i' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1393' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1394' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1395' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1396' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1399' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1400' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1403' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1405' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1406' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1407' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\pc_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\pc_plus4_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\instr_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\tid_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\tid_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\reg_write_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\res_src_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\mem_write_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\jump_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\branch_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_control_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\funct3_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_src_b_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_src_a_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd1_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd2_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\pc_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\imm_val_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\pc_plus4_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\reg_write_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\mem_write_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\result_src_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\funct3_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\alu_result_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\write_data_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\rd_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\pc_plus4_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\tid_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\reg_write_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\rd_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\tid_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\result_src_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\alu_result_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\read_data_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\pc_plus4_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.\tgrp_reg' using process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:13$10'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1468' with positive edge clock.

43. Executing PROC_MEMWR pass (convert process memory writes to cells).

44. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\imm_ext.$proc$/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v:29$120'.
Removing empty process `imm_ext.$proc$/home/bala/git_stuff/internship/syn/librelane/src/imm_ext.v:29$120'.
Found and cleaned up 1 empty switch in `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:9$118'.
Removing empty process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:9$118'.
Found and cleaned up 3 empty switches in `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
Removing empty process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:32$42'.
Removing empty process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:27$40'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_fd.v:19$22'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_de.v:37$20'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_em.v:32$14'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/syn/librelane/src/pl_reg_mw.v:28$12'.
Found and cleaned up 2 empty switches in `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:13$10'.
Removing empty process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:13$10'.
Found and cleaned up 1 empty switch in `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mux3.v:9$460'.
Removing empty process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/mux3.v:9$460'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:0$395'.
Found and cleaned up 4 empty switches in `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:69$243'.
Found and cleaned up 3 empty switches in `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:30$240'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:9$153'.
Removing empty process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:9$153'.
Found and cleaned up 1 empty switch in `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:9$146'.
Removing empty process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:9$146'.
Found and cleaned up 2 empty switches in `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142'.
Removing empty process `control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:49$142'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:23$141'.
Removing empty process `control_unit.$proc$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:23$141'.
Cleaned up 28 empty switches.

45. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Checking module imm_ext...
Checking module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100...
Checking module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc...
Checking module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem...
Checking module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de...
Checking module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em...
Checking module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback...
Checking module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100...
Checking module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file...
Checking module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory...
Checking module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module control_unit...
Found and reported 0 problems.

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
Optimizing module imm_ext.
<suppressed ~1 debug messages>
Optimizing module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Optimizing module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Optimizing module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.
Optimizing module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
<suppressed ~4 debug messages>
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
<suppressed ~16 debug messages>
Optimizing module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
<suppressed ~9 debug messages>
Optimizing module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
<suppressed ~7 debug messages>
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback.
Optimizing module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Optimizing module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.
<suppressed ~12 debug messages>
Optimizing module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
<suppressed ~38 debug messages>
Optimizing module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module control_unit.
<suppressed ~1 debug messages>

47. Executing FLATTEN pass (flatten design).
Deleting now unused module imm_ext.
Deleting now unused module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Deleting now unused module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Deleting now unused module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.
Deleting now unused module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
Deleting now unused module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
Deleting now unused module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback.
Deleting now unused module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Deleting now unused module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.
Deleting now unused module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Deleting now unused module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module control_unit.
<suppressed ~20 debug messages>

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~40 debug messages>

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 55 unused cells and 674 unused wires.
<suppressed ~66 debug messages>

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$479.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$482.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$488.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$491.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$497.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$500.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$506.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$512.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$518.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$524.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$530.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$536.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$542.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$548.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$554.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$560.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$566.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$572.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$578.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$584.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$590.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1006.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1008.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1017.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1019.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1030.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1032.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1042.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1044.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1054.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1056.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1064.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1072.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1080.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1088.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1096.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1104.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1112.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1120.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1128.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1136.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1144.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1152.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1160.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1168.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1174.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1180.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1186.
    dead port 2/2 on $mux $flatten\decode_stage.\cu.$procmux$1361.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1193.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1200.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1207.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1214.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1221.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1228.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1308.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1320.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$860.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$862.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$870.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$872.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$880.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$882.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$890.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$892.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$900.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$902.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$910.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$912.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$923.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$925.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$936.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$938.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$949.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$951.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$962.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$964.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$972.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$974.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$982.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$984.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$995.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$997.
Removed 83 multiplexer ports.
<suppressed ~91 debug messages>

53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$503:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$503_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$503_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$503_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$503_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$521:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$521_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$521_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$521_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$521_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$539:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$539_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$539_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$539_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$539_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$575:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\fetch_stage.\thread_pc.$procmux$575_Y
      New ports: A=1'1, B=1'0, Y=$flatten\fetch_stage.\thread_pc.$procmux$575_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$575_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$575_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$596:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$34_EN[31:0]$50 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$599:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$33_EN[31:0]$49 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$602:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$32_EN[31:0]$48 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$605:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$31_EN[31:0]$47 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$608:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$30_EN[31:0]$46 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$611:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$29_EN[31:0]$45 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$614:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$28_EN[31:0]$44 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$617:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:37$27_EN[31:0]$43 [0] }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1025:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$1025_Y
      New ports: A=2'x, B=8'00100000, Y={ $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1025_Y [31:9] $flatten\memory_stage.\dm.$procmux$1025_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] $flatten\memory_stage.\dm.$procmux$1025_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1025: { $flatten\memory_stage.\dm.$procmux$1028_CMP $auto$opt_reduce.cc:134:opt_pmux$1511 }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1156:
      Old ports: A=32'11111111111111111111111111111111, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$1156_Y
      New ports: A=1'1, B=3'000, Y=$flatten\memory_stage.\dm.$procmux$1156_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1156_Y [31:1] = { $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] $flatten\memory_stage.\dm.$procmux$1156_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1156: $auto$opt_reduce.cc:134:opt_pmux$1513
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1164: $auto$opt_reduce.cc:134:opt_pmux$1515
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1172:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\memory_stage.\dm.$procmux$1172_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$procmux$1172_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1172_Y [31:1] = { $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] $flatten\memory_stage.\dm.$procmux$1172_Y [0] }
    New ctrl vector for $pmux cell $flatten\decode_stage.\cu.$procmux$1364: { $flatten\decode_stage.\cu.$procmux$1362_CMP $flatten\decode_stage.\cu.$procmux$1368_CMP $auto$opt_reduce.cc:134:opt_pmux$1517 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$858:
      Old ports: A=0, B=32'11111111111111110000000000000000, Y=$flatten\memory_stage.\dm.$procmux$858_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$procmux$858_Y [16]
      New connections: { $flatten\memory_stage.\dm.$procmux$858_Y [31:17] $flatten\memory_stage.\dm.$procmux$858_Y [15:0] } = { $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] $flatten\memory_stage.\dm.$procmux$858_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$888:
      Old ports: A=65535, B=0, Y=$flatten\memory_stage.\dm.$procmux$888_Y
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$procmux$888_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$888_Y [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] $flatten\memory_stage.\dm.$procmux$888_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$918:
      Old ports: A=32'x, B=128'00000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$918_Y
      New ports: A=2'x, B=8'01000000, Y={ $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$918_Y [31:9] $flatten\memory_stage.\dm.$procmux$918_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] $flatten\memory_stage.\dm.$procmux$918_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$918: { $flatten\memory_stage.\dm.$procmux$1029_CMP $auto$opt_reduce.cc:134:opt_pmux$1519 }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$957:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$957_Y
      New ports: A=2'x, B=8'00000010, Y={ $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$957_Y [31:25] $flatten\memory_stage.\dm.$procmux$957_Y [23:1] } = { $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] $flatten\memory_stage.\dm.$procmux$957_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$957: { $auto$opt_reduce.cc:134:opt_pmux$1521 $flatten\memory_stage.\dm.$procmux$1026_CMP }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$476:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$476_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$476_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$476_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$476_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$990:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$990_Y
      New ports: A=2'x, B=8'00001000, Y={ $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$990_Y [31:17] $flatten\memory_stage.\dm.$procmux$990_Y [15:1] } = { $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] $flatten\memory_stage.\dm.$procmux$990_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$990: { $flatten\memory_stage.\dm.$procmux$1005_CMP $auto$opt_reduce.cc:134:opt_pmux$1523 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$557:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$3$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$116, B=0, Y=$flatten\fetch_stage.\thread_pc.$procmux$557_Y
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$476_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$procmux$557_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$557_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$557_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$629:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$100, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$575_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:53$38_EN[31:0]$62 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$638:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$97, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$503_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$37_EN[31:0]$59 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$647:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$94, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$521_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_EN[31:0]$56 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$656:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$91, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$539_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_EN[31:0]$53 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1062:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324, Y=$flatten\memory_stage.\dm.$procmux$1062_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$957_Y [24] $flatten\memory_stage.\dm.$procmux$957_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1062_Y [31:25] $flatten\memory_stage.\dm.$procmux$1062_Y [23:1] } = { $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] $flatten\memory_stage.\dm.$procmux$1062_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1086:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321, Y=$flatten\memory_stage.\dm.$procmux$1086_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$990_Y [16] $flatten\memory_stage.\dm.$procmux$990_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1086_Y [31:17] $flatten\memory_stage.\dm.$procmux$1086_Y [15:1] } = { $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] $flatten\memory_stage.\dm.$procmux$1086_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1110:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318, Y=$flatten\memory_stage.\dm.$procmux$1110_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1025_Y [8] $flatten\memory_stage.\dm.$procmux$1025_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1110_Y [31:9] $flatten\memory_stage.\dm.$procmux$1110_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] $flatten\memory_stage.\dm.$procmux$1110_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1134:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315, Y=$flatten\memory_stage.\dm.$procmux$1134_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$918_Y [8] $flatten\memory_stage.\dm.$procmux$918_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1134_Y [31:9] $flatten\memory_stage.\dm.$procmux$1134_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] $flatten\memory_stage.\dm.$procmux$1134_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1191:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$330, Y=$flatten\memory_stage.\dm.$procmux$1191_Y
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$888_Y [0], Y=$flatten\memory_stage.\dm.$procmux$1191_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1191_Y [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] $flatten\memory_stage.\dm.$procmux$1191_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1212:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$327, Y=$flatten\memory_stage.\dm.$procmux$1212_Y
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$858_Y [16], Y=$flatten\memory_stage.\dm.$procmux$1212_Y [16]
      New connections: { $flatten\memory_stage.\dm.$procmux$1212_Y [31:17] $flatten\memory_stage.\dm.$procmux$1212_Y [15:0] } = { $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] $flatten\memory_stage.\dm.$procmux$1212_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1231:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$312, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1156_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [31:1] = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_EN[31:0]$266 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1237:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$310, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1172_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [31:1] = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_EN[31:0]$264 [0] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$620:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$103, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$557_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:56$39_EN[31:0]$65 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1246:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$307, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1191_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1255:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$304, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1212_Y [16], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16]
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [31:17] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [15:0] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_EN[31:0]$258 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1264:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1062_Y [24] $flatten\memory_stage.\dm.$procmux$1062_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [31:25] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [23:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1273:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1086_Y [16] $flatten\memory_stage.\dm.$procmux$1086_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [31:17] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [15:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1282:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1110_Y [8] $flatten\memory_stage.\dm.$procmux$1110_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [31:9] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [7:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1291:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1134_Y [8] $flatten\memory_stage.\dm.$procmux$1134_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [31:9] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [7:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [0] }
  Optimizing cells in module \mt_cpu.
Performed a total of 48 changes.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

55. Executing OPT_DFF pass (perform DFF optimizations).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 194 unused wires.
<suppressed ~13 debug messages>

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

58. Rerunning OPT passes. (Maybe there is more to doâ€¦)

59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

62. Executing OPT_DFF pass (perform DFF optimizations).

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

64. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

65. Executing FSM pass (extract and optimize FSM).

65.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register mt_cpu.de.alu_control_e.
Not marking mt_cpu.de.res_src_e as FSM state register:
    Users of register don't seem to benefit from recoding.

65.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\de.alu_control_e' from module `\mt_cpu'.
  found $dff cell for state register: $flatten\de.$procdff$1419
  root of input selection tree: $flatten\de.$0\alu_control_e[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \de.clr
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1517
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1368_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1362_CMP
  found state code: 4'0000
  found state code: 4'1101
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1353_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1354_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1355_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1356_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1357_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1358_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1359_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1360_CMP
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: \fd.instr_d [30]
  found state code: 4'0110
  found state code: 4'0111
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:61$143_Y
  found state code: 4'0001
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1331_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1332_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1333_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1334_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1335_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1336_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1337_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1338_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1339_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1340_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1341_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$1517 \de.clr $flatten\decode_stage.\cu.$procmux$1368_CMP $flatten\decode_stage.\cu.$procmux$1362_CMP $flatten\decode_stage.\cu.$procmux$1360_CMP $flatten\decode_stage.\cu.$procmux$1359_CMP $flatten\decode_stage.\cu.$procmux$1358_CMP $flatten\decode_stage.\cu.$procmux$1357_CMP $flatten\decode_stage.\cu.$procmux$1356_CMP $flatten\decode_stage.\cu.$procmux$1355_CMP $flatten\decode_stage.\cu.$procmux$1354_CMP $flatten\decode_stage.\cu.$procmux$1353_CMP $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:61$143_Y \fd.instr_d [30] }
  ctrl outputs: { $flatten\execute_stage.\main_alu.$procmux$1341_CMP $flatten\execute_stage.\main_alu.$procmux$1340_CMP $flatten\execute_stage.\main_alu.$procmux$1339_CMP $flatten\execute_stage.\main_alu.$procmux$1338_CMP $flatten\execute_stage.\main_alu.$procmux$1337_CMP $flatten\execute_stage.\main_alu.$procmux$1336_CMP $flatten\execute_stage.\main_alu.$procmux$1335_CMP $flatten\execute_stage.\main_alu.$procmux$1334_CMP $flatten\execute_stage.\main_alu.$procmux$1333_CMP $flatten\execute_stage.\main_alu.$procmux$1332_CMP $flatten\execute_stage.\main_alu.$procmux$1331_CMP $flatten\de.$0\alu_control_e[3:0] }
  transition:     4'0000 14'0000---------- -> INVALID_STATE(4'x) 15'10000000000xxxx  <ignored invalid transition!>
  transition:     4'0000 14'-0-100000000-- -> INVALID_STATE(4'x) 15'10000000000xxxx  <ignored invalid transition!>
  transition:     4'0000 14'-0-11-------0- ->     4'0000 15'100000000000000
  transition:     4'0000 14'-0-11-------1- ->     4'0001 15'100000000000001
  transition:     4'0000 14'-0-1-1-------- ->     4'0010 15'100000000000010
  transition:     4'0000 14'-0-1--1------- ->     4'0011 15'100000000000011
  transition:     4'0000 14'-0-1---1------ ->     4'0100 15'100000000000100
  transition:     4'0000 14'-0-1----1----- ->     4'0101 15'100000000000101
  transition:     4'0000 14'-0-1-----1---0 ->     4'0110 15'100000000000110
  transition:     4'0000 14'-0-1-----1---1 ->     4'0111 15'100000000000111
  transition:     4'0000 14'-0-1------1--- ->     4'1000 15'100000000001000
  transition:     4'0000 14'-0-1-------1-- ->     4'1001 15'100000000001001
  transition:     4'0000 14'-01----------- ->     4'1101 15'100000000001101
  transition:     4'0000 14'10------------ ->     4'0000 15'100000000000000
  transition:     4'0000 14'-1------------ ->     4'0000 15'100000000000000
  transition:     4'1000 14'0000---------- -> INVALID_STATE(4'x) 15'00000000100xxxx  <ignored invalid transition!>
  transition:     4'1000 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000100xxxx  <ignored invalid transition!>
  transition:     4'1000 14'-0-11-------0- ->     4'0000 15'000000001000000
  transition:     4'1000 14'-0-11-------1- ->     4'0001 15'000000001000001
  transition:     4'1000 14'-0-1-1-------- ->     4'0010 15'000000001000010
  transition:     4'1000 14'-0-1--1------- ->     4'0011 15'000000001000011
  transition:     4'1000 14'-0-1---1------ ->     4'0100 15'000000001000100
  transition:     4'1000 14'-0-1----1----- ->     4'0101 15'000000001000101
  transition:     4'1000 14'-0-1-----1---0 ->     4'0110 15'000000001000110
  transition:     4'1000 14'-0-1-----1---1 ->     4'0111 15'000000001000111
  transition:     4'1000 14'-0-1------1--- ->     4'1000 15'000000001001000
  transition:     4'1000 14'-0-1-------1-- ->     4'1001 15'000000001001001
  transition:     4'1000 14'-01----------- ->     4'1101 15'000000001001101
  transition:     4'1000 14'10------------ ->     4'0000 15'000000001000000
  transition:     4'1000 14'-1------------ ->     4'0000 15'000000001000000
  transition:     4'0100 14'0000---------- -> INVALID_STATE(4'x) 15'00001000000xxxx  <ignored invalid transition!>
  transition:     4'0100 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00001000000xxxx  <ignored invalid transition!>
  transition:     4'0100 14'-0-11-------0- ->     4'0000 15'000010000000000
  transition:     4'0100 14'-0-11-------1- ->     4'0001 15'000010000000001
  transition:     4'0100 14'-0-1-1-------- ->     4'0010 15'000010000000010
  transition:     4'0100 14'-0-1--1------- ->     4'0011 15'000010000000011
  transition:     4'0100 14'-0-1---1------ ->     4'0100 15'000010000000100
  transition:     4'0100 14'-0-1----1----- ->     4'0101 15'000010000000101
  transition:     4'0100 14'-0-1-----1---0 ->     4'0110 15'000010000000110
  transition:     4'0100 14'-0-1-----1---1 ->     4'0111 15'000010000000111
  transition:     4'0100 14'-0-1------1--- ->     4'1000 15'000010000001000
  transition:     4'0100 14'-0-1-------1-- ->     4'1001 15'000010000001001
  transition:     4'0100 14'-01----------- ->     4'1101 15'000010000001101
  transition:     4'0100 14'10------------ ->     4'0000 15'000010000000000
  transition:     4'0100 14'-1------------ ->     4'0000 15'000010000000000
  transition:     4'0010 14'0000---------- -> INVALID_STATE(4'x) 15'00100000000xxxx  <ignored invalid transition!>
  transition:     4'0010 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00100000000xxxx  <ignored invalid transition!>
  transition:     4'0010 14'-0-11-------0- ->     4'0000 15'001000000000000
  transition:     4'0010 14'-0-11-------1- ->     4'0001 15'001000000000001
  transition:     4'0010 14'-0-1-1-------- ->     4'0010 15'001000000000010
  transition:     4'0010 14'-0-1--1------- ->     4'0011 15'001000000000011
  transition:     4'0010 14'-0-1---1------ ->     4'0100 15'001000000000100
  transition:     4'0010 14'-0-1----1----- ->     4'0101 15'001000000000101
  transition:     4'0010 14'-0-1-----1---0 ->     4'0110 15'001000000000110
  transition:     4'0010 14'-0-1-----1---1 ->     4'0111 15'001000000000111
  transition:     4'0010 14'-0-1------1--- ->     4'1000 15'001000000001000
  transition:     4'0010 14'-0-1-------1-- ->     4'1001 15'001000000001001
  transition:     4'0010 14'-01----------- ->     4'1101 15'001000000001101
  transition:     4'0010 14'10------------ ->     4'0000 15'001000000000000
  transition:     4'0010 14'-1------------ ->     4'0000 15'001000000000000
  transition:     4'0110 14'0000---------- -> INVALID_STATE(4'x) 15'00000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 14'-0-11-------0- ->     4'0000 15'000000100000000
  transition:     4'0110 14'-0-11-------1- ->     4'0001 15'000000100000001
  transition:     4'0110 14'-0-1-1-------- ->     4'0010 15'000000100000010
  transition:     4'0110 14'-0-1--1------- ->     4'0011 15'000000100000011
  transition:     4'0110 14'-0-1---1------ ->     4'0100 15'000000100000100
  transition:     4'0110 14'-0-1----1----- ->     4'0101 15'000000100000101
  transition:     4'0110 14'-0-1-----1---0 ->     4'0110 15'000000100000110
  transition:     4'0110 14'-0-1-----1---1 ->     4'0111 15'000000100000111
  transition:     4'0110 14'-0-1------1--- ->     4'1000 15'000000100001000
  transition:     4'0110 14'-0-1-------1-- ->     4'1001 15'000000100001001
  transition:     4'0110 14'-01----------- ->     4'1101 15'000000100001101
  transition:     4'0110 14'10------------ ->     4'0000 15'000000100000000
  transition:     4'0110 14'-1------------ ->     4'0000 15'000000100000000
  transition:     4'0001 14'0000---------- -> INVALID_STATE(4'x) 15'01000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 14'-0-100000000-- -> INVALID_STATE(4'x) 15'01000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 14'-0-11-------0- ->     4'0000 15'010000000000000
  transition:     4'0001 14'-0-11-------1- ->     4'0001 15'010000000000001
  transition:     4'0001 14'-0-1-1-------- ->     4'0010 15'010000000000010
  transition:     4'0001 14'-0-1--1------- ->     4'0011 15'010000000000011
  transition:     4'0001 14'-0-1---1------ ->     4'0100 15'010000000000100
  transition:     4'0001 14'-0-1----1----- ->     4'0101 15'010000000000101
  transition:     4'0001 14'-0-1-----1---0 ->     4'0110 15'010000000000110
  transition:     4'0001 14'-0-1-----1---1 ->     4'0111 15'010000000000111
  transition:     4'0001 14'-0-1------1--- ->     4'1000 15'010000000001000
  transition:     4'0001 14'-0-1-------1-- ->     4'1001 15'010000000001001
  transition:     4'0001 14'-01----------- ->     4'1101 15'010000000001101
  transition:     4'0001 14'10------------ ->     4'0000 15'010000000000000
  transition:     4'0001 14'-1------------ ->     4'0000 15'010000000000000
  transition:     4'1001 14'0000---------- -> INVALID_STATE(4'x) 15'00000000010xxxx  <ignored invalid transition!>
  transition:     4'1001 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000010xxxx  <ignored invalid transition!>
  transition:     4'1001 14'-0-11-------0- ->     4'0000 15'000000000100000
  transition:     4'1001 14'-0-11-------1- ->     4'0001 15'000000000100001
  transition:     4'1001 14'-0-1-1-------- ->     4'0010 15'000000000100010
  transition:     4'1001 14'-0-1--1------- ->     4'0011 15'000000000100011
  transition:     4'1001 14'-0-1---1------ ->     4'0100 15'000000000100100
  transition:     4'1001 14'-0-1----1----- ->     4'0101 15'000000000100101
  transition:     4'1001 14'-0-1-----1---0 ->     4'0110 15'000000000100110
  transition:     4'1001 14'-0-1-----1---1 ->     4'0111 15'000000000100111
  transition:     4'1001 14'-0-1------1--- ->     4'1000 15'000000000101000
  transition:     4'1001 14'-0-1-------1-- ->     4'1001 15'000000000101001
  transition:     4'1001 14'-01----------- ->     4'1101 15'000000000101101
  transition:     4'1001 14'10------------ ->     4'0000 15'000000000100000
  transition:     4'1001 14'-1------------ ->     4'0000 15'000000000100000
  transition:     4'0101 14'0000---------- -> INVALID_STATE(4'x) 15'00000100000xxxx  <ignored invalid transition!>
  transition:     4'0101 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000100000xxxx  <ignored invalid transition!>
  transition:     4'0101 14'-0-11-------0- ->     4'0000 15'000001000000000
  transition:     4'0101 14'-0-11-------1- ->     4'0001 15'000001000000001
  transition:     4'0101 14'-0-1-1-------- ->     4'0010 15'000001000000010
  transition:     4'0101 14'-0-1--1------- ->     4'0011 15'000001000000011
  transition:     4'0101 14'-0-1---1------ ->     4'0100 15'000001000000100
  transition:     4'0101 14'-0-1----1----- ->     4'0101 15'000001000000101
  transition:     4'0101 14'-0-1-----1---0 ->     4'0110 15'000001000000110
  transition:     4'0101 14'-0-1-----1---1 ->     4'0111 15'000001000000111
  transition:     4'0101 14'-0-1------1--- ->     4'1000 15'000001000001000
  transition:     4'0101 14'-0-1-------1-- ->     4'1001 15'000001000001001
  transition:     4'0101 14'-01----------- ->     4'1101 15'000001000001101
  transition:     4'0101 14'10------------ ->     4'0000 15'000001000000000
  transition:     4'0101 14'-1------------ ->     4'0000 15'000001000000000
  transition:     4'1101 14'0000---------- -> INVALID_STATE(4'x) 15'00000000001xxxx  <ignored invalid transition!>
  transition:     4'1101 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000001xxxx  <ignored invalid transition!>
  transition:     4'1101 14'-0-11-------0- ->     4'0000 15'000000000010000
  transition:     4'1101 14'-0-11-------1- ->     4'0001 15'000000000010001
  transition:     4'1101 14'-0-1-1-------- ->     4'0010 15'000000000010010
  transition:     4'1101 14'-0-1--1------- ->     4'0011 15'000000000010011
  transition:     4'1101 14'-0-1---1------ ->     4'0100 15'000000000010100
  transition:     4'1101 14'-0-1----1----- ->     4'0101 15'000000000010101
  transition:     4'1101 14'-0-1-----1---0 ->     4'0110 15'000000000010110
  transition:     4'1101 14'-0-1-----1---1 ->     4'0111 15'000000000010111
  transition:     4'1101 14'-0-1------1--- ->     4'1000 15'000000000011000
  transition:     4'1101 14'-0-1-------1-- ->     4'1001 15'000000000011001
  transition:     4'1101 14'-01----------- ->     4'1101 15'000000000011101
  transition:     4'1101 14'10------------ ->     4'0000 15'000000000010000
  transition:     4'1101 14'-1------------ ->     4'0000 15'000000000010000
  transition:     4'0011 14'0000---------- -> INVALID_STATE(4'x) 15'00010000000xxxx  <ignored invalid transition!>
  transition:     4'0011 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00010000000xxxx  <ignored invalid transition!>
  transition:     4'0011 14'-0-11-------0- ->     4'0000 15'000100000000000
  transition:     4'0011 14'-0-11-------1- ->     4'0001 15'000100000000001
  transition:     4'0011 14'-0-1-1-------- ->     4'0010 15'000100000000010
  transition:     4'0011 14'-0-1--1------- ->     4'0011 15'000100000000011
  transition:     4'0011 14'-0-1---1------ ->     4'0100 15'000100000000100
  transition:     4'0011 14'-0-1----1----- ->     4'0101 15'000100000000101
  transition:     4'0011 14'-0-1-----1---0 ->     4'0110 15'000100000000110
  transition:     4'0011 14'-0-1-----1---1 ->     4'0111 15'000100000000111
  transition:     4'0011 14'-0-1------1--- ->     4'1000 15'000100000001000
  transition:     4'0011 14'-0-1-------1-- ->     4'1001 15'000100000001001
  transition:     4'0011 14'-01----------- ->     4'1101 15'000100000001101
  transition:     4'0011 14'10------------ ->     4'0000 15'000100000000000
  transition:     4'0011 14'-1------------ ->     4'0000 15'000100000000000
  transition:     4'0111 14'0000---------- -> INVALID_STATE(4'x) 15'00000001000xxxx  <ignored invalid transition!>
  transition:     4'0111 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000001000xxxx  <ignored invalid transition!>
  transition:     4'0111 14'-0-11-------0- ->     4'0000 15'000000010000000
  transition:     4'0111 14'-0-11-------1- ->     4'0001 15'000000010000001
  transition:     4'0111 14'-0-1-1-------- ->     4'0010 15'000000010000010
  transition:     4'0111 14'-0-1--1------- ->     4'0011 15'000000010000011
  transition:     4'0111 14'-0-1---1------ ->     4'0100 15'000000010000100
  transition:     4'0111 14'-0-1----1----- ->     4'0101 15'000000010000101
  transition:     4'0111 14'-0-1-----1---0 ->     4'0110 15'000000010000110
  transition:     4'0111 14'-0-1-----1---1 ->     4'0111 15'000000010000111
  transition:     4'0111 14'-0-1------1--- ->     4'1000 15'000000010001000
  transition:     4'0111 14'-0-1-------1-- ->     4'1001 15'000000010001001
  transition:     4'0111 14'-01----------- ->     4'1101 15'000000010001101
  transition:     4'0111 14'10------------ ->     4'0000 15'000000010000000
  transition:     4'0111 14'-1------------ ->     4'0000 15'000000010000000

65.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\de.alu_control_e$1524' from module `\mt_cpu'.

65.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 17 unused cells and 24 unused wires.
<suppressed ~26 debug messages>

65.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\de.alu_control_e$1524' from module `\mt_cpu'.
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [0].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [1].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [2].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [3].

65.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\de.alu_control_e$1524' from module `\mt_cpu' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0100 -> --------1--
  0010 -> -------1---
  0110 -> ------1----
  0001 -> -----1-----
  1001 -> ----1------
  0101 -> ---1-------
  1101 -> --1--------
  0011 -> -1---------
  0111 -> 1----------

65.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\de.alu_control_e$1524' from module `mt_cpu':
-------------------------------------

  Information on FSM $fsm$\de.alu_control_e$1524 (\de.alu_control_e):

  Number of input signals:   14
  Number of output signals:  11
  Number of state bits:      11

  Input signals:
    0: \fd.instr_d [30]
    1: $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/syn/librelane/src/control_unit.v:61$143_Y
    2: $flatten\decode_stage.\cu.$procmux$1353_CMP
    3: $flatten\decode_stage.\cu.$procmux$1354_CMP
    4: $flatten\decode_stage.\cu.$procmux$1355_CMP
    5: $flatten\decode_stage.\cu.$procmux$1356_CMP
    6: $flatten\decode_stage.\cu.$procmux$1357_CMP
    7: $flatten\decode_stage.\cu.$procmux$1358_CMP
    8: $flatten\decode_stage.\cu.$procmux$1359_CMP
    9: $flatten\decode_stage.\cu.$procmux$1360_CMP
   10: $flatten\decode_stage.\cu.$procmux$1362_CMP
   11: $flatten\decode_stage.\cu.$procmux$1368_CMP
   12: \de.clr
   13: $auto$opt_reduce.cc:134:opt_pmux$1517

  Output signals:
    0: $flatten\execute_stage.\main_alu.$procmux$1331_CMP
    1: $flatten\execute_stage.\main_alu.$procmux$1332_CMP
    2: $flatten\execute_stage.\main_alu.$procmux$1333_CMP
    3: $flatten\execute_stage.\main_alu.$procmux$1334_CMP
    4: $flatten\execute_stage.\main_alu.$procmux$1335_CMP
    5: $flatten\execute_stage.\main_alu.$procmux$1336_CMP
    6: $flatten\execute_stage.\main_alu.$procmux$1337_CMP
    7: $flatten\execute_stage.\main_alu.$procmux$1338_CMP
    8: $flatten\execute_stage.\main_alu.$procmux$1339_CMP
    9: $flatten\execute_stage.\main_alu.$procmux$1340_CMP
   10: $flatten\execute_stage.\main_alu.$procmux$1341_CMP

  State encoding:
    0: 11'----------1  <RESET STATE>
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'-0-11-------0-   ->     0 11'10000000000
      1:     0 14'10------------   ->     0 11'10000000000
      2:     0 14'-1------------   ->     0 11'10000000000
      3:     0 14'-0-1------1---   ->     1 11'10000000000
      4:     0 14'-0-1---1------   ->     2 11'10000000000
      5:     0 14'-0-1-1--------   ->     3 11'10000000000
      6:     0 14'-0-1-----1---0   ->     4 11'10000000000
      7:     0 14'-0-11-------1-   ->     5 11'10000000000
      8:     0 14'-0-1-------1--   ->     6 11'10000000000
      9:     0 14'-0-1----1-----   ->     7 11'10000000000
     10:     0 14'-01-----------   ->     8 11'10000000000
     11:     0 14'-0-1--1-------   ->     9 11'10000000000
     12:     0 14'-0-1-----1---1   ->    10 11'10000000000
     13:     1 14'-0-11-------0-   ->     0 11'00000000100
     14:     1 14'10------------   ->     0 11'00000000100
     15:     1 14'-1------------   ->     0 11'00000000100
     16:     1 14'-0-1------1---   ->     1 11'00000000100
     17:     1 14'-0-1---1------   ->     2 11'00000000100
     18:     1 14'-0-1-1--------   ->     3 11'00000000100
     19:     1 14'-0-1-----1---0   ->     4 11'00000000100
     20:     1 14'-0-11-------1-   ->     5 11'00000000100
     21:     1 14'-0-1-------1--   ->     6 11'00000000100
     22:     1 14'-0-1----1-----   ->     7 11'00000000100
     23:     1 14'-01-----------   ->     8 11'00000000100
     24:     1 14'-0-1--1-------   ->     9 11'00000000100
     25:     1 14'-0-1-----1---1   ->    10 11'00000000100
     26:     2 14'-0-11-------0-   ->     0 11'00001000000
     27:     2 14'10------------   ->     0 11'00001000000
     28:     2 14'-1------------   ->     0 11'00001000000
     29:     2 14'-0-1------1---   ->     1 11'00001000000
     30:     2 14'-0-1---1------   ->     2 11'00001000000
     31:     2 14'-0-1-1--------   ->     3 11'00001000000
     32:     2 14'-0-1-----1---0   ->     4 11'00001000000
     33:     2 14'-0-11-------1-   ->     5 11'00001000000
     34:     2 14'-0-1-------1--   ->     6 11'00001000000
     35:     2 14'-0-1----1-----   ->     7 11'00001000000
     36:     2 14'-01-----------   ->     8 11'00001000000
     37:     2 14'-0-1--1-------   ->     9 11'00001000000
     38:     2 14'-0-1-----1---1   ->    10 11'00001000000
     39:     3 14'-0-11-------0-   ->     0 11'00100000000
     40:     3 14'10------------   ->     0 11'00100000000
     41:     3 14'-1------------   ->     0 11'00100000000
     42:     3 14'-0-1------1---   ->     1 11'00100000000
     43:     3 14'-0-1---1------   ->     2 11'00100000000
     44:     3 14'-0-1-1--------   ->     3 11'00100000000
     45:     3 14'-0-1-----1---0   ->     4 11'00100000000
     46:     3 14'-0-11-------1-   ->     5 11'00100000000
     47:     3 14'-0-1-------1--   ->     6 11'00100000000
     48:     3 14'-0-1----1-----   ->     7 11'00100000000
     49:     3 14'-01-----------   ->     8 11'00100000000
     50:     3 14'-0-1--1-------   ->     9 11'00100000000
     51:     3 14'-0-1-----1---1   ->    10 11'00100000000
     52:     4 14'-0-11-------0-   ->     0 11'00000010000
     53:     4 14'10------------   ->     0 11'00000010000
     54:     4 14'-1------------   ->     0 11'00000010000
     55:     4 14'-0-1------1---   ->     1 11'00000010000
     56:     4 14'-0-1---1------   ->     2 11'00000010000
     57:     4 14'-0-1-1--------   ->     3 11'00000010000
     58:     4 14'-0-1-----1---0   ->     4 11'00000010000
     59:     4 14'-0-11-------1-   ->     5 11'00000010000
     60:     4 14'-0-1-------1--   ->     6 11'00000010000
     61:     4 14'-0-1----1-----   ->     7 11'00000010000
     62:     4 14'-01-----------   ->     8 11'00000010000
     63:     4 14'-0-1--1-------   ->     9 11'00000010000
     64:     4 14'-0-1-----1---1   ->    10 11'00000010000
     65:     5 14'-0-11-------0-   ->     0 11'01000000000
     66:     5 14'10------------   ->     0 11'01000000000
     67:     5 14'-1------------   ->     0 11'01000000000
     68:     5 14'-0-1------1---   ->     1 11'01000000000
     69:     5 14'-0-1---1------   ->     2 11'01000000000
     70:     5 14'-0-1-1--------   ->     3 11'01000000000
     71:     5 14'-0-1-----1---0   ->     4 11'01000000000
     72:     5 14'-0-11-------1-   ->     5 11'01000000000
     73:     5 14'-0-1-------1--   ->     6 11'01000000000
     74:     5 14'-0-1----1-----   ->     7 11'01000000000
     75:     5 14'-01-----------   ->     8 11'01000000000
     76:     5 14'-0-1--1-------   ->     9 11'01000000000
     77:     5 14'-0-1-----1---1   ->    10 11'01000000000
     78:     6 14'-0-11-------0-   ->     0 11'00000000010
     79:     6 14'10------------   ->     0 11'00000000010
     80:     6 14'-1------------   ->     0 11'00000000010
     81:     6 14'-0-1------1---   ->     1 11'00000000010
     82:     6 14'-0-1---1------   ->     2 11'00000000010
     83:     6 14'-0-1-1--------   ->     3 11'00000000010
     84:     6 14'-0-1-----1---0   ->     4 11'00000000010
     85:     6 14'-0-11-------1-   ->     5 11'00000000010
     86:     6 14'-0-1-------1--   ->     6 11'00000000010
     87:     6 14'-0-1----1-----   ->     7 11'00000000010
     88:     6 14'-01-----------   ->     8 11'00000000010
     89:     6 14'-0-1--1-------   ->     9 11'00000000010
     90:     6 14'-0-1-----1---1   ->    10 11'00000000010
     91:     7 14'-0-11-------0-   ->     0 11'00000100000
     92:     7 14'10------------   ->     0 11'00000100000
     93:     7 14'-1------------   ->     0 11'00000100000
     94:     7 14'-0-1------1---   ->     1 11'00000100000
     95:     7 14'-0-1---1------   ->     2 11'00000100000
     96:     7 14'-0-1-1--------   ->     3 11'00000100000
     97:     7 14'-0-1-----1---0   ->     4 11'00000100000
     98:     7 14'-0-11-------1-   ->     5 11'00000100000
     99:     7 14'-0-1-------1--   ->     6 11'00000100000
    100:     7 14'-0-1----1-----   ->     7 11'00000100000
    101:     7 14'-01-----------   ->     8 11'00000100000
    102:     7 14'-0-1--1-------   ->     9 11'00000100000
    103:     7 14'-0-1-----1---1   ->    10 11'00000100000
    104:     8 14'-0-11-------0-   ->     0 11'00000000001
    105:     8 14'10------------   ->     0 11'00000000001
    106:     8 14'-1------------   ->     0 11'00000000001
    107:     8 14'-0-1------1---   ->     1 11'00000000001
    108:     8 14'-0-1---1------   ->     2 11'00000000001
    109:     8 14'-0-1-1--------   ->     3 11'00000000001
    110:     8 14'-0-1-----1---0   ->     4 11'00000000001
    111:     8 14'-0-11-------1-   ->     5 11'00000000001
    112:     8 14'-0-1-------1--   ->     6 11'00000000001
    113:     8 14'-0-1----1-----   ->     7 11'00000000001
    114:     8 14'-01-----------   ->     8 11'00000000001
    115:     8 14'-0-1--1-------   ->     9 11'00000000001
    116:     8 14'-0-1-----1---1   ->    10 11'00000000001
    117:     9 14'-0-11-------0-   ->     0 11'00010000000
    118:     9 14'10------------   ->     0 11'00010000000
    119:     9 14'-1------------   ->     0 11'00010000000
    120:     9 14'-0-1------1---   ->     1 11'00010000000
    121:     9 14'-0-1---1------   ->     2 11'00010000000
    122:     9 14'-0-1-1--------   ->     3 11'00010000000
    123:     9 14'-0-1-----1---0   ->     4 11'00010000000
    124:     9 14'-0-11-------1-   ->     5 11'00010000000
    125:     9 14'-0-1-------1--   ->     6 11'00010000000
    126:     9 14'-0-1----1-----   ->     7 11'00010000000
    127:     9 14'-01-----------   ->     8 11'00010000000
    128:     9 14'-0-1--1-------   ->     9 11'00010000000
    129:     9 14'-0-1-----1---1   ->    10 11'00010000000
    130:    10 14'-0-11-------0-   ->     0 11'00000001000
    131:    10 14'10------------   ->     0 11'00000001000
    132:    10 14'-1------------   ->     0 11'00000001000
    133:    10 14'-0-1------1---   ->     1 11'00000001000
    134:    10 14'-0-1---1------   ->     2 11'00000001000
    135:    10 14'-0-1-1--------   ->     3 11'00000001000
    136:    10 14'-0-1-----1---0   ->     4 11'00000001000
    137:    10 14'-0-11-------1-   ->     5 11'00000001000
    138:    10 14'-0-1-------1--   ->     6 11'00000001000
    139:    10 14'-0-1----1-----   ->     7 11'00000001000
    140:    10 14'-01-----------   ->     8 11'00000001000
    141:    10 14'-0-1--1-------   ->     9 11'00000001000
    142:    10 14'-0-1-----1---1   ->    10 11'00000001000

-------------------------------------

65.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\de.alu_control_e$1524' from module `\mt_cpu'.

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~1 debug messages>

67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

71. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\tgrp_switch.$procdff$1445 ($dff) from module mt_cpu (D = $flatten\tgrp_switch.$procmux$844_Y, Q = \tgrp_switch.tgrp_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1568 ($sdff) from module mt_cpu (D = $flatten\tgrp_switch.$not$/home/bala/git_stuff/internship/syn/librelane/src/tgrp_switcher.v:18$11_Y, Q = \tgrp_switch.tgrp_reg).
Adding SRST signal on $flatten\mw.$procdff$1444 ($dff) from module mt_cpu (D = \em.pc_plus4_m, Q = \mw.pc_plus4_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1443 ($dff) from module mt_cpu (D = \memory_stage.dm.read_data_m, Q = \mw.read_data_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1442 ($dff) from module mt_cpu (D = \em.alu_result_m, Q = \mw.alu_result_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1441 ($dff) from module mt_cpu (D = \em.result_src_m, Q = \mw.result_src_w, rval = 2'00).
Adding SRST signal on $flatten\mw.$procdff$1440 ($dff) from module mt_cpu (D = \em.tid_m, Q = \mw.tid_w, rval = 2'00).
Adding SRST signal on $flatten\mw.$procdff$1439 ($dff) from module mt_cpu (D = \em.rd_m, Q = \mw.rd_w, rval = 5'00000).
Adding SRST signal on $flatten\fetch_stage.\ts.$procdff$1384 ($dff) from module mt_cpu (D = $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119_Y [1:0], Q = \fetch_stage.ts.tid, rval = 2'00).
Adding SRST signal on $flatten\fd.$procdff$1412 ($dff) from module mt_cpu (D = \fetch_stage.ts.tid, Q = \fd.tid_d, rval = 2'00).
Adding SRST signal on $flatten\fd.$procdff$1411 ($dff) from module mt_cpu (D = \fd.instr_f, Q = \fd.instr_d, rval = 0).
Adding SRST signal on $flatten\fd.$procdff$1410 ($dff) from module mt_cpu (D = \fd.pc_plus4_f, Q = \fd.pc_plus4_d, rval = 0).
Adding SRST signal on $flatten\fd.$procdff$1409 ($dff) from module mt_cpu (D = { \fetch_stage.thread_pc.pc [31:12] \fetch_stage.i_mem.instr_addr [11:2] \fetch_stage.thread_pc.pc [1:0] }, Q = \fd.pc_d, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1437 ($dff) from module mt_cpu (D = \de.tid_e, Q = \em.tid_m, rval = 2'00).
Adding SRST signal on $flatten\em.$procdff$1436 ($dff) from module mt_cpu (D = \de.pc_plus4_e, Q = \em.pc_plus4_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1435 ($dff) from module mt_cpu (D = \de.rd_e, Q = \em.rd_m, rval = 5'00000).
Adding SRST signal on $flatten\em.$procdff$1434 ($dff) from module mt_cpu (D = \de.rd2_e, Q = \em.write_data_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1433 ($dff) from module mt_cpu (D = \fetch_stage.thread_pc.pc_target_e, Q = \em.alu_result_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1432 ($dff) from module mt_cpu (D = \de.funct3_e, Q = \em.funct3_m, rval = 3'000).
Adding SRST signal on $flatten\em.$procdff$1431 ($dff) from module mt_cpu (D = \de.res_src_e, Q = \em.result_src_m, rval = 2'00).
Adding SRST signal on $flatten\em.$procdff$1430 ($dff) from module mt_cpu (D = \de.mem_write_e, Q = \em.mem_write_m, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1428 ($dff) from module mt_cpu (D = \fd.pc_plus4_d, Q = \de.pc_plus4_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1427 ($dff) from module mt_cpu (D = \de.imm_val_d, Q = \de.imm_val_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1426 ($dff) from module mt_cpu (D = \fd.instr_d [11:7], Q = \de.rd_e, rval = 5'00000).
Adding SRST signal on $flatten\de.$procdff$1425 ($dff) from module mt_cpu (D = \fd.pc_d, Q = \de.pc_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1424 ($dff) from module mt_cpu (D = \de.rd2_d, Q = \de.rd2_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1423 ($dff) from module mt_cpu (D = \de.rd1_d, Q = \de.rd1_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1422 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [4], Q = \de.alu_src_a_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1421 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [3], Q = \de.alu_src_b_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1420 ($dff) from module mt_cpu (D = \fd.instr_d [14:12], Q = \de.funct3_e, rval = 3'000).
Adding SRST signal on $flatten\de.$procdff$1418 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [5], Q = \de.branch_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1417 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [6], Q = \de.jump_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1416 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [7], Q = \de.mem_write_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1415 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [9:8], Q = \de.res_src_e, rval = 2'00).
Adding SRST signal on $flatten\de.$procdff$1413 ($dff) from module mt_cpu (D = \fd.tid_d, Q = \de.tid_e, rval = 2'00).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 35 unused cells and 60 unused wires.
<suppressed ~36 debug messages>

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

74. Rerunning OPT passes. (Maybe there is more to doâ€¦)

75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

81. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\i_mem.$meminit$\instr_rom$/home/bala/git_stuff/internship/syn/librelane/src/instr_mem.v:0$25 (fetch_stage.i_mem.instr_rom).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1469 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1470 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1471 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1472 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1473 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1474 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1475 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1476 (fetch_stage.thread_pc.t_pc).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1482 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1483 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1484 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1485 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1486 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1487 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1488 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1489 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$331 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$332 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$333 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$334 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$335 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$336 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$337 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$338 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$339 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$340 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$341 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$342 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$343 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$344 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$345 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$346 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$347 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$348 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$349 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$350 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$351 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$352 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$353 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$354 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$355 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$356 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$357 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$358 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$359 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$360 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$361 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$362 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$363 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$364 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$365 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$366 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$367 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$368 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$369 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$370 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$371 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$372 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$373 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$374 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$375 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$376 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$377 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$378 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$379 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$380 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$381 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$382 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$383 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$384 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$385 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$386 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$387 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$388 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$389 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$390 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$391 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$392 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$393 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:25$394 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory read port mt_cpu.$flatten\memory_stage.\dm.$memrd$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:20$239 (memory_stage.dm.ram).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1559 ($eq).
Removed top 31 bits (of 32) from port B of cell mt_cpu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:107$6 ($sub).
Removed top 30 bits (of 32) from port Y of cell mt_cpu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:107$6 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:374$8 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$107 ($sub).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$108 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$111 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$113 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:62$117 ($add).
Removed top 31 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119 ($add).
Removed top 30 bits (of 32) from port Y of cell mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119 ($add).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1555 ($eq).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1557 ($eq).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1542 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$468_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$469_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$470_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v:94$127 ($mux).
Removed top 25 bits (of 32) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v:95$128 ($mux).
Removed top 1 bits (of 7) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v:96$129 ($mux).
Removed top 25 bits (of 32) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/mt_reg_file.v:97$130 ($mux).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1357_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1358_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1359_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1362_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1368_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1370_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1371_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1372_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1374 ($pmux).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1379_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1382_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1553 ($eq).
Removed top 31 bits (of 32) from mux cell mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:14$158 ($mux).
Removed top 31 bits (of 32) from mux cell mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:15$160 ($mux).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1567 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1565 ($eq).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1563 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1561 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1551 ($eq).
Removed top 16 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:56$242 ($mux).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1028_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1157_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1158_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1234 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1243 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1252 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1261 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1270 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1279 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1288 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1297 ($mux).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1549 ($eq).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\writeback_stage.\result_mux.$procmux$852_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1078 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1102 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1126 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1150 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1164 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1184 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1205 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1226 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$878 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$908 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$947 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$980 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1015 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1052 ($mux).
Removed top 31 bits (of 32) from wire mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:14$158_Y.
Removed top 31 bits (of 32) from wire mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:15$160_Y.
Removed top 30 bits (of 32) from wire mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119_Y.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$244.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$247.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$250.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$253.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$256.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$259.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$261.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_ADDR[31:0]$262.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_ADDR[31:0]$265.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$290.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$293.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$296.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$299.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$302.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$305.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$307.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:89$236_ADDR[31:0]$308.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:93$237_ADDR[31:0]$311.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_ADDR[31:0]$313.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_ADDR[31:0]$316.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_ADDR[31:0]$319.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_ADDR[31:0]$322.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:84$234_ADDR[31:0]$325.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_ADDR[31:0]$328.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:85$235_EN[31:0]$330.
Removed top 17 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:56$242_Y.

82. Executing PEEPOPT pass (run peephole optimizers).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

84. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mt_cpu:
  creating $macc model for $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:11$154 ($add).
  creating $macc model for $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:12$155 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:62$117 ($add).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$104 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$107 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$108 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$111 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$113 ($sub).
  creating $macc model for $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119 ($add).
  creating $macc model for $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:107$6 ($sub).
  creating $macc model for $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:374$8 ($sub).
  creating $alu model for $macc $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:374$8.
  creating $alu model for $macc $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:107$6.
  creating $alu model for $macc $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$113.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$111.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$108.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$107.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$104.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:62$117.
  creating $alu model for $macc $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:12$155.
  creating $alu model for $macc $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:11$154.
  creating $alu model for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:14$149 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:16$151 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:14$157 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:15$159 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\bu.$eq$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:12$147 ($eq): merged with $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:16$151.
  creating $alu cell for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:16$151, $flatten\execute_stage.\bu.$eq$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:12$147: $auto$alumacc.cc:485:replace_alu$1636
  creating $alu cell for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:14$149: $auto$alumacc.cc:485:replace_alu$1647
  creating $alu cell for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:15$159: $auto$alumacc.cc:485:replace_alu$1660
  creating $alu cell for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:14$157: $auto$alumacc.cc:485:replace_alu$1671
  creating $alu cell for $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:11$154: $auto$alumacc.cc:485:replace_alu$1684
  creating $alu cell for $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:12$155: $auto$alumacc.cc:485:replace_alu$1687
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:62$117: $auto$alumacc.cc:485:replace_alu$1690
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$104: $auto$alumacc.cc:485:replace_alu$1693
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$107: $auto$alumacc.cc:485:replace_alu$1696
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$108: $auto$alumacc.cc:485:replace_alu$1699
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$111: $auto$alumacc.cc:485:replace_alu$1702
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$113: $auto$alumacc.cc:485:replace_alu$1705
  creating $alu cell for $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/syn/librelane/src/thread_sel.v:14$119: $auto$alumacc.cc:485:replace_alu$1708
  creating $alu cell for $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:107$6: $auto$alumacc.cc:485:replace_alu$1711
  creating $alu cell for $sub$/home/bala/git_stuff/internship/syn/librelane/src/mt_cpu.v:374$8: $auto$alumacc.cc:485:replace_alu$1714
  created 15 $alu and 0 $macc cells.

85. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module mt_cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\memory_stage.\dm.$memrd$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:20$239 ($memrd):
    Found 11 activation_patterns using ctrl signal { $flatten\memory_stage.\dm.$procmux$1325_CMP $flatten\memory_stage.\dm.$procmux$1309_CMP $flatten\memory_stage.\dm.$procmux$1158_CMP $flatten\memory_stage.\dm.$procmux$1157_CMP $flatten\memory_stage.\dm.$procmux$1029_CMP $flatten\memory_stage.\dm.$procmux$1028_CMP $flatten\memory_stage.\dm.$procmux$1026_CMP $flatten\memory_stage.\dm.$procmux$1007_CMP $flatten\memory_stage.\dm.$procmux$1005_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$112 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    Found 2 candidates: $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$109 $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$109 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$112: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$109: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:49$112: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$109 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    Found 1 candidates: $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$109: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$105 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$sshr$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:18$163 ($sshr):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [10].
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$shr$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:17$162 ($shr):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [4].
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$shl$/home/bala/git_stuff/internship/syn/librelane/src/alu.v:13$156 ($shl):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [3].
    No candidates found.

86. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~2 debug messages>

87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

91. Executing OPT_DFF pass (perform DFF optimizations).

92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

93. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

94. Rerunning OPT passes. (Maybe there is more to doâ€¦)

95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

98. Executing OPT_DFF pass (perform DFF optimizations).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

101. Executing MEMORY pass.

101.1. Executing OPT_MEM pass (optimize memories).
mt_cpu.fetch_stage.i_mem.instr_rom: removing const-1 lane 0
Performed a total of 33 transformations.

101.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 31 transformations.

101.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 0.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 1.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 2.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 3.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 4.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 5.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 6.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 7.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 8.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 9.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 10.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 11.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 12.
  Analyzing mt_cpu.memory_stage.dm.ram write port 0.
  Analyzing mt_cpu.memory_stage.dm.ram write port 1.
  Analyzing mt_cpu.memory_stage.dm.ram write port 2.
  Analyzing mt_cpu.memory_stage.dm.ram write port 3.
  Analyzing mt_cpu.memory_stage.dm.ram write port 4.
  Analyzing mt_cpu.memory_stage.dm.ram write port 5.
  Analyzing mt_cpu.memory_stage.dm.ram write port 6.
  Analyzing mt_cpu.memory_stage.dm.ram write port 7.

101.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

101.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fetch_stage.i_mem.instr_rom'[0] in module `\mt_cpu': merging output FF to cell.
Checking read port `\fetch_stage.thread_pc.t_pc'[0] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[1] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[2] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[3] in module `\mt_cpu': no output FF found.
Checking read port `\memory_stage.dm.ram'[0] in module `\mt_cpu': no output FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[0] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[1] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[2] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[3] in module `\mt_cpu': no address FF found.
Checking read port address `\memory_stage.dm.ram'[0] in module `\mt_cpu': merged address FF to cell.

101.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

101.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
  Merging ports 0, 1 (address 3'000).
  Merging ports 0, 2 (address 3'000).
  Merging ports 0, 3 (address 3'000).
  Merging ports 0, 4 (address 3'000).
  Merging ports 6, 7 (address 3'110).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
  Merging ports 1, 2 (address 3'101).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
Consolidating write ports of memory mt_cpu.memory_stage.dm.ram by address:
  Merging ports 0, 1 (address \em.alu_result_m [7:2]).
  Merging ports 0, 2 (address \em.alu_result_m [7:2]).
  Merging ports 0, 3 (address \em.alu_result_m [7:2]).
  Merging ports 0, 4 (address \em.alu_result_m [7:2]).
  Merging ports 0, 5 (address \em.alu_result_m [7:2]).
  Merging ports 0, 6 (address \em.alu_result_m [7:2]).
  Merging ports 0, 7 (address \em.alu_result_m [7:2]).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 32: ports 2, 3, 4, 5, 6.
  Common input cone for all EN signals: 27 cells.
  Size of unconstrained SAT problem: 1496 variables, 3960 clauses
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 2 with port 4 is not possible.
  Merging port 5 into port 2.
  According to SAT solver sharing of port 2 with port 6 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  Merging port 6 into port 3.

101.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

101.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 22 unused cells and 22 unused wires.
<suppressed ~23 debug messages>

101.10. Executing MEMORY_COLLECT pass (generating $mem cells).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~98 debug messages>

104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

105. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1578 ($sdff) from module mt_cpu.

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 11 unused cells and 93 unused wires.
<suppressed ~12 debug messages>

107. Rerunning OPT passes (Removed registers in this run.)

108. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~8 debug messages>

109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

110. Executing OPT_DFF pass (perform DFF optimizations).

111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

112. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fetch_stage.i_mem.instr_rom in module \mt_cpu:
  created 1024 $dff cells and 0 static cells of width 31.
Extracted data FF from read port 0 of mt_cpu.fetch_stage.i_mem.instr_rom: $\fetch_stage.i_mem.instr_rom$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \fetch_stage.thread_pc.t_pc in module \mt_cpu:
  created 8 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 28 $mux cells.
  write interface: 40 write mux blocks.
Mapping memory \memory_stage.dm.ram in module \mt_cpu:
  created 64 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of mt_cpu.memory_stage.dm.ram: $\memory_stage.dm.ram$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 256 write mux blocks.

113. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~346 debug messages>

114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$1860: $auto$rtlil.cc:2497:ReduceOr$1854 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$1868: $auto$rtlil.cc:2497:ReduceOr$1862 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~302 debug messages>

116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][365]$4516:
      Old ports: A=31'0111010100000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][364]$4513:
      Old ports: A=31'0111010011000001001000001000001, B=31'0111010010000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [5:0] } = { 9'011101001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][363]$4510:
      Old ports: A=31'0000000000000000001000110011011, B=31'0000000001100001000000010011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [14:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [15] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [1] 7'1001101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][362]$4507:
      Old ports: A=31'0000000000000000000001111001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [5:0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][361]$4504:
      Old ports: A=31'0111000011110111100001111001001, B=31'1111000011100111110110101110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] 10'1110000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [3] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4:3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][360]$4501:
      Old ports: A=31'1111111010000100001001110000001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [16:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] 14'00000000100111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][359]$4498:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][358]$4495:
      Old ports: A=31'1111110011110100000011111010001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [11:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [3:0] } = { 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] 7'0100000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] 9'111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][357]$4492:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][356]$4489:
      Old ports: A=31'1111111000000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][355]$4486:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000111000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][354]$4483:
      Old ports: A=31'0000000011110110100001111011001, B=31'1000110100000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] 9'100011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][353]$4480:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][352]$4477:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110101000111101001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] 6'000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][351]$4474:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][350]$4471:
      Old ports: A=31'0000000000000000100000001110011, B=31'1111111010100100001000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [11:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][349]$4468:
      Old ports: A=31'1111111001000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][348]$4465:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000111000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][347]$4462:
      Old ports: A=31'0000000011110110100001111011001, B=31'1000110100000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] 9'100011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][346]$4459:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][345]$4456:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110110000111101001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] 6'000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][344]$4453:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][343]$4450:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][342]$4447:
      Old ports: A=31'0000000000000111000001011001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [5:0] } = 29'00000000000001110000101001001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][341]$4444:
      Old ports: A=31'0000000011110110000001111011001, B=31'0000000000000110100001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [13:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [3:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] 10'0110000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][340]$4441:
      Old ports: A=31'1000110110000111100001111001001, B=31'1111111100000100000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [24] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] 6'000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][339]$4438:
      Old ports: A=31'0000000011110111000001110011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 5'01101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][338]$4435:
      Old ports: A=31'1000110101000111100001111001001, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [24] 4'1110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][337]$4432:
      Old ports: A=31'0000000011110111000001101011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] 6'101101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][336]$4429:
      Old ports: A=31'1000110100000111100001111001001, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [24] 9'111000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][335]$4426:
      Old ports: A=31'1111111011110100001000100010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 3'100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][334]$4423:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110111000111110001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [30:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [12:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] 8'00011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][333]$4420:
      Old ports: A=31'0000000011110111000001110011001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] 6'001110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][332]$4417:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][331]$4414:
      Old ports: A=31'1111111000000100001001000010001, B=31'0000111001000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [8:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 5'11100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][330]$4411:
      Old ports: A=31'0111000011110111100001111001001, B=31'1111110011100111110101001110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [3] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][329]$4408:
      Old ports: A=31'1111111011000100001001110000001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [16:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] 13'0000000100111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][328]$4405:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][327]$4402:
      Old ports: A=31'1000110011100111100011100010001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [3:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][326]$4399:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000000011110110100001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] 8'00011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][325]$4396:
      Old ports: A=31'1111111100000100000001101001001, B=31'0000000011110110100001101011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] 13'0000110101001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][324]$4393:
      Old ports: A=31'0000111111110111111101110001001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [30:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [10:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] 10'1111110111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][323]$4390:
      Old ports: A=31'0000001100000000000000000110111, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][322]$4387:
      Old ports: A=31'0000000000000000100000001110011, B=31'1111111000000100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][321]$4384:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][320]$4381:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000000000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [5:0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][319]$4378:
      Old ports: A=31'0000000000000000001001111011011, B=31'0111000011000111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [13:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [1] 7'0011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][318]$4375:
      Old ports: A=31'1000110000000111101011100010001, B=31'1000111000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [2:0] } = { 6'100011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [3] 11'00000011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][317]$4372:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][316]$4369:
      Old ports: A=31'1000110010110111101001000010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 4'1001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][315]$4366:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][314]$4363:
      Old ports: A=31'1000110010100111101001100010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 5'10011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][313]$4360:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][312]$4357:
      Old ports: A=31'0000000001100001000000010011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 5'01101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][311]$4354:
      Old ports: A=31'0111010100000001000001000001001, B=31'1111111111111111111000110011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [8:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][310]$4351:
      Old ports: A=31'0111010000010001001001100010001, B=31'0111010010000001001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [21:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [7:0] } = { 10'0111010000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [8] 18'000100100100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][309]$4348:
      Old ports: A=31'0000000000000000100000000110011, B=31'1000101100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][308]$4345:
      Old ports: A=31'0000001010000001001001000000001, B=31'0000001100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [9] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [3] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][307]$4342:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000001011000001001000001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][306]$4339:
      Old ports: A=31'0000000011100111101000000010001, B=31'0000000000000000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][305]$4336:
      Old ports: A=31'0000000000000101000001110001001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] 6'000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] 10'0011100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][304]$4333:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][303]$4330:
      Old ports: A=31'1111111010000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][302]$4327:
      Old ports: A=31'1111110111000100001001111000001, B=31'0000000000000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [14] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [13:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [14] 14'01001111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][301]$4324:
      Old ports: A=31'1111111011000100001001110000001, B=31'0000000011100111101000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][300]$4321:
      Old ports: A=31'0000000000000000000000000001001, B=31'1111110111000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][299]$4318:
      Old ports: A=31'1111110011110111010010001110001, B=31'0000000010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 6'000110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][298]$4315:
      Old ports: A=31'1111111011000100001001110000001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [5:0] } = 29'11111110100010000100111000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][297]$4312:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][296]$4309:
      Old ports: A=31'0000001011110111000000000110001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] 4'1011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][295]$4306:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000010000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [14:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [5:0] } = { 11'00000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [15] 15'000000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][294]$4303:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][293]$4300:
      Old ports: A=31'1111111010000100001001011000001, B=31'1111111011000100001001010000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [5:0] } = 29'11111110100010000100101000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][292]$4297:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000001011000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 4'1011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][291]$4294:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000000000100000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][290]$4291:
      Old ports: A=31'1111111011110100001001000010001, B=31'0000000000100000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][289]$4288:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][288]$4285:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][287]$4282:
      Old ports: A=31'1111111111110111100001111001001, B=31'0000000000000111100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [7:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] 18'011110000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][286]$4279:
      Old ports: A=31'1111111111110111100001110001001, B=31'0011111100010000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][285]$4276:
      Old ports: A=31'0000000000000000001001111011011, B=31'1110111011110111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [13:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] 7'0011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][284]$4273:
      Old ports: A=31'1111110101000100001001111000001, B=31'0000000011100111101000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][283]$4270:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [5:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [14] 14'10000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][282]$4267:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][281]$4264:
      Old ports: A=31'0000000000000111000001011001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [5:0] } = 29'00000000000001110000101001001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][280]$4261:
      Old ports: A=31'1110111011110111100001111001001, B=31'0011111100010000000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [22:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [23] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][279]$4258:
      Old ports: A=31'1111110011000100001010100010001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [9:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] 6'000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][278]$4255:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][277]$4252:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][276]$4249:
      Old ports: A=31'1111110100000001000000010001001, B=31'0000001000010001001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4:3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4:3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][275]$4246:
      Old ports: A=31'0000001100000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][274]$4243:
      Old ports: A=31'0000001011000001001000001000001, B=31'0000001010000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [5:0] } = { 9'000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][273]$4240:
      Old ports: A=31'1111111111110000000001111001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][272]$4237:
      Old ports: A=31'1111110110000100001001111000001, B=31'1111101011110111010010001110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [3:0] } = { 5'11111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][271]$4234:
      Old ports: A=31'1111111011110100001001100010001, B=31'1111111011000100001001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [3:0] } = { 10'1111111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [4] 17'01000010011000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][270]$4231:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000000000010111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] 12'000111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][269]$4228:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000001000000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][268]$4225:
      Old ports: A=31'0000000000010000000001111001001, B=31'0000000011110111000101100110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][267]$4222:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [5:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [14] 14'10000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][266]$4219:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][265]$4216:
      Old ports: A=31'1111110110000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][264]$4213:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][263]$4210:
      Old ports: A=31'1111110111000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][262]$4207:
      Old ports: A=31'0000010011000000000000000110111, B=31'1111111011000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 6'011000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][261]$4204:
      Old ports: A=31'0000000000100000000001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][260]$4201:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][259]$4198:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][258]$4195:
      Old ports: A=31'1111110100000001000000010001001, B=31'0000001000010001001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4:3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4:3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][257]$4192:
      Old ports: A=31'0000011000000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][256]$4189:
      Old ports: A=31'0000001101000001001011010000001, B=31'0000001100000001001011011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [5:0] } = 29'00000011000000100101101000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][255]$4186:
      Old ports: A=31'0000001111000001001011000000001, B=31'0000001110000001001011001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [5:0] } = 29'00000011100000100101100000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][254]$4183:
      Old ports: A=31'0000010001000001001010110000001, B=31'0000010000000001001010111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [5:0] } = 29'00000100000000100101011000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][253]$4180:
      Old ports: A=31'0000010011000001001010100000001, B=31'0000010010000001001010101000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [5:0] } = 29'00000100100000100101010000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][252]$4177:
      Old ports: A=31'0000010101000001001010010000001, B=31'0000010100000001001010011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [5:0] } = 29'00000101000000100101001000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][251]$4174:
      Old ports: A=31'0000010111000001001000001000001, B=31'0000010110000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [5:0] } = { 9'000001011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][250]$4171:
      Old ports: A=31'1111110011000100001001111000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][249]$4168:
      Old ports: A=31'1111101110000100001001111000001, B=31'1110111011110000010010101110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [3:0] } = { 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][248]$4165:
      Old ports: A=31'0100000000010111110101111001001, B=31'1111101011110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][247]$4162:
      Old ports: A=31'0000000111110111110101110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [30:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [10:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [3:0] } = { 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] 8'11110111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][246]$4159:
      Old ports: A=31'1111101011100100001011100010001, B=31'1111101110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [3:0] } = { 7'1111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] 9'001000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][245]$4156:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000000101100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [5:0] } = { 16'0000000000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][244]$4153:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][243]$4150:
      Old ports: A=31'1111101010000100001001100000001, B=31'1111101011000100001001101000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [5:0] } = { 9'111110101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [6] 20'00010000100110000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][242]$4147:
      Old ports: A=31'0100000111110111110101111001001, B=31'1111101011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4:3] 6'111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4:3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][241]$4144:
      Old ports: A=31'1111101101000100001001111000001, B=31'1111101011110100001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [3:0] } = { 7'1111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [4] 10'0100001001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][240]$4141:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000111100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [6] 13'0000101001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][239]$4138:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000000101100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [5:0] } = { 16'0000000000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][238]$4135:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][237]$4132:
      Old ports: A=31'0000000000001100000001010001001, B=31'0000000000001100100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009 [5:0] } = { 16'0000000000001100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009 [6] 13'0000101001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][236]$4129:
      Old ports: A=31'0000000000001101000001100001001, B=31'0000000000001101100001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [5:0] } = { 16'0000000000001101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [6] 13'0000110001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][235]$4126:
      Old ports: A=31'0100000111110111110101111001001, B=31'0000000000000111100011011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [7:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] 9'111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][234]$4123:
      Old ports: A=31'1111101111000100001001111000001, B=31'0000000000000111100011010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][233]$4120:
      Old ports: A=31'0100000111110111110101111001001, B=31'0000000000000111100011001001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [6:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][232]$4117:
      Old ports: A=31'1111101111000100001001111000001, B=31'0000000000000111100011000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][231]$4114:
      Old ports: A=31'0000000000000101100001111001001, B=31'1111110011100100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][230]$4111:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][229]$4108:
      Old ports: A=31'0000000000001011100001101001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] 7'0100101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][228]$4105:
      Old ports: A=31'0000000000000111100010111001001, B=31'0000000000001011000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [5:0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][227]$4102:
      Old ports: A=31'0000000000000111100010110001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 8'11001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][226]$4099:
      Old ports: A=31'0000000000000111100001011001001, B=31'1111101101000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [7:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 10'0011100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][225]$4096:
      Old ports: A=31'0000000000000101100001111001001, B=31'0000000000000111000001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [15:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [5:0] } = { 15'000000000000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][224]$4093:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][223]$4090:
      Old ports: A=31'0000000000001001100001011001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] 7'0100101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][222]$4087:
      Old ports: A=31'0000000000001010100001101001001, B=31'0000000000001001000001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [7:6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [5:0] } = { 14'00000000000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [7:6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][221]$4084:
      Old ports: A=31'0000000000000111100010101001001, B=31'0000000000001010000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [5:0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] 8'10001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][220]$4081:
      Old ports: A=31'0000000000000111100010100001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][219]$4078:
      Old ports: A=31'0000000000000111100010011001001, B=31'1111101111000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [7:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 7'1100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][218]$4075:
      Old ports: A=31'0000000000000111100010010001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][217]$4072:
      Old ports: A=31'0000011000000111100011000110001, B=31'1111110011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][216]$4069:
      Old ports: A=31'1111101110000100001001111000001, B=31'0000000000010111111101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [21:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] 10'0111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][215]$4066:
      Old ports: A=31'1111101011110100001011100010001, B=31'0001000011000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][214]$4063:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][213]$4060:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][212]$4057:
      Old ports: A=31'1111101111000100001001111000001, B=31'1111101101000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972 [7:0] } = { 8'11111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972 [8] 21'100010000100111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][211]$4054:
      Old ports: A=31'0000000000010000000001111001001, B=31'1111110011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][210]$4051:
      Old ports: A=31'1111101010110100001011000010001, B=31'1111101011000100001010100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [9:8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [7:0] } = { 9'111110101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [9] 17'01000010100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][209]$4048:
      Old ports: A=31'0000011000000001000001000001001, B=31'1111101010100100001011100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4:3] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][208]$4045:
      Old ports: A=31'0000001110100001001010100010001, B=31'0000001110110001001010000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [7:0] } = 29'00000011101000100101000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][207]$4042:
      Old ports: A=31'0000001110000001001011100010001, B=31'0000001110010001001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [7:0] } = 29'00000011100000100101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][206]$4039:
      Old ports: A=31'0000010101100001001000100010001, B=31'0000010101110001001000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [7:0] } = 29'00000101011000100100000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][205]$4036:
      Old ports: A=31'0000010101000001001001100010001, B=31'0000010101010001001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [7:0] } = 29'00000101010000100100100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][204]$4033:
      Old ports: A=31'0000010100100001001010100010001, B=31'0000010100110001001010000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [7:0] } = 29'00000101001000100101000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][203]$4030:
      Old ports: A=31'0000010000010001001011100010001, B=31'0000010010000001001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [21:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [7:0] } = { 10'0000010000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [8] 18'000100101100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][202]$4027:
      Old ports: A=31'0000000000000000100000000110011, B=31'1111101000000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][201]$4024:
      Old ports: A=31'0000001010000001001001000000001, B=31'0000001100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [9] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [3] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][200]$4021:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000001011000001001000001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][199]$4018:
      Old ports: A=31'0000000000000000000000000001001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][198]$4015:
      Old ports: A=31'1111101011110000010011001110001, B=31'0000000010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 5'00110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][197]$4012:
      Old ports: A=31'1111111011110100001001100010001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [3:0] } = { 10'1111111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [4] 11'01000010011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][196]$4009:
      Old ports: A=31'1111111011000100001001111000001, B=31'1111111111110111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [2:0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] 12'000111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][195]$4006:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100011100110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [2:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][194]$4003:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][193]$4000:
      Old ports: A=31'1111111011000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][192]$3997:
      Old ports: A=31'0000001000000111100100000110001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][191]$3994:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][190]$3991:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][189]$3988:
      Old ports: A=31'1111110111000100001001111000001, B=31'1111111011000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [23:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [7:0] } = { 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [8] 22'1100010000100111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][188]$3985:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000010010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][187]$3982:
      Old ports: A=31'0000000011110111010101000110001, B=31'0000000000000111000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] 5'01110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][186]$3979:
      Old ports: A=31'1111110111000100001001110000001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [5:0] } = 29'11111101100010000100111000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][185]$3976:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][184]$3973:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][183]$3970:
      Old ports: A=31'0000000000000000000111101110111, B=31'0000000000000000000000111111000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [2:1] } = { 19'0000000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [3] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][182]$3967:
      Old ports: A=31'0111010100000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][181]$3964:
      Old ports: A=31'0111010011000001001000001000001, B=31'0111010010000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [5:0] } = { 9'011101001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][180]$3961:
      Old ports: A=31'0000000000000000001000110011011, B=31'0000000001100001000000010011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [14:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [1] 7'1001101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][179]$3958:
      Old ports: A=31'0000000000000000000001111001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [5:0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [14] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][178]$3955:
      Old ports: A=31'0111000011110111100001111001001, B=31'1111000011100111110110101110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4] 10'1110000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [3] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4:3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][177]$3952:
      Old ports: A=31'1111111010000100001001110000001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [16:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] 14'00000000100111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][176]$3949:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][175]$3946:
      Old ports: A=31'1111110011110100000011111010001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [11:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [3:0] } = { 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] 7'0100000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] 9'111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][174]$3943:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][173]$3940:
      Old ports: A=31'1111111000000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][172]$3937:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000111000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][171]$3934:
      Old ports: A=31'0000000011110110100001111011001, B=31'1000110100000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] 9'100011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][170]$3931:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][169]$3928:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110101000111101001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] 6'000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][168]$3925:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][167]$3922:
      Old ports: A=31'0000000000000000100000001110011, B=31'1111111010100100001000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [11:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][166]$3919:
      Old ports: A=31'1111111001000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][165]$3916:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000111000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][164]$3913:
      Old ports: A=31'0000000011110110100001111011001, B=31'1000110100000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] 9'100011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][163]$3910:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][162]$3907:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110110000111101001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] 6'000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][161]$3904:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][160]$3901:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][159]$3898:
      Old ports: A=31'0000000000000111000001011001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [5:0] } = 29'00000000000001110000101001001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][158]$3895:
      Old ports: A=31'0000000011110110000001111011001, B=31'0000000000000110100001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [13:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [3:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] 10'0110000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][157]$3892:
      Old ports: A=31'1000110110000111100001111001001, B=31'1111111100000100000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [24] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] 6'000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][156]$3889:
      Old ports: A=31'0000000011110111000001110011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 5'01101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][155]$3886:
      Old ports: A=31'1000110101000111100001111001001, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [24] 4'1110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][154]$3883:
      Old ports: A=31'0000000011110111000001101011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] 6'101101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][153]$3880:
      Old ports: A=31'1000110100000111100001111001001, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [5:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [24] 9'111000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][152]$3877:
      Old ports: A=31'1111111011110100001000100010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 3'100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][151]$3874:
      Old ports: A=31'0000000011110111000001111011001, B=31'1000110111000111110001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [30:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [12:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [3] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 8'00011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][150]$3871:
      Old ports: A=31'0000000011110111000001110011001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] 6'001110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][149]$3868:
      Old ports: A=31'1111111111111111111001111011011, B=31'1111111100000100000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [0] } = { 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][148]$3865:
      Old ports: A=31'1111111000000100001001000010001, B=31'0000111001000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [8:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] 5'11100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][147]$3862:
      Old ports: A=31'0111000011110111100001111001001, B=31'1111110011100111110101001110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [3] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][146]$3859:
      Old ports: A=31'1111111011000100001001110000001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [16:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] 13'0000000100111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][145]$3856:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][144]$3853:
      Old ports: A=31'1000110011100111100011100010001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [3:0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][143]$3850:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000000011110110100001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] 8'00011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][142]$3847:
      Old ports: A=31'1111111100000100000001101001001, B=31'0000000011110110100001101011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] 13'0000110101001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][141]$3844:
      Old ports: A=31'0000111111110111111101110001001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [30:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [10:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] 8'11111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] 10'1111110111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][140]$3841:
      Old ports: A=31'0000001100000000000000000110111, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][139]$3838:
      Old ports: A=31'0000000000000000100000001110011, B=31'1111111000000100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][138]$3835:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][137]$3832:
      Old ports: A=31'0000000000000111100001100001001, B=31'0000000000000000000001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [5:0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][136]$3829:
      Old ports: A=31'0000000000000000001001111011011, B=31'0111000011000111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [13:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [1] 7'0011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][135]$3826:
      Old ports: A=31'1000110000000111101011100010001, B=31'1000111000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [2:0] } = { 6'100011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [3] 11'00000011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][134]$3823:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][133]$3820:
      Old ports: A=31'1000110010110111101001000010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 4'1001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][132]$3817:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][131]$3814:
      Old ports: A=31'1000110010100111101001100010001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 4'1111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 5'10011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][130]$3811:
      Old ports: A=31'1111111100000100000001110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [22:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] 8'00000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][129]$3808:
      Old ports: A=31'0000000001100001000000010011001, B=31'1111111111111111111001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [30:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 5'01101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][128]$3805:
      Old ports: A=31'0111010100000001000001000001001, B=31'1111111111111111111000110011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [8:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][127]$3802:
      Old ports: A=31'0111010000010001001001100010001, B=31'0111010010000001001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [21:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [7:0] } = { 10'0111010000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [8] 18'000100100100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][126]$3799:
      Old ports: A=31'0000000000000000100000000110011, B=31'1000101100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][125]$3796:
      Old ports: A=31'0000001010000001001001000000001, B=31'0000001100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [9] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [3] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][124]$3793:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000001011000001001000001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][123]$3790:
      Old ports: A=31'0000000011100111101000000010001, B=31'0000000000000000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][122]$3787:
      Old ports: A=31'0000000000000101000001110001001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 6'000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 10'0011100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][121]$3784:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][120]$3781:
      Old ports: A=31'1111111010000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][119]$3778:
      Old ports: A=31'1111110111000100001001111000001, B=31'0000000000000111101001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [14] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [13:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [14] 14'01001111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][118]$3775:
      Old ports: A=31'1111111011000100001001110000001, B=31'0000000011100111101000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][117]$3772:
      Old ports: A=31'0000000000000000000000000001001, B=31'1111110111000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][116]$3769:
      Old ports: A=31'1111110011110111010010001110001, B=31'0000000010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 6'000110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][115]$3766:
      Old ports: A=31'1111111011000100001001110000001, B=31'1111111010000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [5:0] } = 29'11111110100010000100111000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][114]$3763:
      Old ports: A=31'0000000000010111100001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][113]$3760:
      Old ports: A=31'0000001011110111000000000110001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] 4'1011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][112]$3757:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000010000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [14:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [5:0] } = { 11'00000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [15] 15'000000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][111]$3754:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][110]$3751:
      Old ports: A=31'1111111010000100001001011000001, B=31'1111111011000100001001010000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [5:0] } = 29'11111110100010000100101000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][109]$3748:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000001011000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 4'1011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][108]$3745:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000000000100000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][107]$3742:
      Old ports: A=31'1111111011110100001001000010001, B=31'0000000000100000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][106]$3739:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][105]$3736:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][104]$3733:
      Old ports: A=31'1111111111110111100001111001001, B=31'0000000000000111100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [7:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] 18'011110000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][103]$3730:
      Old ports: A=31'1111111111110111100001110001001, B=31'0011111100010000000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][102]$3727:
      Old ports: A=31'0000000000000000001001111011011, B=31'1110111011110111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [13:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [1] 7'0011110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][101]$3724:
      Old ports: A=31'1111110101000100001001111000001, B=31'0000000011100111101000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][100]$3721:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [5:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [14] 14'10000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][99]$3718:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][98]$3715:
      Old ports: A=31'0000000000000111000001011001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [5:0] } = 29'00000000000001110000101001001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][97]$3712:
      Old ports: A=31'1110111011110111100001111001001, B=31'0011111100010000000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [22:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [23] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][96]$3709:
      Old ports: A=31'1111110011000100001010100010001, B=31'0000000000000000001001111011011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [9:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] 6'000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][95]$3706:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][94]$3703:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][93]$3700:
      Old ports: A=31'1111110100000001000000010001001, B=31'0000001000010001001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4:3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4:3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][92]$3697:
      Old ports: A=31'0000001100000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][91]$3694:
      Old ports: A=31'0000001011000001001000001000001, B=31'0000001010000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [5:0] } = { 9'000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][90]$3691:
      Old ports: A=31'1111111111110000000001111001001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][89]$3688:
      Old ports: A=31'1111110110000100001001111000001, B=31'1111101011110111010010001110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [3:0] } = { 5'11111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][88]$3685:
      Old ports: A=31'1111111011110100001001100010001, B=31'1111111011000100001001110000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [3:0] } = { 10'1111111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [4] 17'01000010011000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][87]$3682:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000000000010111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] 12'000111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][86]$3679:
      Old ports: A=31'1111111011000100001001111000001, B=31'0000001000000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][85]$3676:
      Old ports: A=31'0000000000010000000001111001001, B=31'0000000011110111000101100110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][84]$3673:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [5:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [14] 14'10000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][83]$3670:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][82]$3667:
      Old ports: A=31'1111110110000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][81]$3664:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][80]$3661:
      Old ports: A=31'1111110111000100001001010000001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][79]$3658:
      Old ports: A=31'0000010011000000000000000110111, B=31'1111111011000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 6'011000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][78]$3655:
      Old ports: A=31'0000000000100000000001111001001, B=31'1111111011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][77]$3652:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][76]$3649:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][75]$3646:
      Old ports: A=31'1111110100000001000000010001001, B=31'0000001000010001001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4:3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4:3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][74]$3643:
      Old ports: A=31'0000011000000001000000010001001, B=31'0000000000000000100000000110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][73]$3640:
      Old ports: A=31'0000001101000001001011010000001, B=31'0000001100000001001011011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [5:0] } = 29'00000011000000100101101000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][72]$3637:
      Old ports: A=31'0000001111000001001011000000001, B=31'0000001110000001001011001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [5:0] } = 29'00000011100000100101100000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][71]$3634:
      Old ports: A=31'0000010001000001001010110000001, B=31'0000010000000001001010111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [5:0] } = 29'00000100000000100101011000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][70]$3631:
      Old ports: A=31'0000010011000001001010100000001, B=31'0000010010000001001010101000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [5:0] } = 29'00000100100000100101010000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][69]$3628:
      Old ports: A=31'0000010101000001001010010000001, B=31'0000010100000001001010011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [5:0] } = 29'00000101000000100101001000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][68]$3625:
      Old ports: A=31'0000010111000001001000001000001, B=31'0000010110000001001001000000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [5:0] } = { 9'000001011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [6] 19'0000010010000000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][67]$3622:
      Old ports: A=31'1111110011000100001001111000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][66]$3619:
      Old ports: A=31'1111101110000100001001111000001, B=31'1110111011110000010010101110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [3:0] } = { 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][65]$3616:
      Old ports: A=31'0100000000010111110101111001001, B=31'1111101011110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][64]$3613:
      Old ports: A=31'0000000111110111110101110001001, B=31'0000000011110111000001111011001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [30:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [10:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [3:0] } = { 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] 8'11110111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [4] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][63]$3610:
      Old ports: A=31'1111101011100100001011100010001, B=31'1111101110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [3:0] } = { 7'1111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [4] 9'001000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][62]$3607:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000000101100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [5:0] } = { 16'0000000000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][61]$3604:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][60]$3601:
      Old ports: A=31'1111101010000100001001100000001, B=31'1111101011000100001001101000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [5:0] } = { 9'111110101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [6] 20'00010000100110000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][59]$3598:
      Old ports: A=31'0100000111110111110101111001001, B=31'1111101011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4:3] 6'111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4:3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][58]$3595:
      Old ports: A=31'1111101101000100001001111000001, B=31'1111101011110100001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [3:0] } = { 7'1111101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] 10'0100001001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][57]$3592:
      Old ports: A=31'0000000000000111000001010001001, B=31'0000000000000111100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739 [5:0] } = { 16'0000000000000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739 [6] 13'0000101001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][56]$3589:
      Old ports: A=31'0000000000000101000001110001001, B=31'0000000000000101100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738 [5:0] } = { 16'0000000000000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738 [6] 13'0000111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][55]$3586:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][54]$3583:
      Old ports: A=31'0000000000001100000001010001001, B=31'0000000000001100100001011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [5:0] } = { 16'0000000000001100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [6] 13'0000101001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][53]$3580:
      Old ports: A=31'0000000000001101000001100001001, B=31'0000000000001101100001101001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733 [5:0] } = { 16'0000000000001101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733 [6] 13'0000110001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][52]$3577:
      Old ports: A=31'0100000111110111110101111001001, B=31'0000000000000111100011011001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [7:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] 9'111001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][51]$3574:
      Old ports: A=31'1111101111000100001001111000001, B=31'0000000000000111100011010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][50]$3571:
      Old ports: A=31'0100000111110111110101111001001, B=31'0000000000000111100011001001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [6:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][49]$3568:
      Old ports: A=31'1111101111000100001001111000001, B=31'0000000000000111100011000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][48]$3565:
      Old ports: A=31'0000000000000101100001111001001, B=31'1111110011100100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][47]$3562:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][46]$3559:
      Old ports: A=31'0000000000001011100001101001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] 7'0100101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][45]$3556:
      Old ports: A=31'0000000000000111100010111001001, B=31'0000000000001011000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [5:0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][44]$3553:
      Old ports: A=31'0000000000000111100010110001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] 8'11001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][43]$3550:
      Old ports: A=31'0000000000000111100001011001001, B=31'1111101101000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [7:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] 10'0011100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][42]$3547:
      Old ports: A=31'0000000000000101100001111001001, B=31'0000000000000111000001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [15:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [5:0] } = { 15'000000000000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][41]$3544:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001110001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][40]$3541:
      Old ports: A=31'0000000000001001100001011001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] 7'0100101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][39]$3538:
      Old ports: A=31'0000000000001010100001101001001, B=31'0000000000001001000001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [7:6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [5:0] } = { 14'00000000000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [7:6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][38]$3535:
      Old ports: A=31'0000000000000111100010101001001, B=31'0000000000001010000001100001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [5:0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] 8'10001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][37]$3532:
      Old ports: A=31'0000000000000111100010100001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][36]$3529:
      Old ports: A=31'0000000000000111100010011001001, B=31'1111101111000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [7:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 7'1100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][35]$3526:
      Old ports: A=31'0000000000000111100010010001001, B=31'0100000111110111110101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 5'01111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][34]$3523:
      Old ports: A=31'0000011000000111100011000110001, B=31'1111110011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][33]$3520:
      Old ports: A=31'1111101110000100001001111000001, B=31'0000000000010111111101111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [21:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] 10'0111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][32]$3517:
      Old ports: A=31'1111101011110100001011100010001, B=31'0001000011000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][31]$3514:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][30]$3511:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][29]$3508:
      Old ports: A=31'1111101111000100001001111000001, B=31'1111101101000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [7:0] } = { 8'11111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [8] 21'100010000100111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][28]$3505:
      Old ports: A=31'0000000000010000000001111001001, B=31'1111110011110100001001100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][27]$3502:
      Old ports: A=31'1111101010110100001011000010001, B=31'1111101011000100001010100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9:8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [7:0] } = { 9'111110101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9] 17'01000010100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][26]$3499:
      Old ports: A=31'0000011000000001000001000001001, B=31'1111101010100100001011100010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4:3] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][25]$3496:
      Old ports: A=31'0000001110100001001010100010001, B=31'0000001110110001001010000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [7:0] } = 29'00000011101000100101000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][24]$3493:
      Old ports: A=31'0000001110000001001011100010001, B=31'0000001110010001001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [7:0] } = 29'00000011100000100101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][23]$3490:
      Old ports: A=31'0000010101100001001000100010001, B=31'0000010101110001001000000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [7:0] } = 29'00000101011000100100000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][22]$3487:
      Old ports: A=31'0000010101000001001001100010001, B=31'0000010101010001001001000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [7:0] } = 29'00000101010000100100100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][21]$3484:
      Old ports: A=31'0000010100100001001010100010001, B=31'0000010100110001001010000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [7:0] } = 29'00000101001000100101000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][20]$3481:
      Old ports: A=31'0000010000010001001011100010001, B=31'0000010010000001001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [21:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [7:0] } = { 10'0000010000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [8] 18'000100101100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][19]$3478:
      Old ports: A=31'0000000000000000100000000110011, B=31'1111101000000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [1] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][18]$3475:
      Old ports: A=31'0000001010000001001001000000001, B=31'0000001100000001000000010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [9] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [3] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][17]$3472:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000001011000001001000001000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][16]$3469:
      Old ports: A=31'0000000000000000000000000001001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][15]$3466:
      Old ports: A=31'1111101011110000010011001110001, B=31'0000000010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 5'00110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][14]$3463:
      Old ports: A=31'1111111011110100001001100010001, B=31'1111111011000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [3:0] } = { 10'1111111011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [4] 11'01000010011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][13]$3460:
      Old ports: A=31'1111111011000100001001111000001, B=31'1111111111110111100001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [11:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [2:0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] 12'000111100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][12]$3457:
      Old ports: A=31'0000000000000101000001111001001, B=31'0000000000000111100011100110001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [2:0] } = { 14'00000000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][11]$3454:
      Old ports: A=31'0000000000000000000000001001011, B=31'0000000000000000100000001110011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [2:0] } = { 16'0000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [4] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][10]$3451:
      Old ports: A=31'1111111011000100001001011000001, B=31'0000000000000111100001010001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] 10'0010100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][9]$3448:
      Old ports: A=31'0000001000000111100100000110001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [30:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][8]$3445:
      Old ports: A=31'0000000000000000100000001110011, B=31'0000000000000101000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][7]$3442:
      Old ports: A=31'0000000000000111100001010001001, B=31'0000000000000000000000001001011, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [30:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [6:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [1] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][6]$3439:
      Old ports: A=31'1111110111000100001001111000001, B=31'1111111011000100001001011000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [23:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [7:0] } = { 6'111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [8] 22'1100010000100111000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][5]$3436:
      Old ports: A=31'1111111011110100001001100010001, B=31'0000010010000000000000000110111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][4]$3433:
      Old ports: A=31'0000000011110111010101000110001, B=31'0000000000000111000001111001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 5'01110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][3]$3430:
      Old ports: A=31'1111110111000100001001110000001, B=31'1111110110000100001001111000001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [20:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [5:0] } = 29'11111101100010000100111000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][2]$3427:
      Old ports: A=31'1111110010100100001011100010001, B=31'1111110010110100001011000010001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [7:0] } = 29'11111100101010000101100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][1]$3424:
      Old ports: A=31'0000001010000001001001000010001, B=31'0000001100000001000001000001001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [4:3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [30:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [2:0] } = { 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [4] 9'000000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [4] 10'0010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][0]$3421:
      Old ports: A=31'0000000000000000000111101110111, B=31'0000000000000000000000111111000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [30:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [2:1] } = { 19'0000000000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [3] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:433:consolidate_wr_using_sat$1855:
      Old ports: A={ \tgrp_switch.tgrp_reg $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_ADDR[2:0]$51 [1] \fetch_stage.thread_pc.tid_stalled [0] }, B={ \tgrp_switch.tgrp_reg \fetch_stage.ts.tid }, Y=$auto$rtlil.cc:2628:Mux$1856
      New ports: A={ $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:47$35_ADDR[2:0]$51 [1] \fetch_stage.thread_pc.tid_stalled [0] }, B=\fetch_stage.ts.tid, Y=$auto$rtlil.cc:2628:Mux$1856 [1:0]
      New connections: $auto$rtlil.cc:2628:Mux$1856 [2] = \tgrp_switch.tgrp_reg
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:433:consolidate_wr_using_sat$1863:
      Old ports: A={ \tgrp_switch.tgrp_reg $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_ADDR[2:0]$54 [1:0] }, B={ \tgrp_switch.tgrp_reg \de.tid_e }, Y=$auto$rtlil.cc:2628:Mux$1864
      New ports: A=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/syn/librelane/src/mt_pc.v:48$36_ADDR[2:0]$54 [1:0], B=\de.tid_e, Y=$auto$rtlil.cc:2628:Mux$1864 [1:0]
      New connections: $auto$rtlil.cc:2628:Mux$1864 [2] = \tgrp_switch.tgrp_reg
    Consolidated identical input bits for $pmux cell $flatten\decode_stage.\cu.$procmux$1374:
      Old ports: A=10'0100001000, B=80'0000001000000001110001100010010000000xxx0000001100000011101010010010001001011011, Y=\decode_stage.cu.controls [9:0]
      New ports: A=9'100001000, B=72'000001000000011100110001001000000xxx000001100000111010001001000001011011, Y=\decode_stage.cu.controls [8:0]
      New connections: \decode_stage.cu.controls [9] = \decode_stage.cu.controls [6]
    Consolidated identical input bits for $pmux cell $flatten\decode_stage.\imex.$procmux$466:
      Old ports: A={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:20] }, B={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:25] \fd.instr_d [11:7] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [7] \fd.instr_d [30:25] \fd.instr_d [11:8] 1'0 \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [19:12] \fd.instr_d [20] \fd.instr_d [30:21] 1'0 \fd.instr_d [31:12] 12'000000000000 }, Y=\de.imm_val_d
      New ports: A={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:20] }, B={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:25] \fd.instr_d [11:7] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [7] \fd.instr_d [30:25] \fd.instr_d [11:8] 1'0 \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [19:12] \fd.instr_d [20] \fd.instr_d [30:21] 1'0 \fd.instr_d [30:12] 12'000000000000 }, Y=\de.imm_val_d [30:0]
      New connections: \de.imm_val_d [31] = \fd.instr_d [31]
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1025:
      Old ports: A=2'10, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [15] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [31] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [15]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [31] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1303:
      Old ports: A={ 24'000000000000000000000000 \memory_stage.dm.word [7:0] }, B={ 24'000000000000000000000000 \memory_stage.dm.word [15:8] 24'000000000000000000000000 \memory_stage.dm.word [23:16] 24'000000000000000000000000 \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$3\read_data_m[31:0]
      New ports: A=\memory_stage.dm.word [7:0], B={ \memory_stage.dm.word [15:8] \memory_stage.dm.word [23:16] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$3\read_data_m[31:0] [7:0]
      New connections: $flatten\memory_stage.\dm.$3\read_data_m[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1315:
      Old ports: A={ \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7:0] }, B={ \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [15:7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [23:16] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$2\read_data_m[31:0]
      New ports: A=\memory_stage.dm.word [7:0], B={ \memory_stage.dm.word [15:8] \memory_stage.dm.word [23:16] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$2\read_data_m[31:0] [7:0]
      New connections: $flatten\memory_stage.\dm.$2\read_data_m[31:0] [31:8] = { \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$918:
      Old ports: A=2'01, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [7] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [7]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$957:
      Old ports: A=2'00, B=2'10, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [23] }
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [31]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$990:
      Old ports: A=2'10, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [23] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [31] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [23]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241:
      Old ports: A={ \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15:0] }, B={ \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31:16] }, Y=$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y
      New ports: A=\memory_stage.dm.word [15:0], B=\memory_stage.dm.word [31:16], Y=$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15:0]
      New connections: $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [31:16] = { $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:52$241_Y [15] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$3199:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$a$3200 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][182]$b$3201 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$3196:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$a$3197 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$b$3198 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [19:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [13:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [20] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [1] 7'0010101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$3193:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [17] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$a$3194 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [3] 3'110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][180]$b$3195 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [23:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [7] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$3190:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$a$3191 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$b$3192 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$3187:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$a$3188 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][178]$b$3189 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$3184:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [12] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$a$3185 [3] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][177]$b$3186 [6] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$3181:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$a$3182 [3] 1'0 }, B={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][176]$b$3183 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$3178:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$a$3179 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][175]$b$3180 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$3175:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531
      New ports: A={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$a$3176 [6] 2'10 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$b$3177 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [8] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$3172:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$a$3173 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][173]$b$3174 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [1] 8'00111001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$3169:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$a$3170 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][172]$b$3171 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [11:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$3166:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$a$3167 [6] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$b$3168 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$3163:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [24] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$a$3164 [6] 1'0 }, B={ 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$b$3165 [4] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [22:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] 8'01000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] 5'01001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$3160:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [24] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$a$3161 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][169]$b$3162 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [14:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [1] 9'001110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$3157:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$a$3158 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][168]$b$3159 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [23:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [1] 8'00110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$3154:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [13] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$a$3155 [3] 1'0 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][167]$b$3156 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [24:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [13] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$3151:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$a$3152 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][166]$b$3153 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [21:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [6] 8'00111001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$3148:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$a$3149 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][165]$b$3150 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [20:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$3145:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$a$3146 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [17] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][164]$b$3147 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [14] 5'00011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$3142:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$a$3143 [3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][163]$b$3144 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [24:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4:3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$3139:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$a$3140 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$b$3141 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [26:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [22:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] 7'0110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$3136:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$a$3137 [1] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$b$3138 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [2:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [23:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$3133:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$a$3134 [6] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$b$3135 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [8] 9'000000101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$3130:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$a$3131 [4:3] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [14] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][159]$b$3132 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$3127:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$a$3128 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][158]$b$3129 [4] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [1] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$3124:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$a$3125 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][157]$b$3126 [4] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$3121:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$a$3122 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][156]$b$3123 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [22:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [8] 5'10101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$3118:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$a$3119 [8] 3'100 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][155]$b$3120 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [21:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$3115:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$a$3116 [3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][154]$b$3117 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [25:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [26] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$3112:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$a$3113 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][153]$b$3114 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [23:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [2:0] } = { 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$3109:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498
      New ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$a$3110 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$b$3111 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$3106:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$a$3107 [14] 3'110 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$b$3108 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22:21] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [6] 9'001100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$3103:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$a$3104 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][150]$b$3105 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [23:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$3100:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [21] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$a$3101 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$b$3102 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [16:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$3097:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$a$3098 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$b$3099 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [6:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [6] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$3094:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490
      New ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$a$3095 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [15] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][147]$b$3096 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [14:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$3091:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [8] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$a$3092 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [21] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][146]$b$3093 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [20:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$3088:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$a$3089 [4:3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$b$3090 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$3085:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$a$3086 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][144]$b$3087 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [15:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$3082:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$a$3083 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][143]$b$3084 [8] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [19:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] 12'000011001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$3079:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$a$3080 [4] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][142]$b$3081 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$3076:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$a$3077 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$b$3078 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$3073:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$a$3074 [6] }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$b$3075 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [19:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [5:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [15] 12'000011001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$3070:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [19] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$a$3071 [8] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][139]$b$3072 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [7:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] 6'000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$3067:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$a$3068 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [4] 3'100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][138]$b$3069 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [21:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [8] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [4] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$3064:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$a$3065 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][137]$b$3066 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$3061:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$a$3062 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][136]$b$3063 [6] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$3058:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [12] 3'110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$a$3059 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][135]$b$3060 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [3] 9'000110001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$3055:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$a$3056 [4:3] 1'0 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][134]$b$3057 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [23:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [11] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$3052:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$a$3053 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][133]$b$3054 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$3049:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$a$3050 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][132]$b$3051 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$3046:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$a$3047 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][131]$b$3048 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [3:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [20:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$3043:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$a$3044 [8] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$b$3045 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$3040:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$a$3041 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [4] 3'100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][129]$b$3042 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [21:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [8] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [4] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$3037:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [21] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$a$3038 [6] 2'00 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][128]$b$3039 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [20:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$3034:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [21] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$a$3035 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [21] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$b$3036 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [20:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [5:0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] 11'00000100101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$3031:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [21] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$a$3032 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [21] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][126]$b$3033 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [8:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [20:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [5:0] } = { 7'0000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [8] 18'000001001010000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$3028:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$a$3029 [3] }, B={ 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [9] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][125]$b$3030 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [3] 8'00000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$3025:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$a$3026 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][124]$b$3027 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [7:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [6] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$3022:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$a$3023 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][123]$b$3024 [4] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [19:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [11] 6'110001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$3019:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$a$3020 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][122]$b$3021 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$3016:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$a$3017 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][121]$b$3018 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$3013:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$a$3014 [6] 2'01 }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][120]$b$3015 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [3] 8'00010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$3010:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$a$3011 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][119]$b$3012 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$3007:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [6] }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$b$3009 [6] }, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [8:6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [30:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [5:0] } = { 15'000000000000110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [6] 11'00001001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$3004:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$a$3005 [3] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][117]$b$3006 [8] 2'11 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [11] 7'1100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$3001:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$a$3002 [3] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][116]$b$3003 [7] 2'11 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$2998:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$a$2999 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$b$3000 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$2995:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$a$2996 [6] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][114]$b$2997 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [13:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [7] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$2992:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$a$2993 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][113]$b$2994 [6] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [20:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [6] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$2989:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$a$2990 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$b$2991 [6] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [15:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [6] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$2986:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$a$2987 [7:6] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][111]$b$2988 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [13:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [8:7] 9'000000101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$2983:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$a$2984 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][110]$b$2985 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] 7'1001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$2980:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$a$2981 [6] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][109]$b$2982 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$2977:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$a$2978 [3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][108]$b$2979 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$2974:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$a$2975 [1] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [8] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][107]$b$2976 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$2971:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$a$2972 [8] 4'1100 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][106]$b$2973 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$2968:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$a$2969 [9:8] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][105]$b$2970 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [19:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$2965:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [19] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$a$2966 [8] 2'10 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4:3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][104]$b$2967 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$2962:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$a$2963 [8] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$b$2964 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [7:0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20] 8'00010010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9] 8'00010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$2959:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [19] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$a$2960 [8] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$b$2961 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [10:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [7:0] } = { 9'000001010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [10] 16'0001001000010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$2956:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$a$2957 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [22] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][101]$b$2958 [8] 3'100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [21:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$2953:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$a$2954 [3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][100]$b$2955 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [22:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [14] 5'10000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$2950:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$a$2951 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][99]$b$2952 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [21:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$2947:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [12] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$a$2948 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][98]$b$2949 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [2:0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [3] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [3] 5'00011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$2944:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415
      New ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$a$2945 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$b$2946 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [30:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$2941:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$a$2942 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][96]$b$2943 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$2938:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$a$2939 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][95]$b$2940 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$2935:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$a$2936 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][94]$b$2937 [8] 3'100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$2932:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [21] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$a$2933 [6] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$b$2934 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$2929:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408
      New ports: A={ 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$a$2930 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][92]$b$2931 [8] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4] 8'01000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$2926:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$a$2927 [1] 1'1 }, B={ 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][91]$b$2928 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [4:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [5] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [4] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$2923:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [1] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$a$2924 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [6] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][90]$b$2925 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [19:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22] 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [3] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$2920:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [3] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$a$2921 [4:3] }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][89]$b$2922 [6] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$2917:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$a$2918 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [17] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][88]$b$2919 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [14] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$2914:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400
      New ports: A={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$a$2915 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$b$2916 [4] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [21:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$2911:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399
      New ports: A={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$a$2912 [6] 2'10 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][86]$b$2913 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [8] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$2908:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$a$2909 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][85]$b$2910 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [1] 8'00111001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$2905:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396
      New ports: A={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$a$2906 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][84]$b$2907 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [11:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [1] 5'00111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$2902:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$a$2903 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][83]$b$2904 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [19:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [5] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$2899:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [12] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$a$2900 [3] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][82]$b$2901 [6] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [8] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$2896:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$a$2897 [3] 1'0 }, B={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][81]$b$2898 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$2893:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$a$2894 [4:3] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][80]$b$2895 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$2890:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$a$2891 [4] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [14] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$b$2892 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [3:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] 13'0110000101001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$2887:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$a$2888 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [24] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][78]$b$2889 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [22:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [1] 8'00110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$2884:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$a$2885 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][77]$b$2886 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [23:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] 8'00110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$2881:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$a$2882 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][76]$b$2883 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [23:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [0] } = { 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [24] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$2878:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$a$2879 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [13] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$b$2880 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [24:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [13] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [13] 6'001110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$2875:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [9] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$a$2876 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][74]$b$2877 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [3:2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$2872:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [17] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$a$2873 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [3] 3'110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][73]$b$2874 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [23:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [5] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$2869:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$a$2870 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$b$2871 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [14] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$2866:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$a$2867 [4] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$b$2868 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [20:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4] 10'0001110001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$2863:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$a$2864 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][70]$b$2865 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [2:1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$2860:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [7] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$a$2861 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][69]$b$2862 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [30:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$2857:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [14] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$a$2858 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][68]$b$2859 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$2854:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$a$2855 [4] 1'1 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [3] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][67]$b$2856 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [10] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$2851:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$a$2852 [4] 2'10 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][66]$b$2853 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [1] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$2848:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$a$2849 [4] 2'10 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][65]$b$2850 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [1] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$2845:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$a$2846 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][64]$b$2847 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [22:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] 4'0101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$2842:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$a$2843 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [22] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][63]$b$2844 [8] 3'100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [21:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$2839:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$a$2840 [3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][62]$b$2841 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [22:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [2:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [14] 5'10000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$2836:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$a$2837 [3] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][61]$b$2838 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [22:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$2833:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$a$2834 [3] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][60]$b$2835 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [15] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$2830:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$a$2831 [4] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$b$2832 [14] 3'110 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [3:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [14] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [7] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$2827:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$a$2828 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][58]$b$2829 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [21:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$2824:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$a$2825 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [21] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][57]$b$2826 [6] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] 9'000110001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$2821:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [15] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$a$2822 [6] 2'01 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][56]$b$2823 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$2818:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$a$2819 [6] 3'000 }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][55]$b$2820 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [20:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$2815:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$a$2816 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [8] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$b$2817 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$2812:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$a$2813 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][53]$b$2814 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$2809:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$a$2810 [8] 3'110 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][52]$b$2811 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$2806:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$a$2807 [1] }, B={ 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][51]$b$2808 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] 6'001110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$2803:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [14] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$a$2804 [6] 2'01 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][50]$b$2805 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$2800:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$a$2801 [6] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][49]$b$2802 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$2797:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$a$2798 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][48]$b$2799 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$2794:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340
      New ports: A={ 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$a$2795 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][47]$b$2796 [8] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4] 8'01000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$2791:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$a$2792 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][46]$b$2793 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [23:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [14:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$2788:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [14] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$a$2789 [6] 1'1 }, B={ 4'1101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$b$2790 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [21:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [3] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$2785:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336
      New ports: A={ 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$a$2786 [4] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][44]$b$2787 [4] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8:4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [20:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [3:0] } = { 5'11111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$2782:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$a$2783 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$b$2784 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [23:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$2779:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$a$2780 [6] 2'01 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$b$2781 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$2776:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$a$2777 [3] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][41]$b$2778 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [15] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$2773:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$a$2774 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][40]$b$2775 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [4] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$2770:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$a$2771 [4:3] 1'0 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$b$2772 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$2767:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327
      New ports: A={ 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$a$2768 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][38]$b$2769 [8] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4] 8'01000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$2764:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$a$2765 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4:3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][37]$b$2766 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [14:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$2761:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$a$2762 [6] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$b$2763 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [20:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [5:0] } = 27'000000110000010010110000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$2758:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$a$2759 [6] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][35]$b$2760 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [20:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [5:0] } = 27'000001000000010010101000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$2755:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$a$2756 [6] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [21] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][34]$b$2757 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [20:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [5:0] } = { 18'000001010000010010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [7] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$2752:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$a$2753 [4] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$b$2754 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [20:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$2749:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$a$2750 [4] 1'1 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][32]$b$2751 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [28:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [19:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$2746:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$a$2747 [6] 2'01 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][31]$b$2748 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [22:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4] 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4] 6'110001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$2743:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$a$2744 [6] 3'000 }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][30]$b$2745 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [20:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$2740:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$a$2741 [4] 1'0 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][29]$b$2742 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$2737:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$a$2738 [6] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$b$2739 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [15:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [5:0] } = { 15'000000000000011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [6] 12'000011001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$2734:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$a$2735 [6] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][27]$b$2736 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [30:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$2731:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$a$2732 [8] 2'11 }, B={ 5'10010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][26]$b$2733 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [8:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11] 8'01001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$2728:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$a$2729 [7] 2'11 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][25]$b$2730 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [11] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$2725:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$a$2726 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][24]$b$2727 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [22:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [3] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$2722:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [8] 4'0101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$a$2723 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][23]$b$2724 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$2719:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$a$2720 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][22]$b$2721 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [5:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11] 8'01001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$2716:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$a$2717 [6] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$b$2718 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [3] 10'0001100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$2713:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [7] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$a$2714 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][20]$b$2715 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$2710:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [9] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2711 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2712 [7:6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [10:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [5:0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [6] 9'000001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$2707:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2708 [3] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2709 [6] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [6] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$2704:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2705 [4] 1'0 }, B={ 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2706 [6] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [24:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$2701:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [8] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2702 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] 4'0110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2703 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$2698:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2699 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2700 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [0] } = { 13'0000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$2695:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2696 [4:3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2697 [8] 3'100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] 7'0000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$2692:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2693 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2694 [9:8] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4:3] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$2689:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2690 [8] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2691 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [9:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [7:0] } = 27'000000111000010010100010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$2686:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2687 [8] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2688 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [7:0] } = 27'000001010100010010000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$2683:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2684 [8] }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2685 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [18:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [7:0] } = { 7'0000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [20] 18'000010010100010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$2680:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2681 [3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2682 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [8:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [9] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [9] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$2677:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2678 [3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2679 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [7] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$2674:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [4] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2675 [4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [6] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2676 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [10:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [30:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [8] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$2671:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279
      New ports: A={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2672 [4:3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [12] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2673 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [11:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [14] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$2668:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2669 [3] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [4] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2670 [4:3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [15] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$2665:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2666 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2667 [4] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [30:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$2662:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [24] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2663 [8] 4'1100 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2664 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [23:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$2659:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2660 [4:3] 1'0 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [1] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2661 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [24:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$2656:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2657 [8] 3'001 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [21] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2658 [6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [3:0] } = { 7'1111110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] 8'01000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$2653:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270
      New ports: A={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [3] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [4:3] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [22:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [2] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [12] 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1:0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1062:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [23] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [23] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$324 [31], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [31]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1086:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [23] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [31] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [23] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$321 [23], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [23]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1110:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [15] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [31] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [15] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$318 [15], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [15]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1134:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [7] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [7] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$315 [7], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [7]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [31] = 1'0
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$2542:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543, B=31'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][91]$a$2543 [1] 1'1 }, B=8'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [5:4] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2:1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [1] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$2539:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$a$2540 [1] }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [9:8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [5] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$2536:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$a$2537 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [9] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$2533:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$a$2534 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][88]$b$2535 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [1] 6'001001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$2530:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [9:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$a$2531 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][87]$b$2532 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [15] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$2527:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$a$2528 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][86]$b$2529 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [21:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [1] 7'0011001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$2524:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [16:14] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [4] 2'10 }, B={ 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$b$2526 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [13:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [9] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$2521:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$a$2522 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][84]$b$2523 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] 8'00110101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$2518:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$a$2519 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [13] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][83]$b$2520 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [7] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$2515:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$a$2516 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [6:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][82]$b$2517 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [25] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$2512:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$b$2514 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [15:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [14] 5'11001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$2509:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [9:6] 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [2:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [15] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$2506:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$a$2507 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [25:24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][79]$b$2508 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [15] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$2503:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$a$2504 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][78]$b$2505 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [15:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$2500:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$a$2501 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][77]$b$2502 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [26:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [21:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [1] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$2497:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$b$2499 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [12] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$2494:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$a$2495 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [22:21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [7] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$2491:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [6:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$2488:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$a$2489 [1] }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][73]$b$2490 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [22] 7'0000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$2485:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$a$2486 [1] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [30:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [5] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$2482:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$a$2483 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][71]$b$2484 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [28:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [7] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$2479:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [6] 3'010 }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$b$2481 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [15] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$2476:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [22] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [8] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$a$2477 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [21:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][69]$b$2478 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [10:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [10] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [1] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$2473:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$a$2474 [4:3] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$2470:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$a$2471 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][67]$b$2472 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$2467:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$a$2468 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [30:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$2464:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [4:3] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [21] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$b$2466 [3:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [24:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [18:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$2461:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$a$2462 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [9:7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][64]$b$2463 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$2458:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [8:6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$b$2460 [7:6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [9:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [20:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [5:0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [9] 17'00000100101000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$2455:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$a$2456 [7:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [9:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][62]$b$2457 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [27:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [9:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$2452:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169
      New ports: A={ 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$a$2453 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [12:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][61]$b$2454 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [19:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [16] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [8] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$2449:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$a$2450 [4:3] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][60]$b$2451 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [28:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [11] 6'010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$2446:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [8:6] 3'010 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$b$2448 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [13:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [0] } = { 12'000000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [8] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$2443:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$b$2445 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [30:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [11] 6'100001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$2440:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [9:6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$a$2441 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$2437:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$b$2439 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$2434:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [10:9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$a$2435 [7:6] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [14] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][55]$b$2436 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [5:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] 6'000101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$2431:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [25:21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$a$2432 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][54]$b$2433 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [26:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [19:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$2428:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [8:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$a$2429 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][53]$b$2430 [4:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [9] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$2425:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [9:8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$a$2426 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][52]$b$2427 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [6] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$2422:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [10:8] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [9:8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [7:0] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [22] 17'10001001000010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$2419:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$a$2420 [3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [9:8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][50]$b$2421 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [21:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [16] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$2416:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$a$2417 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][49]$b$2418 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$2413:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [21] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$a$2414 [4:3] 1'0 }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$2410:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [24:23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [19] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$a$2411 [1] }, B={ 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][47]$b$2412 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [9] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$2407:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$a$2408 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [8:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [5] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$2404:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$a$2405 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][45]$b$2406 [4:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [23:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [6:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [19:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [7] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [3] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$2401:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$a$2402 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][44]$b$2403 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [5] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$2398:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [9:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [21:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [9] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$2395:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$a$2396 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][42]$b$2397 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [1] 7'0011001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$2392:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$a$2393 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][41]$b$2394 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [20] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$2389:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$a$2390 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][40]$b$2391 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$2386:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7:6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$a$2387 [1] }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [4] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [21:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] 7'0010101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$2383:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$a$2384 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][38]$b$2385 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [20:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [3] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$2380:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$a$2381 [4:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [13] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [13:12] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [3] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$2377:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$b$2379 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [5] 3'101 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$2374:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$a$2375 [3:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [4:3] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14:13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$2371:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$a$2372 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [9:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][34]$b$2373 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [15] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$2368:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$a$2369 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][33]$b$2370 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [1] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$2365:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$a$2366 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [12] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][32]$b$2367 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [26:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [1] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$2362:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [14] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$a$2363 [3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [9:8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][31]$b$2364 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [26:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [21:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [16] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$2359:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$a$2360 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][30]$b$2361 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [20] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$2356:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$a$2357 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [14] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [4] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$2353:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$a$2354 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][28]$b$2355 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [8:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [8] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$2350:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$b$2352 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$2347:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [8:6] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$a$2348 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][26]$b$2349 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$2344:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [4] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$a$2345 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][25]$b$2346 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [28:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [11:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [7] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$2341:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$a$2342 [1] }, B={ 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$2338:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [25:24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$a$2339 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][23]$b$2340 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$2335:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [23] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$a$2336 [8:4] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [9:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [5] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$2332:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [11] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$2329:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$a$2330 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][20]$b$2331 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$2326:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$a$2327 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$2323:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105
      New ports: A={ 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [22:21] 4'1110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$a$2324 [7:6] 3'000 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [24:23] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][18]$b$2325 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$2320:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$a$2321 [7:6] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22:21] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7:6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [10:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [20:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [5:0] } = 23'00000100000010010000001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$2317:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [20] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [11:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$a$2318 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [14:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [28:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$2314:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$a$2315 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][15]$b$2316 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [20:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [8] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$2311:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099
      New ports: A={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [6] 2'01 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$b$2313 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [11] 6'010001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$2308:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [11:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$a$2309 [8:6] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [14] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][13]$b$2310 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$2305:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$a$2306 [4:3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][12]$b$2307 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [19:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [15:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [11] 5'10001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$2302:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [18] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [11:9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$a$2303 [7:6] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [14] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][11]$b$2304 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$2299:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$a$2300 [1] }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$2296:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [9] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [12:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2297 [3] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [10:6] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [11] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$2293:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [12:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2295 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$2290:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2291 [4:3] 1'0 }, B={ 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2292 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$2287:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [20:19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2288 [9:8] 2'10 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2289 [4:3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$2284:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [20:19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9:8] }, B={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9:8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [10:8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [18:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [7:0] } = 23'00000100001001000010001
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$2281:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [23] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2283 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [22:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [5:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [6] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$2278:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2279 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [8] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [19] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [10:4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2280 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$2275:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2277 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$2272:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [8:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2274 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$2269:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [23] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2270 [1:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [19] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2271 [4] 3'001 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [30:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [2] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [12] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1:0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1264:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [23] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [31] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [23] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$301 [31], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [31]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:78$233_EN[31:0]$255 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1273:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [23] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [31] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [23] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$298 [23], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [23]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:77$232_EN[31:0]$252 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1282:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [15] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [31] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [15] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$295 [15], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [15]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:76$231_EN[31:0]$249 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1291:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [7] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [31] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [7] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$292 [7], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [7]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/syn/librelane/src/data_memory.v:75$230_EN[31:0]$246 [31] = 1'0
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$2212:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [3:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [11] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$2209:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [12] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$a$2210 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][44]$b$2211 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [16:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [9] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$2206:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [12] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$a$2207 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][43]$b$2208 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [13] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$2203:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$a$2204 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][42]$b$2205 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [12] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$2200:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [25:24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [22:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$a$2201 [9:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [13:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][41]$b$2202 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [25:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [15:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [15] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$2197:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [21] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$a$2198 [9:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [15:10] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][40]$b$2199 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [21:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [21] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$2194:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$a$2195 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][39]$b$2196 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$2191:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [21:20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$a$2192 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [26:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [13:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [9:7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][38]$b$2193 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [13] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$2188:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [25:24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$a$2189 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][37]$b$2190 [4:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$2185:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$a$2186 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][36]$b$2187 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [30:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [22] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$2182:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$a$2183 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][35]$b$2184 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [28:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [20] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$2179:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$a$2180 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [10:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][34]$b$2181 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$2176:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$a$2177 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][33]$b$2178 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [24:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$2173:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [26:21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$a$2174 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [24:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][32]$b$2175 [4:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$2170:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [27:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$a$2171 [9:3] }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [23:21] 7'0010101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [9:6] 3'000 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [27:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [13:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$2167:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [12:11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$a$2168 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][30]$b$2169 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [28:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$2164:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [12:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [3] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [14] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$b$2166 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$2161:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$a$2162 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][28]$b$2163 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$2158:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [26:20] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$a$2159 [4:3] 1'0 }, B={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [11:6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][27]$b$2160 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$2155:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$a$2156 [4:3] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][26]$b$2157 [10:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [26] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$2152:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$a$2153 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [22:19] 4'0101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10:8] 4'0100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [16] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$2149:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$a$2150 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][24]$b$2151 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [19] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$2146:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [17:15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$a$2147 [8:3] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][23]$b$2148 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [12:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [11] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$2143:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$a$2144 [1] 1'1 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [23:20] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][22]$b$2145 [6:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [10:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [11] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [10] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$2140:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [12] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$a$2141 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][21]$b$2142 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [16:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [9] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$2137:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [15:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$a$2138 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][20]$b$2139 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [13] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$2134:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [12] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$a$2135 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][19]$b$2136 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$2131:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [25:24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [21:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [8:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$a$2132 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [13:12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][18]$b$2133 [4:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [25:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [15:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [15] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$2128:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [21] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$a$2129 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [14:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][17]$b$2130 [4:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [19:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [19] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$2125:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [26:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$a$2126 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][16]$b$2127 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$2122:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$a$2123 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [26:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][15]$b$2124 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [25] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$2119:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$a$2120 [8:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [25:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [7:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][14]$b$2121 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$2116:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$a$2117 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][13]$b$2118 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [9:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [22] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$2113:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$a$2114 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [7:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][12]$b$2115 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [19] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [7] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$2110:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$a$2111 [9:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [10:7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][11]$b$2112 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$2107:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$a$2108 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][10]$b$2109 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [30:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12:11] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [4] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$2104:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [24:21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$a$2105 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][9]$b$2106 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [4:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$2101:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$a$2102 [14:3] }, B={ 5'00010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [23:21] 8'00010010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][8]$b$2103 [10:6] 3'000 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [15:3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$2098:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [12:11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$a$2099 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [10] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][7]$b$2100 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [28:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$2095:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [21:20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [12:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$a$2096 [4:3] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][6]$b$2097 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$2092:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$a$2093 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [11:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][5]$b$2094 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [30:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$2089:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [27:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2090 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [12:6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2091 [3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$2086:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [9:8] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2087 [4:3] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2088 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$2083:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2084 [1] }, B={ 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [23:19] 5'00101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [10:8] 5'00100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$2080:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [12:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2081 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [15:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2082 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [19] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$2077:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [15] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2078 [1:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [12:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2079 [9:1] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [17:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [18] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26] 1'0 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$2047:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [16:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [10:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [27:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [29:28] = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [27] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$2044:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$a$2045 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][21]$b$2046 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [13] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$2041:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$a$2042 [21:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [25:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [15:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][20]$b$2043 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [25:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [25] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$2038:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$a$2039 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][19]$b$2040 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [13] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$2035:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [22:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$a$2036 [9:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][18]$b$2037 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [10] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$2032:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$a$2033 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][17]$b$2034 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [26] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$2029:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$a$2030 [10:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [24:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [12:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][16]$b$2031 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [12:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$2026:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$a$2027 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [27:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][15]$b$2028 [13:3] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [17:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [26] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$2023:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$a$2024 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][14]$b$2025 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [25:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [30:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$2020:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [27:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$a$2021 [10:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [26:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][13]$b$2022 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [12:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [11] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$2017:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [26:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$a$2018 [17:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [16:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [10:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][12]$b$2019 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$2014:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$a$2015 [10:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][11]$b$2016 [12:1] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [17:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [18] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [27] 1'0 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$2011:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$a$2012 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [16:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][10]$b$2013 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [13] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$2008:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [25:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$a$2009 [15:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [25:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [8:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][9]$b$2010 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [25:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [25] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$2005:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [10:6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$a$2006 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [19:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][8]$b$2007 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [27:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [27] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$2002:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$a$2003 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][7]$b$2004 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [25] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [10] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$1999:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [8:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$a$2000 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][6]$b$2001 [9:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [25] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$1996:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [24:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [12:11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$a$1997 [4:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][5]$b$1998 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$1993:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$a$1994 [15:3] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [17] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][4]$b$1995 [4:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$1990:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [25:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$a$1991 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [29] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [23:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][3]$b$1992 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [25:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [28:26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [11] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$1987:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1988 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$b$1989 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [12:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [11] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$1984:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [1] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1985 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1986 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [10:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$1981:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1982 [17:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [26:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1983 [17:1] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [17:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [18] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26] 1'0 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$1966:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967, B=31'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [27:0] }, B=29'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [27:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [29:28] = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [27] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$1963:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$a$1964 [25:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [17:12] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [9:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][10]$b$1965 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [25:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [25] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$1960:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [25:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$a$1961 [10:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][9]$b$1962 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [30:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$1957:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$a$1958 [12:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][8]$b$1959 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$1954:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [25:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [12:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$a$1955 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [27:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [17:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][7]$b$1956 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [27:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$1951:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [26:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$a$1952 [17:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][6]$b$1953 [12:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [27:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [26] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$1948:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$a$1949 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [27:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][5]$b$1950 [17:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [27:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [29:28] = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [27] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$1945:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$a$1946 [27:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][4]$b$1947 [25:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [27:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [29:28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [27] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$1942:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [25:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$a$1943 [10:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][3]$b$1944 [10:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [10:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [25] 3'001 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$1939:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$a$1940 [17:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][2]$b$1941 [17:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [26] 2'01 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$1936:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1937 [12:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [25:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [12:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$b$1938 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [12:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [11] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$1933:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1934 [17:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [17:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [10:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1935 [1] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [17:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [30:27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [18] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] 1'0 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$1924:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [25:1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [27:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [27:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [29:28] = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [27] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$1921:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$a$1904
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [27:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$a$1922 [17:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [27:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][4]$b$1923 [10:1] }, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$a$1904 [30:1]
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$a$1904 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$1918:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$a$1919 [27:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [27:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][3]$b$1920 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [27:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$b$1902 [26] 1'1 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$1915:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$a$1916 [27:1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][2]$b$1917 [27:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901 [27:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901 [29:28] = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][1]$a$1901 [27] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$1912:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$b$1899
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$a$1913 [17:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [27:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [17:12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][1]$b$1914 [10:1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$b$1899 [30:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$b$1899 [17:1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$b$1899 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$b$1899 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$1909:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [26:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1910 [17:0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [27:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1911 [12:1] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [27:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [28] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1898 [26] }
  Optimizing cells in module \mt_cpu.
Performed a total of 747 changes.

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~1194 debug messages>
Removed a total of 398 cells.

118. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\execute_stage.\bu.$procmux$1343 in front of them:
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:16$152
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:14$150
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/syn/librelane/src/branch_unit.v:12$148

    Found cells that share an operand and can be merged by moving the $pmux $flatten\execute_stage.\main_alu.$procmux$1330 in front of them:
        $auto$alumacc.cc:485:replace_alu$1687
        $auto$alumacc.cc:485:replace_alu$1684

119. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\memory_stage.dm.ram$rdreg[0] ($dff) from module mt_cpu (D = \fetch_stage.thread_pc.pc_target_e [7:2], Q = $\memory_stage.dm.ram$rdreg[0]$q, rval = 6'000000).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 1 unused cells and 1930 unused wires.
<suppressed ~2 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~32 debug messages>

122. Rerunning OPT passes. (Maybe there is more to doâ€¦)

123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~325 debug messages>

124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    New ctrl vector for $pmux cell $flatten\execute_stage.\bu.$procmux$1343: $auto$opt_reduce.cc:134:opt_pmux$6884
    New ctrl vector for $pmux cell $flatten\execute_stage.\main_alu.$procmux$1330: { $auto$opt_reduce.cc:134:opt_pmux$6886 \de.alu_control_e [3] \de.alu_control_e [9] \de.alu_control_e [2] \de.alu_control_e [7] \de.alu_control_e [4] \de.alu_control_e [10] \de.alu_control_e [1] \de.alu_control_e [6] \de.alu_control_e [8] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$2212:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$b$2214 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [1:0] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [26] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][45]$a$2213 [1] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [23:21] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][68]$b$2475 [14] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$2443:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [16] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [29] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [16] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [16] }
      New ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [29], B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [7]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][29]$a$2165 [16] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][58]$a$2444 [16] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$2458:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23:21] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [6] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [23:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [8:6] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [8] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][31]$b$2172 [7:6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [6] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][102]$2959:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [8] }
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][103]$2962:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [8] }
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25:24]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$2683:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9:8] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [8] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][112]$2989:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [5] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][56]$a$2438 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][115]$2998:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [5] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][57]$b$2442 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$3007:
      Old ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [14] }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [14] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [14] }
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [7] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][59]$a$2447 [14] = \fetch_stage.i_mem.instr_addr [2]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][127]$3034:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [6] }
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [23] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][63]$a$2459 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$2689:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9:8] }
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][130]$3043:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [7] }
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [7] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][65]$a$2465 [19] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][140]$3073:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [6] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [28] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][70]$a$2480 [6] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][141]$3076:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [1] }
      New ports: A={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [1] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][66]$b$2469 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][145]$3088:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [7] }
      New ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23], B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][72]$b$2487 [7] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][148]$3097:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [14] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [14] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$a$2492 [30] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][149]$3100:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [2] }
      New ports: A={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [2] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][74]$b$2493 [21] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][151]$3106:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 3'110 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [3] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'110 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][75]$b$2496 [16] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][152]$3109:
      Old ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [1] }
      New ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [1] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][76]$a$2498 [3] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][160]$3133:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [1] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$a$2510 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][161]$3136:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [5] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'10 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [23] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][80]$b$2511 [5] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][162]$3139:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [18] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 4'0010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [18] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][81]$a$2513 [4] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$2701:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 4'0110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [5] }
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 4'0110 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2294 [30] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][170]$3163:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [22:21] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [16:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [21] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][85]$a$2525 [22] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][171]$3166:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 3'010 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [1] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 3'010 }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [1] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][24]$b$2343 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][174]$3175:
      Old ports: A={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'10 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [1] }
      New ports: A={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'10 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [1] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$a$2399 [6] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][179]$3190:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [16] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [16] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][89]$b$2538 [24] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][181]$3196:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [12] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [12] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][90]$b$2541 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$2710:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [14] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [7] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2298 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][21]$2716:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [15] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [15] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][10]$b$2301 [14] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][28]$2737:
      Old ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [14] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][118]$a$3008 [14] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [14] }
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [8] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][14]$a$2312 [14] = \fetch_stage.i_mem.instr_addr [2]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$2659:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [2] }
      New ports: A={ 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [2] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2273 [21] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][33]$2752:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [16] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [16] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][16]$b$2319 [27] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][36]$2761:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7:6] }
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][39]$2770:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [5] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][19]$b$2328 [30] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][42]$2779:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'01 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [7] }
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [7] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$a$2333 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][43]$2782:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [5] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][21]$b$2334 [30] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][45]$2788:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ 4'1101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [7] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ 4'1101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [7] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][22]$b$2337 [21] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$2665:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [1] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2276 [14] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][54]$2815:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [5] }
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [5] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][27]$a$2351 [30] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][59]$2830:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 3'110 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [20] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'110 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [20] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][29]$b$2358 [16] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][71]$2866:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [3] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 3'001 }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][35]$b$2376 [20] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][72]$2869:
      Old ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [3] }
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][36]$a$2378 [29] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][75]$2878:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [20] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][37]$b$2382 [20] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][79]$2890:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [22] }
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B=4'1010, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [22] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][39]$b$2388 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][87]$2914:
      Old ports: A={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [15:14] }
      New ports: A={ 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 3'100 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [15:14] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][43]$b$2400 [4] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$2677:
      Old ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [3] }
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [17] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2282 [3] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][93]$2932:
      Old ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [3] }
      New ports: A=6'101100, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][46]$b$2409 [6] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2655 [23] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][97]$2944:
      Old ports: A={ 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [1] }
      New ports: A=5'00011, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][48]$b$2415 [3] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$2047:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [24:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [8:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [23:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [1:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [26:0] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [30] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [24:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [12] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [8:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$a$2048 [1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [23:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [9:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][22]$b$2049 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [26:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [1] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$2422:
      Old ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [8] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10:8] }
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$a$2423 [21] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$b$2424 [24] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10:9] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$2284:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23:22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9:8] }, B={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20:19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9:8] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [10:8] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23:22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [19] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2285 [9] }, B={ 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2286 [9] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [23:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [10:9] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2085 [8] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2654 [11]
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$1924:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [24:1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$b$1926 [26:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [26:0] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][5]$a$1925 [24:1] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [26:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][11]$a$1967 [1] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [26:1] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [0] = 1'1
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$1903:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$a$1904 [30:1] 1'1 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [26:0] }, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][1]$a$1895
      New ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$a$1904 [30:1], B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [30:29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][2]$b$1905 [26:1] }, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][1]$a$1895 [30:1]
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][1]$a$1895 [0] = 1'1
  Optimizing cells in module \mt_cpu.
Performed a total of 56 changes.

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

126. Executing OPT_SHARE pass.

127. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5349 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[9] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5349 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[9] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5349 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[9] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5349 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[9] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5347 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[8] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5347 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[8] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5347 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[8] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5347 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[8] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5345 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[7] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5345 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[7] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5345 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[7] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5345 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[7] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5343 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[6] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5343 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[6] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5343 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[6] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5343 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[6] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5457 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[63] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5457 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[63] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5457 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[63] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5457 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[63] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5455 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[62] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5455 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[62] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5455 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[62] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5455 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[62] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5453 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[61] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5453 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[61] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5453 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[61] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5453 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[61] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5451 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[60] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5451 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[60] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5451 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[60] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5451 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[60] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5341 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[5] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5341 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[5] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5341 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[5] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5341 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[5] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5449 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[59] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5449 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[59] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5449 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[59] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5449 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[59] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5447 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[58] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5447 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[58] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5447 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[58] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5447 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[58] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5445 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[57] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5445 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[57] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5445 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[57] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5445 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[57] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5443 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[56] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5443 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[56] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5443 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[56] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5443 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[56] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5441 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[55] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5441 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[55] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5441 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[55] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5441 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[55] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5439 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[54] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5439 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[54] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5439 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[54] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5439 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[54] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5437 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[53] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5437 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[53] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5437 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[53] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5437 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[53] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5435 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[52] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5435 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[52] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5435 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[52] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5435 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[52] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5433 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[51] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5433 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[51] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5433 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[51] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5433 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[51] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5431 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[50] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5431 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[50] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5431 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[50] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5431 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[50] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5339 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[4] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5339 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[4] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5339 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[4] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5339 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[4] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5429 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[49] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5429 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[49] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5429 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[49] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5429 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[49] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5427 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[48] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5427 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[48] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5427 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[48] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5427 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[48] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5425 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[47] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5425 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[47] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5425 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[47] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5425 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[47] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5423 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[46] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5423 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[46] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5423 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[46] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5423 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[46] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5421 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[45] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5421 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[45] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5421 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[45] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5421 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[45] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5419 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[44] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5419 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[44] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5419 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[44] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5419 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[44] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5417 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[43] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5417 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[43] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5417 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[43] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5417 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[43] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5415 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[42] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5415 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[42] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5415 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[42] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5415 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[42] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5413 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[41] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5413 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[41] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5413 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[41] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5413 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[41] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5411 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[40] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5411 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[40] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5411 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[40] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5411 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[40] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5337 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[3] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5337 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[3] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5337 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[3] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5337 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[3] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5409 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[39] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5409 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[39] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5409 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[39] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5409 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[39] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5407 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[38] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5407 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[38] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5407 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[38] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5407 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[38] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5405 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[37] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5405 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[37] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5405 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[37] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5405 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[37] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5403 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[36] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5403 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[36] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5403 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[36] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5403 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[36] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5401 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[35] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5401 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[35] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5401 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[35] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5401 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[35] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5399 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[34] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5399 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[34] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5399 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[34] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5399 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[34] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5397 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[33] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5397 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[33] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5397 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[33] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5397 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[33] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5395 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[32] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5395 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[32] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5395 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[32] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5395 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[32] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5393 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[31] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5393 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[31] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5393 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[31] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5393 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[31] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5391 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[30] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5391 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[30] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5391 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[30] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5391 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[30] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5335 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[2] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5335 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[2] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5335 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[2] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5335 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[2] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5389 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[29] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5389 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[29] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5389 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[29] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5389 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[29] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5387 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[28] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5387 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[28] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5387 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[28] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5387 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[28] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5385 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[27] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5385 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[27] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5385 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[27] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5385 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[27] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5383 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[26] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5383 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[26] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5383 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[26] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5383 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[26] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5381 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[25] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5381 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[25] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5381 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[25] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5381 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[25] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5379 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[24] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5379 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[24] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5379 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[24] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5379 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[24] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5377 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[23] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5377 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[23] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5377 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[23] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5377 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[23] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5375 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[22] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5375 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[22] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5375 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[22] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5375 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[22] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5373 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[21] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5373 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[21] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5373 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[21] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5373 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[21] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5371 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[20] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5371 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[20] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5371 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[20] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5371 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[20] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5333 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[1] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5333 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[1] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5333 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[1] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5333 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[1] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5369 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[19] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5369 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[19] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5369 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[19] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5369 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[19] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5367 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[18] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5367 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[18] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5367 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[18] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5367 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[18] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5365 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[17] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5365 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[17] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5365 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[17] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5365 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[17] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5363 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[16] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5363 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[16] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5363 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[16] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5363 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[16] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5361 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[15] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5361 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[15] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5361 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[15] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5361 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[15] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5359 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[14] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5359 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[14] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5359 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[14] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5359 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[14] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5357 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[13] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5357 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[13] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5357 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[13] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5357 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[13] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5355 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[12] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5355 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[12] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5355 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[12] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5355 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[12] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5353 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[11] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5353 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[11] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5353 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[11] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5353 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[11] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5351 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[10] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5351 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[10] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5351 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[10] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5351 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[10] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5331 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1850, Q = \memory_stage.dm.ram[0] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5331 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1842, Q = \memory_stage.dm.ram[0] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5331 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1838, Q = \memory_stage.dm.ram[0] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5331 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1846, Q = \memory_stage.dm.ram[0] [23:16]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[7]$4971 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[7][4][0]$y$5330, Q = \fetch_stage.thread_pc.t_pc[7]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[6]$4969 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[6][4][0]$y$5304, Q = \fetch_stage.thread_pc.t_pc[6]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[5]$4967 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[5][4][0]$y$5272, Q = \fetch_stage.thread_pc.t_pc[5]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[4]$4965 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[4][4][0]$y$5246, Q = \fetch_stage.thread_pc.t_pc[4]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[3]$4963 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[3][4][0]$y$5206, Q = \fetch_stage.thread_pc.t_pc[3]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[2]$4961 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[2][4][0]$y$5180, Q = \fetch_stage.thread_pc.t_pc[2]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[1]$4959 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[1][4][0]$y$5142, Q = \fetch_stage.thread_pc.t_pc[1]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[0]$4957 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[0][4][0]$y$5110, Q = \fetch_stage.thread_pc.t_pc[0]).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 256 unused cells and 281 unused wires.
<suppressed ~257 debug messages>

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~19 debug messages>

130. Rerunning OPT passes. (Maybe there is more to doâ€¦)

131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][51]$2422:
      Old ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [21:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10:9] }
      New ports: A={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [25:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [10] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][25]$b$2154 [9] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][17]$b$2322 [7] }
  Optimizing cells in module \mt_cpu.
Performed a total of 1 changes.

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

134. Executing OPT_SHARE pass.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

138. Rerunning OPT passes. (Maybe there is more to doâ€¦)

139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

142. Executing OPT_SHARE pass.

143. Executing OPT_DFF pass (perform DFF optimizations).

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

145. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

146. Executing TECHMAP pass (map to technology primitives).

146.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

146.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$861f5302217787cd55fd1a501bc728125f176580\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$0ae36a7056fbae1b1191049d3533163e46c0843a\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$2c079635cc3605069ab40b91fe19f62c64fe8509\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~5195 debug messages>

147. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~2075 debug messages>

148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~9060 debug messages>
Removed a total of 3020 cells.

149. Executing OPT_DFF pass (perform DFF optimizations).

150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 236 unused cells and 2013 unused wires.
<suppressed ~237 debug messages>

151. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~21 debug messages>

152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

153. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$21502 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [31], Q = \mw.read_data_w [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21501 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [30], Q = \mw.read_data_w [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21500 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [29], Q = \mw.read_data_w [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21499 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [28], Q = \mw.read_data_w [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21498 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [27], Q = \mw.read_data_w [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21497 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [26], Q = \mw.read_data_w [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21496 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [25], Q = \mw.read_data_w [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21495 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [24], Q = \mw.read_data_w [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21494 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [23], Q = \mw.read_data_w [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21493 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [22], Q = \mw.read_data_w [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21492 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [21], Q = \mw.read_data_w [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21491 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [20], Q = \mw.read_data_w [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21490 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [19], Q = \mw.read_data_w [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21489 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [18], Q = \mw.read_data_w [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21488 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [17], Q = \mw.read_data_w [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21487 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [16], Q = \mw.read_data_w [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21486 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [15], Q = \mw.read_data_w [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21485 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [14], Q = \mw.read_data_w [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21484 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [13], Q = \mw.read_data_w [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21483 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [12], Q = \mw.read_data_w [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21482 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [11], Q = \mw.read_data_w [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21481 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [10], Q = \mw.read_data_w [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21480 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [9], Q = \mw.read_data_w [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21479 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [8], Q = \mw.read_data_w [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21478 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [7], Q = \mw.read_data_w [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21477 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [6], Q = \mw.read_data_w [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21476 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [5], Q = \mw.read_data_w [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21475 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [4], Q = \mw.read_data_w [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21474 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [3], Q = \mw.read_data_w [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21473 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [2], Q = \mw.read_data_w [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21472 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [1], Q = \mw.read_data_w [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21471 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1323.Y_B [0], Q = \mw.read_data_w [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16126 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1374.B_AND_S [53], Q = \de.mem_write_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16125 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1374.Y_B [6], Q = \de.jump_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16093 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1374.B_AND_S [23], Q = \de.branch_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16088 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1374.Y_B [4], Q = \de.alu_src_a_e, rval = 1'0).

154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 36 unused cells and 64 unused wires.
<suppressed ~57 debug messages>

155. Rerunning OPT passes (Removed registers in this run.)

156. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

158. Executing OPT_DFF pass (perform DFF optimizations).

159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

160. Executing ABC pass (technology mapping using ABC).

160.1. Extracting gate netlist of module `\mt_cpu' to `<abc-temp-dir>/input.blif'..
Extracted 10161 gates and 12930 wires to a netlist network with 2767 inputs and 916 outputs.

160.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

160.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     5891
ABC RESULTS:               AND cells:       93
ABC RESULTS:               NOT cells:      383
ABC RESULTS:              NAND cells:      195
ABC RESULTS:              XNOR cells:      100
ABC RESULTS:               XOR cells:      207
ABC RESULTS:             ORNOT cells:      183
ABC RESULTS:                OR cells:      783
ABC RESULTS:               NOR cells:      209
ABC RESULTS:            ANDNOT cells:     2008
ABC RESULTS:        internal signals:     9247
ABC RESULTS:           input signals:     2767
ABC RESULTS:          output signals:      916
Removing temp directory.

161. Executing OPT pass (performing simple optimizations).

161.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~2415 debug messages>

161.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

161.3. Executing OPT_DFF pass (perform DFF optimizations).

161.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 5 unused cells and 5022 unused wires.
<suppressed ~17 debug messages>

161.5. Finished fast OPT passes.

162. Executing HIERARCHY pass (managing design hierarchy).

162.1. Analyzing design hierarchy..
Top module:  \mt_cpu

162.2. Analyzing design hierarchy..
Top module:  \mt_cpu
Removed 0 unused modules.

163. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Found and reported 0 problems.

164. Printing statistics.

=== mt_cpu ===

   Number of wires:              10025
   Number of wire bits:          16195
   Number of public wires:         368
   Number of public wire bits:    6396
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12821
     $_ANDNOT_                    2006
     $_AND_                         92
     $_DFFE_PP_                   2304
     $_DFF_P_                       11
     $_MUX_                       5891
     $_NAND_                       190
     $_NOR_                        208
     $_NOT_                        378
     $_ORNOT_                      172
     $_OR_                         753
     $_SDFFE_PP0P_                   1
     $_SDFF_PN0_                   375
     $_SDFF_PP0_                   111
     $_XNOR_                       100
     $_XOR_                        207
     $scopeinfo                     20
     sram_128x32                     2

165. Generating Graphviz representation of design.
Writing dot description to `/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mt_cpu to page 1.

166. Executing OPT pass (performing simple optimizations).

166.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

166.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

166.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

166.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

166.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

166.6. Executing OPT_DFF pass (perform DFF optimizations).

166.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

166.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

166.9. Finished OPT passes. (There is nothing left to do.)

167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 20 unused cells and 233 unused wires.
<suppressed ~253 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/tmp/345dee584cd94be4832b708f64ec7844.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         9792,
         "num_wire_bits":     13036,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12801,
         "num_cells_by_type": {
            "$_ANDNOT_": 2006,
            "$_AND_": 92,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 5891,
            "$_NAND_": 190,
            "$_NOR_": 208,
            "$_NOT_": 378,
            "$_ORNOT_": 172,
            "$_OR_": 753,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 375,
            "$_SDFF_PP0_": 111,
            "$_XNOR_": 100,
            "$_XOR_": 207,
            "sram_128x32": 2
         }
      }
   },
      "design": {
         "num_wires":         9792,
         "num_wire_bits":     13036,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12801,
         "num_cells_by_type": {
            "$_ANDNOT_": 2006,
            "$_AND_": 92,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 5891,
            "$_NAND_": 190,
            "$_NOR_": 208,
            "$_NOT_": 378,
            "$_ORNOT_": 172,
            "$_OR_": 753,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 375,
            "$_SDFF_PP0_": 111,
            "$_XNOR_": 100,
            "$_XOR_": 207,
            "sram_128x32": 2
         }
      }
}

168. Printing statistics.

=== mt_cpu ===

   Number of wires:               9792
   Number of wire bits:          13036
   Number of public wires:         135
   Number of public wire bits:    3237
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12801
     $_ANDNOT_                    2006
     $_AND_                         92
     $_DFFE_PP_                   2304
     $_DFF_P_                       11
     $_MUX_                       5891
     $_NAND_                       190
     $_NOR_                        208
     $_NOT_                        378
     $_ORNOT_                      172
     $_OR_                         753
     $_SDFFE_PP0P_                   1
     $_SDFF_PN0_                   375
     $_SDFF_PP0_                   111
     $_XNOR_                       100
     $_XOR_                        207
     sram_128x32                     2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type \sram_128x32 is unknown!

[INFO] Applying tri-state buffer mapping from '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

169. Executing TECHMAP pass (map to technology primitives).

169.1. Executing Verilog-2005 frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

169.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

170. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

171. Executing TECHMAP pass (map to technology primitives).

171.1. Executing Verilog-2005 frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

171.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

172. Executing SIMPLEMAP pass (map simple cells to gate primitives).

173. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

173.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mt_cpu':
  mapped 2802 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/tmp/345dee584cd94be4832b708f64ec7844.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         12584,
         "num_wire_bits":     15828,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15593,
         "area":              59599.660800,
         "num_cells_by_type": {
            "$_ANDNOT_": 2006,
            "$_AND_": 92,
            "$_MUX_": 8683,
            "$_NAND_": 190,
            "$_NOR_": 208,
            "$_NOT_": 378,
            "$_ORNOT_": 172,
            "$_OR_": 753,
            "$_XNOR_": 100,
            "$_XOR_": 207,
            "sky130_fd_sc_hd__dfxtp_2": 2802,
            "sram_128x32": 2
         }
      }
   },
      "design": {
         "num_wires":         12584,
         "num_wire_bits":     15828,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15593,
         "area":              59599.660800,
         "num_cells_by_type": {
            "$_ANDNOT_": 2006,
            "$_AND_": 92,
            "$_MUX_": 8683,
            "$_NAND_": 190,
            "$_NOR_": 208,
            "$_NOT_": 378,
            "$_ORNOT_": 172,
            "$_OR_": 753,
            "$_XNOR_": 100,
            "$_XOR_": 207,
            "sky130_fd_sc_hd__dfxtp_2": 2802,
            "sram_128x32": 2
         }
      }
}

174. Printing statistics.

=== mt_cpu ===

   Number of wires:              12584
   Number of wire bits:          15828
   Number of public wires:         135
   Number of public wire bits:    3237
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15593
     $_ANDNOT_                    2006
     $_AND_                         92
     $_MUX_                       8683
     $_NAND_                       190
     $_NOR_                        208
     $_NOT_                        378
     $_ORNOT_                      172
     $_OR_                         753
     $_XNOR_                       100
     $_XOR_                        207
     sky130_fd_sc_hd__dfxtp_2     2802
     sram_128x32                     2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \sram_128x32 is unknown!

   Chip area for module '\mt_cpu': 59599.660800
     of which used for sequential elements: 59599.660800 (100.00%)

[INFO] Using generated ABC script '/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/AREA_0.abc'â€¦

175. Executing ABC pass (technology mapping using ABC).

175.1. Extracting gate netlist of module `\mt_cpu' to `/tmp/yosys-abc-ViaOlt/input.blif'..
Extracted 12789 gates and 15723 wires to a netlist network with 2932 inputs and 2891 outputs.

175.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-ViaOlt/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ViaOlt/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ViaOlt/input.blif 
ABC: + read_lib -w /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/tmp/345dee584cd94be4832b708f64ec7844.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/tmp/345dee584cd94be4832b708f64ec7844.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   9202 (  1.2 %)   Cap = 14.3 ff (  8.0 %)   Area =    89983.80 ( 68.9 %)   Delay = 11233.67 ps  (  0.9 %)               
ABC: Path  0 --      79 : 0   67 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 221.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    5859 : 1   35 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 409.3 -213.2 ps  S = 582.9 ps  Cin =  4.5 ff  Cout = 128.2 ff  Cmax = 331.4 ff  G = 2743  
ABC: Path  2 --    7617 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 508.0  -97.1 ps  S = 118.5 ps  Cin =  4.4 ff  Cout =   7.2 ff  Cmax = 141.9 ff  G =  150  
ABC: Path  3 --    7619 : 4   66 sky130_fd_sc_hd__o31ai_2 A =  12.51  Df =3056.3-1947.2 ps  S =3361.2 ps  Cin =  4.4 ff  Cout = 193.9 ff  Cmax =  80.6 ff  G = 4212  
ABC: Path  4 --    7691 : 2   21 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =3763.1-2123.1 ps  S = 785.8 ps  Cin =  4.4 ff  Cout =  56.5 ff  Cmax = 295.7 ff  G = 1199  
ABC: Path  5 --    7692 : 3    4 sky130_fd_sc_hd__or3_2   A =   7.51  Df =4536.2  -54.3 ps  S = 162.6 ps  Cin =  1.5 ff  Cout =  10.2 ff  Cmax = 310.4 ff  G =  639  
ABC: Path  6 --    7927 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =5185.5 -485.0 ps  S = 119.6 ps  Cin =  1.5 ff  Cout =   7.7 ff  Cmax = 310.4 ff  G =  490  
ABC: Path  7 --    8040 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =5901.3-1056.1 ps  S = 125.5 ps  Cin =  1.5 ff  Cout =   9.3 ff  Cmax = 310.4 ff  G =  592  
ABC: Path  8 --    8183 : 4    7 sky130_fd_sc_hd__or4_2   A =   8.76  Df =6668.5-1652.6 ps  S = 157.9 ps  Cin =  1.5 ff  Cout =  19.8 ff  Cmax = 310.4 ff  G = 1258  
ABC: Path  9 --    8371 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =7396.6-2228.2 ps  S = 125.5 ps  Cin =  1.5 ff  Cout =   9.2 ff  Cmax = 310.4 ff  G =  590  
ABC: Path 10 --    8531 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =8105.4-2808.2 ps  S = 119.9 ps  Cin =  1.5 ff  Cout =   7.7 ff  Cmax = 310.4 ff  G =  496  
ABC: Path 11 --    8586 : 2    5 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8460.6-3027.0 ps  S =  82.1 ps  Cin =  1.5 ff  Cout =  12.7 ff  Cmax = 299.4 ff  G =  840  
ABC: Path 12 --    8684 : 3    5 sky130_fd_sc_hd__or3_2   A =   7.51  Df =9007.9-3406.7 ps  S = 122.1 ps  Cin =  1.5 ff  Cout =  17.9 ff  Cmax = 310.4 ff  G = 1130  
ABC: Path 13 --    8755 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =9525.0-3783.4 ps  S =  93.7 ps  Cin =  1.5 ff  Cout =   7.7 ff  Cmax = 310.4 ff  G =  490  
ABC: Path 14 --    8837 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =9854.3-3991.1 ps  S =  71.0 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 299.4 ff  G =  571  
ABC: Path 15 --    8838 : 3    2 sky130_fd_sc_hd__and3_2  A =   7.51  Df =10158.4 -278.5 ps  S = 220.6 ps  Cin =  1.5 ff  Cout =  38.1 ff  Cmax = 309.5 ff  G = 2549  
ABC: Path 16 --    8846 : 3    8 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =10420.4 -439.0 ps  S = 460.1 ps  Cin =  4.6 ff  Cout =  20.3 ff  Cmax = 128.2 ff  G =  425  
ABC: Path 17 --    9624 : 4    1 sky130_fd_sc_hd__o22a_2  A =  10.01  Df =10601.3 -293.3 ps  S =  35.9 ps  Cin =  2.4 ff  Cout =   1.4 ff  Cmax = 304.9 ff  G =   56  
ABC: Path 18 --    9625 : 3    1 sky130_fd_sc_hd__a21bo_2 A =  10.01  Df =10800.6 -321.2 ps  S =  39.6 ps  Cin =  2.0 ff  Cout =   2.0 ff  Cmax = 288.4 ff  G =   92  
ABC: Path 19 --    9626 : 3    1 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =11233.7 -449.2 ps  S = 300.6 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 173.0 ff  G = 1465  
ABC: Start-point = pi78 (\fd.tid_f [1]).  End-point = po1113 ($auto$rtlil.cc:2739:MuxGate$40151).
ABC: netlist                       : i/o = 2932/ 2891  lat =    0  nd =  9202  edge =  30033  area =89990.47  delay =19.00  lev = 19
ABC: + write_blif /tmp/yosys-abc-ViaOlt/output.blif 

175.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       85
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      119
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      181
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      230
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      216
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      582
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      271
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      418
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      302
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      674
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      763
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      379
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      180
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      234
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      341
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     2610
ABC RESULTS:        internal signals:     9900
ABC RESULTS:           input signals:     2932
ABC RESULTS:          output signals:     2891
Removing temp directory.

176. Executing SETUNDEF pass (replace undef values with defined constants).

177. Executing HILOMAP pass (mapping to constant drivers).

178. Executing SPLITNETS pass (splitting up multi-bit signals).

179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 51 unused cells and 15872 unused wires.
<suppressed ~265 debug messages>

180. Executing INSBUF pass (insert buffer cells for connected wires).
Add mt_cpu/$auto$insbuf.cc:97:execute$53021: \mw.pc_plus4_w[0] -> \pcw [0]
Add mt_cpu/$auto$insbuf.cc:97:execute$53022: \mw.pc_plus4_w[1] -> \pcw [1]

181. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/tmp/345dee584cd94be4832b708f64ec7844.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         12083,
         "num_wire_bits":     12145,
         "num_pub_wires":     2962,
         "num_pub_wire_bits": 3024,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12012,
         "area":              149608.486400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 37,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 97,
            "sky130_fd_sc_hd__a211oi_2": 11,
            "sky130_fd_sc_hd__a21bo_2": 10,
            "sky130_fd_sc_hd__a21boi_2": 9,
            "sky130_fd_sc_hd__a21o_2": 216,
            "sky130_fd_sc_hd__a21oi_2": 230,
            "sky130_fd_sc_hd__a221o_2": 763,
            "sky130_fd_sc_hd__a22o_2": 674,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 94,
            "sky130_fd_sc_hd__a311o_2": 35,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 271,
            "sky130_fd_sc_hd__a31oi_2": 11,
            "sky130_fd_sc_hd__a32o_2": 45,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__a41o_2": 24,
            "sky130_fd_sc_hd__and2_2": 225,
            "sky130_fd_sc_hd__and2b_2": 101,
            "sky130_fd_sc_hd__and3_2": 341,
            "sky130_fd_sc_hd__and3b_2": 26,
            "sky130_fd_sc_hd__and4_2": 9,
            "sky130_fd_sc_hd__and4b_2": 14,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 4,
            "sky130_fd_sc_hd__dfxtp_2": 2802,
            "sky130_fd_sc_hd__inv_2": 110,
            "sky130_fd_sc_hd__mux2_1": 2610,
            "sky130_fd_sc_hd__mux4_2": 85,
            "sky130_fd_sc_hd__nand2_2": 418,
            "sky130_fd_sc_hd__nand2b_2": 55,
            "sky130_fd_sc_hd__nand3_2": 12,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 582,
            "sky130_fd_sc_hd__nor3_2": 10,
            "sky130_fd_sc_hd__nor3b_2": 8,
            "sky130_fd_sc_hd__nor4_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 10,
            "sky130_fd_sc_hd__o2111ai_2": 2,
            "sky130_fd_sc_hd__o211a_2": 181,
            "sky130_fd_sc_hd__o211ai_2": 6,
            "sky130_fd_sc_hd__o21a_2": 379,
            "sky130_fd_sc_hd__o21ai_2": 180,
            "sky130_fd_sc_hd__o21ba_2": 44,
            "sky130_fd_sc_hd__o21bai_2": 6,
            "sky130_fd_sc_hd__o221a_2": 234,
            "sky130_fd_sc_hd__o221ai_2": 6,
            "sky130_fd_sc_hd__o22a_2": 88,
            "sky130_fd_sc_hd__o22ai_2": 14,
            "sky130_fd_sc_hd__o2bb2a_2": 42,
            "sky130_fd_sc_hd__o311a_2": 37,
            "sky130_fd_sc_hd__o31a_2": 76,
            "sky130_fd_sc_hd__o31ai_2": 7,
            "sky130_fd_sc_hd__o32a_2": 30,
            "sky130_fd_sc_hd__o41a_2": 5,
            "sky130_fd_sc_hd__or2_2": 302,
            "sky130_fd_sc_hd__or3_2": 119,
            "sky130_fd_sc_hd__or3b_2": 43,
            "sky130_fd_sc_hd__or4_2": 101,
            "sky130_fd_sc_hd__or4b_2": 11,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 70,
            "sky130_fd_sc_hd__xor2_2": 49,
            "sram_128x32": 2
         }
      }
   },
      "design": {
         "num_wires":         12083,
         "num_wire_bits":     12145,
         "num_pub_wires":     2962,
         "num_pub_wire_bits": 3024,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12012,
         "area":              149608.486400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 37,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 97,
            "sky130_fd_sc_hd__a211oi_2": 11,
            "sky130_fd_sc_hd__a21bo_2": 10,
            "sky130_fd_sc_hd__a21boi_2": 9,
            "sky130_fd_sc_hd__a21o_2": 216,
            "sky130_fd_sc_hd__a21oi_2": 230,
            "sky130_fd_sc_hd__a221o_2": 763,
            "sky130_fd_sc_hd__a22o_2": 674,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 94,
            "sky130_fd_sc_hd__a311o_2": 35,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 271,
            "sky130_fd_sc_hd__a31oi_2": 11,
            "sky130_fd_sc_hd__a32o_2": 45,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__a41o_2": 24,
            "sky130_fd_sc_hd__and2_2": 225,
            "sky130_fd_sc_hd__and2b_2": 101,
            "sky130_fd_sc_hd__and3_2": 341,
            "sky130_fd_sc_hd__and3b_2": 26,
            "sky130_fd_sc_hd__and4_2": 9,
            "sky130_fd_sc_hd__and4b_2": 14,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 4,
            "sky130_fd_sc_hd__dfxtp_2": 2802,
            "sky130_fd_sc_hd__inv_2": 110,
            "sky130_fd_sc_hd__mux2_1": 2610,
            "sky130_fd_sc_hd__mux4_2": 85,
            "sky130_fd_sc_hd__nand2_2": 418,
            "sky130_fd_sc_hd__nand2b_2": 55,
            "sky130_fd_sc_hd__nand3_2": 12,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 582,
            "sky130_fd_sc_hd__nor3_2": 10,
            "sky130_fd_sc_hd__nor3b_2": 8,
            "sky130_fd_sc_hd__nor4_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 10,
            "sky130_fd_sc_hd__o2111ai_2": 2,
            "sky130_fd_sc_hd__o211a_2": 181,
            "sky130_fd_sc_hd__o211ai_2": 6,
            "sky130_fd_sc_hd__o21a_2": 379,
            "sky130_fd_sc_hd__o21ai_2": 180,
            "sky130_fd_sc_hd__o21ba_2": 44,
            "sky130_fd_sc_hd__o21bai_2": 6,
            "sky130_fd_sc_hd__o221a_2": 234,
            "sky130_fd_sc_hd__o221ai_2": 6,
            "sky130_fd_sc_hd__o22a_2": 88,
            "sky130_fd_sc_hd__o22ai_2": 14,
            "sky130_fd_sc_hd__o2bb2a_2": 42,
            "sky130_fd_sc_hd__o311a_2": 37,
            "sky130_fd_sc_hd__o31a_2": 76,
            "sky130_fd_sc_hd__o31ai_2": 7,
            "sky130_fd_sc_hd__o32a_2": 30,
            "sky130_fd_sc_hd__o41a_2": 5,
            "sky130_fd_sc_hd__or2_2": 302,
            "sky130_fd_sc_hd__or3_2": 119,
            "sky130_fd_sc_hd__or3b_2": 43,
            "sky130_fd_sc_hd__or4_2": 101,
            "sky130_fd_sc_hd__or4b_2": 11,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 70,
            "sky130_fd_sc_hd__xor2_2": 49,
            "sram_128x32": 2
         }
      }
}

182. Printing statistics.

=== mt_cpu ===

   Number of wires:              12083
   Number of wire bits:          12145
   Number of public wires:        2962
   Number of public wire bits:    3024
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12012
     sky130_fd_sc_hd__a2111o_2      37
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       97
     sky130_fd_sc_hd__a211oi_2      11
     sky130_fd_sc_hd__a21bo_2       10
     sky130_fd_sc_hd__a21boi_2       9
     sky130_fd_sc_hd__a21o_2       216
     sky130_fd_sc_hd__a21oi_2      230
     sky130_fd_sc_hd__a221o_2      763
     sky130_fd_sc_hd__a22o_2       674
     sky130_fd_sc_hd__a22oi_2        5
     sky130_fd_sc_hd__a2bb2o_2      94
     sky130_fd_sc_hd__a311o_2       35
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2       271
     sky130_fd_sc_hd__a31oi_2       11
     sky130_fd_sc_hd__a32o_2        45
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2        24
     sky130_fd_sc_hd__and2_2       225
     sky130_fd_sc_hd__and2b_2      101
     sky130_fd_sc_hd__and3_2       341
     sky130_fd_sc_hd__and3b_2       26
     sky130_fd_sc_hd__and4_2         9
     sky130_fd_sc_hd__and4b_2       14
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1         4
     sky130_fd_sc_hd__dfxtp_2     2802
     sky130_fd_sc_hd__inv_2        110
     sky130_fd_sc_hd__mux2_1      2610
     sky130_fd_sc_hd__mux4_2        85
     sky130_fd_sc_hd__nand2_2      418
     sky130_fd_sc_hd__nand2b_2      55
     sky130_fd_sc_hd__nand3_2       12
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       582
     sky130_fd_sc_hd__nor3_2        10
     sky130_fd_sc_hd__nor3b_2        8
     sky130_fd_sc_hd__nor4_2         7
     sky130_fd_sc_hd__o2111a_2      10
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2      181
     sky130_fd_sc_hd__o211ai_2       6
     sky130_fd_sc_hd__o21a_2       379
     sky130_fd_sc_hd__o21ai_2      180
     sky130_fd_sc_hd__o21ba_2       44
     sky130_fd_sc_hd__o21bai_2       6
     sky130_fd_sc_hd__o221a_2      234
     sky130_fd_sc_hd__o221ai_2       6
     sky130_fd_sc_hd__o22a_2        88
     sky130_fd_sc_hd__o22ai_2       14
     sky130_fd_sc_hd__o2bb2a_2      42
     sky130_fd_sc_hd__o311a_2       37
     sky130_fd_sc_hd__o31a_2        76
     sky130_fd_sc_hd__o31ai_2        7
     sky130_fd_sc_hd__o32a_2        30
     sky130_fd_sc_hd__o41a_2         5
     sky130_fd_sc_hd__or2_2        302
     sky130_fd_sc_hd__or3_2        119
     sky130_fd_sc_hd__or3b_2        43
     sky130_fd_sc_hd__or4_2        101
     sky130_fd_sc_hd__or4b_2        11
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       70
     sky130_fd_sc_hd__xor2_2        49
     sram_128x32                     2

   Area for cell type \sram_128x32 is unknown!

   Chip area for module '\mt_cpu': 149608.486400
     of which used for sequential elements: 59599.660800 (39.84%)

183. Executing Verilog backend.
Dumping module `\mt_cpu'.

184. Executing JSON backend.
