
2526_ESE_TP_Reseaux_Hugo_Nelven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d24  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08004ef4  08004ef4  00005ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050c0  080050c0  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050c0  080050c0  000060c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050c8  080050c8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050c8  080050c8  000060c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050cc  080050cc  000060cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080050d0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000068  08005138  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08005138  00007300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da66  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002515  00000000  00000000  00014afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00017018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096f  00000000  00000000  00017c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023424  00000000  00000000  000185c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bfe  00000000  00000000  0003b9eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf7b7  00000000  00000000  0004c5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bda0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003974  00000000  00000000  0011bde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011f758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004edc 	.word	0x08004edc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08004edc 	.word	0x08004edc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <BMP280_WriteRegister>:
int16_t  dig_P7;
int16_t  dig_P8;
int16_t  dig_P9;

// ---- Fonctions I2C ----
HAL_StatusTypeDef BMP280_WriteRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af02      	add	r7, sp, #8
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	460b      	mov	r3, r1
 80005e6:	70fb      	strb	r3, [r7, #3]
 80005e8:	4613      	mov	r3, r2
 80005ea:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = {reg, value};
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	733b      	strb	r3, [r7, #12]
 80005f0:	78bb      	ldrb	r3, [r7, #2]
 80005f2:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDR, data, 2, HAL_MAX_DELAY);
 80005f4:	f107 020c 	add.w	r2, r7, #12
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	2302      	movs	r3, #2
 8000600:	21ee      	movs	r1, #238	@ 0xee
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f001 fc36 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8000608:	4603      	mov	r3, r0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}

08000612 <BMP280_ReadRegisters>:

HAL_StatusTypeDef BMP280_ReadRegisters(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buffer, uint16_t length) {
 8000612:	b580      	push	{r7, lr}
 8000614:	b088      	sub	sp, #32
 8000616:	af02      	add	r7, sp, #8
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	607a      	str	r2, [r7, #4]
 800061c:	461a      	mov	r2, r3
 800061e:	460b      	mov	r3, r1
 8000620:	72fb      	strb	r3, [r7, #11]
 8000622:	4613      	mov	r3, r2
 8000624:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef ret;

    ret = HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
 8000626:	f107 020b 	add.w	r2, r7, #11
 800062a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800062e:	9300      	str	r3, [sp, #0]
 8000630:	2301      	movs	r3, #1
 8000632:	21ee      	movs	r1, #238	@ 0xee
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f001 fc1d 	bl	8001e74 <HAL_I2C_Master_Transmit>
 800063a:	4603      	mov	r3, r0
 800063c:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800063e:	7dfb      	ldrb	r3, [r7, #23]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <BMP280_ReadRegisters+0x36>
 8000644:	7dfb      	ldrb	r3, [r7, #23]
 8000646:	e00b      	b.n	8000660 <BMP280_ReadRegisters+0x4e>

    ret = HAL_I2C_Master_Receive(hi2c, BMP280_I2C_ADDR, buffer, length, HAL_MAX_DELAY);
 8000648:	893b      	ldrh	r3, [r7, #8]
 800064a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800064e:	9200      	str	r2, [sp, #0]
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	21ee      	movs	r1, #238	@ 0xee
 8000654:	68f8      	ldr	r0, [r7, #12]
 8000656:	f001 fd0b 	bl	8002070 <HAL_I2C_Master_Receive>
 800065a:	4603      	mov	r3, r0
 800065c:	75fb      	strb	r3, [r7, #23]
    return ret;
 800065e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3718      	adds	r7, #24
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <BMP280_Init>:

// ---- Initialisation ----
HAL_StatusTypeDef BMP280_Init(void) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
    uint8_t id;
    HAL_StatusTypeDef ret;

    // 1) Lecture de l'ID
    ret = BMP280_ReadRegisters(&hi2c1, BMP280_REG_ID, &id, 1);
 800066e:	1dba      	adds	r2, r7, #6
 8000670:	2301      	movs	r3, #1
 8000672:	21d0      	movs	r1, #208	@ 0xd0
 8000674:	4825      	ldr	r0, [pc, #148]	@ (800070c <BMP280_Init+0xa4>)
 8000676:	f7ff ffcc 	bl	8000612 <BMP280_ReadRegisters>
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d004      	beq.n	800068e <BMP280_Init+0x26>
        printf("Erreur lecture ID BMP280\r\n");
 8000684:	4822      	ldr	r0, [pc, #136]	@ (8000710 <BMP280_Init+0xa8>)
 8000686:	f003 fdc9 	bl	800421c <puts>
        return ret;
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	e03a      	b.n	8000704 <BMP280_Init+0x9c>
    }
    printf("BMP280 ID = 0x%02X\r\n", id);
 800068e:	79bb      	ldrb	r3, [r7, #6]
 8000690:	4619      	mov	r1, r3
 8000692:	4820      	ldr	r0, [pc, #128]	@ (8000714 <BMP280_Init+0xac>)
 8000694:	f003 fd5a 	bl	800414c <iprintf>

    if (id != 0x58) {
 8000698:	79bb      	ldrb	r3, [r7, #6]
 800069a:	2b58      	cmp	r3, #88	@ 0x58
 800069c:	d004      	beq.n	80006a8 <BMP280_Init+0x40>
        printf("ID inattendu, ce n'est peut-être pas un BMP280\r\n");
 800069e:	481e      	ldr	r0, [pc, #120]	@ (8000718 <BMP280_Init+0xb0>)
 80006a0:	f003 fdbc 	bl	800421c <puts>
        return HAL_ERROR;
 80006a4:	2301      	movs	r3, #1
 80006a6:	e02d      	b.n	8000704 <BMP280_Init+0x9c>
    }

    // 2) Configuration CTRL_MEAS : Temp x2, Press x16, mode normal -> BMP280_Init_Config
    ret = BMP280_WriteRegister(&hi2c1, BMP280_REG_CTRL_MEAS, BMP280_Init_Config);
 80006a8:	2257      	movs	r2, #87	@ 0x57
 80006aa:	21f4      	movs	r1, #244	@ 0xf4
 80006ac:	4817      	ldr	r0, [pc, #92]	@ (800070c <BMP280_Init+0xa4>)
 80006ae:	f7ff ff95 	bl	80005dc <BMP280_WriteRegister>
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d004      	beq.n	80006c6 <BMP280_Init+0x5e>
        printf("Erreur écriture configuration CTRL_MEAS\r\n");
 80006bc:	4817      	ldr	r0, [pc, #92]	@ (800071c <BMP280_Init+0xb4>)
 80006be:	f003 fdad 	bl	800421c <puts>
        return ret;
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	e01e      	b.n	8000704 <BMP280_Init+0x9c>
    }

    // 3) Vérification écriture
    uint8_t check;
    ret = BMP280_ReadRegisters(&hi2c1, BMP280_REG_CTRL_MEAS, &check, 1);
 80006c6:	1d7a      	adds	r2, r7, #5
 80006c8:	2301      	movs	r3, #1
 80006ca:	21f4      	movs	r1, #244	@ 0xf4
 80006cc:	480f      	ldr	r0, [pc, #60]	@ (800070c <BMP280_Init+0xa4>)
 80006ce:	f7ff ffa0 	bl	8000612 <BMP280_ReadRegisters>
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d004      	beq.n	80006e6 <BMP280_Init+0x7e>
        printf("Erreur lecture vérification configuration\r\n");
 80006dc:	4810      	ldr	r0, [pc, #64]	@ (8000720 <BMP280_Init+0xb8>)
 80006de:	f003 fd9d 	bl	800421c <puts>
        return ret;
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	e00e      	b.n	8000704 <BMP280_Init+0x9c>
    }

    if (check == BMP280_Init_Config) {
 80006e6:	797b      	ldrb	r3, [r7, #5]
 80006e8:	2b57      	cmp	r3, #87	@ 0x57
 80006ea:	d105      	bne.n	80006f8 <BMP280_Init+0x90>
        printf("Configuration appliquée: CTRL_MEAS = 0x%02X\r\n", check);
 80006ec:	797b      	ldrb	r3, [r7, #5]
 80006ee:	4619      	mov	r1, r3
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <BMP280_Init+0xbc>)
 80006f2:	f003 fd2b 	bl	800414c <iprintf>
 80006f6:	e004      	b.n	8000702 <BMP280_Init+0x9a>
    } else {
        printf("Configuration incorrecte: lu = 0x%02X\r\n", check);
 80006f8:	797b      	ldrb	r3, [r7, #5]
 80006fa:	4619      	mov	r1, r3
 80006fc:	480a      	ldr	r0, [pc, #40]	@ (8000728 <BMP280_Init+0xc0>)
 80006fe:	f003 fd25 	bl	800414c <iprintf>
    }

    return HAL_OK;
 8000702:	2300      	movs	r3, #0
}
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	200000c8 	.word	0x200000c8
 8000710:	08004ef4 	.word	0x08004ef4
 8000714:	08004f10 	.word	0x08004f10
 8000718:	08004f28 	.word	0x08004f28
 800071c:	08004f5c 	.word	0x08004f5c
 8000720:	08004f88 	.word	0x08004f88
 8000724:	08004fb4 	.word	0x08004fb4
 8000728:	08004fe4 	.word	0x08004fe4

0800072c <BMP280_ReadCalibration>:

// ---- Lecture des coefficients de calibration ----
HAL_StatusTypeDef BMP280_ReadCalibration(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af00      	add	r7, sp, #0
    uint8_t buf[24];
    HAL_StatusTypeDef ret;

    ret = BMP280_ReadRegisters(&hi2c1, BMP280_REG_CALIB_START, buf, 24);
 8000732:	1d3a      	adds	r2, r7, #4
 8000734:	2318      	movs	r3, #24
 8000736:	2188      	movs	r1, #136	@ 0x88
 8000738:	4844      	ldr	r0, [pc, #272]	@ (800084c <BMP280_ReadCalibration+0x120>)
 800073a:	f7ff ff6a 	bl	8000612 <BMP280_ReadRegisters>
 800073e:	4603      	mov	r3, r0
 8000740:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) return ret;
 8000742:	7ffb      	ldrb	r3, [r7, #31]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <BMP280_ReadCalibration+0x20>
 8000748:	7ffb      	ldrb	r3, [r7, #31]
 800074a:	e07a      	b.n	8000842 <BMP280_ReadCalibration+0x116>

    dig_T1 = (buf[1] << 8) | buf[0];
 800074c:	797b      	ldrb	r3, [r7, #5]
 800074e:	b21b      	sxth	r3, r3
 8000750:	021b      	lsls	r3, r3, #8
 8000752:	b21a      	sxth	r2, r3
 8000754:	793b      	ldrb	r3, [r7, #4]
 8000756:	b21b      	sxth	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b21b      	sxth	r3, r3
 800075c:	b29a      	uxth	r2, r3
 800075e:	4b3c      	ldr	r3, [pc, #240]	@ (8000850 <BMP280_ReadCalibration+0x124>)
 8000760:	801a      	strh	r2, [r3, #0]
    dig_T2 = (buf[3] << 8) | buf[2];
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	b21b      	sxth	r3, r3
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	b21a      	sxth	r2, r3
 800076a:	79bb      	ldrb	r3, [r7, #6]
 800076c:	b21b      	sxth	r3, r3
 800076e:	4313      	orrs	r3, r2
 8000770:	b21a      	sxth	r2, r3
 8000772:	4b38      	ldr	r3, [pc, #224]	@ (8000854 <BMP280_ReadCalibration+0x128>)
 8000774:	801a      	strh	r2, [r3, #0]
    dig_T3 = (buf[5] << 8) | buf[4];
 8000776:	7a7b      	ldrb	r3, [r7, #9]
 8000778:	b21b      	sxth	r3, r3
 800077a:	021b      	lsls	r3, r3, #8
 800077c:	b21a      	sxth	r2, r3
 800077e:	7a3b      	ldrb	r3, [r7, #8]
 8000780:	b21b      	sxth	r3, r3
 8000782:	4313      	orrs	r3, r2
 8000784:	b21a      	sxth	r2, r3
 8000786:	4b34      	ldr	r3, [pc, #208]	@ (8000858 <BMP280_ReadCalibration+0x12c>)
 8000788:	801a      	strh	r2, [r3, #0]

    dig_P1 = (buf[7] << 8) | buf[6];
 800078a:	7afb      	ldrb	r3, [r7, #11]
 800078c:	b21b      	sxth	r3, r3
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	b21a      	sxth	r2, r3
 8000792:	7abb      	ldrb	r3, [r7, #10]
 8000794:	b21b      	sxth	r3, r3
 8000796:	4313      	orrs	r3, r2
 8000798:	b21b      	sxth	r3, r3
 800079a:	b29a      	uxth	r2, r3
 800079c:	4b2f      	ldr	r3, [pc, #188]	@ (800085c <BMP280_ReadCalibration+0x130>)
 800079e:	801a      	strh	r2, [r3, #0]
    dig_P2 = (buf[9] << 8) | buf[8];
 80007a0:	7b7b      	ldrb	r3, [r7, #13]
 80007a2:	b21b      	sxth	r3, r3
 80007a4:	021b      	lsls	r3, r3, #8
 80007a6:	b21a      	sxth	r2, r3
 80007a8:	7b3b      	ldrb	r3, [r7, #12]
 80007aa:	b21b      	sxth	r3, r3
 80007ac:	4313      	orrs	r3, r2
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	4b2b      	ldr	r3, [pc, #172]	@ (8000860 <BMP280_ReadCalibration+0x134>)
 80007b2:	801a      	strh	r2, [r3, #0]
    dig_P3 = (buf[11] << 8) | buf[10];
 80007b4:	7bfb      	ldrb	r3, [r7, #15]
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	b21a      	sxth	r2, r3
 80007bc:	7bbb      	ldrb	r3, [r7, #14]
 80007be:	b21b      	sxth	r3, r3
 80007c0:	4313      	orrs	r3, r2
 80007c2:	b21a      	sxth	r2, r3
 80007c4:	4b27      	ldr	r3, [pc, #156]	@ (8000864 <BMP280_ReadCalibration+0x138>)
 80007c6:	801a      	strh	r2, [r3, #0]
    dig_P4 = (buf[13] << 8) | buf[12];
 80007c8:	7c7b      	ldrb	r3, [r7, #17]
 80007ca:	b21b      	sxth	r3, r3
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	b21a      	sxth	r2, r3
 80007d0:	7c3b      	ldrb	r3, [r7, #16]
 80007d2:	b21b      	sxth	r3, r3
 80007d4:	4313      	orrs	r3, r2
 80007d6:	b21a      	sxth	r2, r3
 80007d8:	4b23      	ldr	r3, [pc, #140]	@ (8000868 <BMP280_ReadCalibration+0x13c>)
 80007da:	801a      	strh	r2, [r3, #0]
    dig_P5 = (buf[15] << 8) | buf[14];
 80007dc:	7cfb      	ldrb	r3, [r7, #19]
 80007de:	b21b      	sxth	r3, r3
 80007e0:	021b      	lsls	r3, r3, #8
 80007e2:	b21a      	sxth	r2, r3
 80007e4:	7cbb      	ldrb	r3, [r7, #18]
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	4313      	orrs	r3, r2
 80007ea:	b21a      	sxth	r2, r3
 80007ec:	4b1f      	ldr	r3, [pc, #124]	@ (800086c <BMP280_ReadCalibration+0x140>)
 80007ee:	801a      	strh	r2, [r3, #0]
    dig_P6 = (buf[17] << 8) | buf[16];
 80007f0:	7d7b      	ldrb	r3, [r7, #21]
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	021b      	lsls	r3, r3, #8
 80007f6:	b21a      	sxth	r2, r3
 80007f8:	7d3b      	ldrb	r3, [r7, #20]
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	4313      	orrs	r3, r2
 80007fe:	b21a      	sxth	r2, r3
 8000800:	4b1b      	ldr	r3, [pc, #108]	@ (8000870 <BMP280_ReadCalibration+0x144>)
 8000802:	801a      	strh	r2, [r3, #0]
    dig_P7 = (buf[19] << 8) | buf[18];
 8000804:	7dfb      	ldrb	r3, [r7, #23]
 8000806:	b21b      	sxth	r3, r3
 8000808:	021b      	lsls	r3, r3, #8
 800080a:	b21a      	sxth	r2, r3
 800080c:	7dbb      	ldrb	r3, [r7, #22]
 800080e:	b21b      	sxth	r3, r3
 8000810:	4313      	orrs	r3, r2
 8000812:	b21a      	sxth	r2, r3
 8000814:	4b17      	ldr	r3, [pc, #92]	@ (8000874 <BMP280_ReadCalibration+0x148>)
 8000816:	801a      	strh	r2, [r3, #0]
    dig_P8 = (buf[21] << 8) | buf[20];
 8000818:	7e7b      	ldrb	r3, [r7, #25]
 800081a:	b21b      	sxth	r3, r3
 800081c:	021b      	lsls	r3, r3, #8
 800081e:	b21a      	sxth	r2, r3
 8000820:	7e3b      	ldrb	r3, [r7, #24]
 8000822:	b21b      	sxth	r3, r3
 8000824:	4313      	orrs	r3, r2
 8000826:	b21a      	sxth	r2, r3
 8000828:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <BMP280_ReadCalibration+0x14c>)
 800082a:	801a      	strh	r2, [r3, #0]
    dig_P9 = (buf[23] << 8) | buf[22];
 800082c:	7efb      	ldrb	r3, [r7, #27]
 800082e:	b21b      	sxth	r3, r3
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	b21a      	sxth	r2, r3
 8000834:	7ebb      	ldrb	r3, [r7, #26]
 8000836:	b21b      	sxth	r3, r3
 8000838:	4313      	orrs	r3, r2
 800083a:	b21a      	sxth	r2, r3
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <BMP280_ReadCalibration+0x150>)
 800083e:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8000840:	2300      	movs	r3, #0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3720      	adds	r7, #32
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000c8 	.word	0x200000c8
 8000850:	20000088 	.word	0x20000088
 8000854:	2000008a 	.word	0x2000008a
 8000858:	2000008c 	.word	0x2000008c
 800085c:	2000008e 	.word	0x2000008e
 8000860:	20000090 	.word	0x20000090
 8000864:	20000092 	.word	0x20000092
 8000868:	20000094 	.word	0x20000094
 800086c:	20000096 	.word	0x20000096
 8000870:	20000098 	.word	0x20000098
 8000874:	2000009a 	.word	0x2000009a
 8000878:	2000009c 	.word	0x2000009c
 800087c:	2000009e 	.word	0x2000009e

08000880 <BMP280_ReadRaw>:

// ---- Lecture RAW ----
HAL_StatusTypeDef BMP280_ReadRaw(int32_t *raw_temp, int32_t *raw_press) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
    uint8_t buffer[6];
    HAL_StatusTypeDef ret;

    ret = BMP280_ReadRegisters(&hi2c1, BMP280_REG_PRESS_MSB, buffer, 6);
 800088a:	f107 0208 	add.w	r2, r7, #8
 800088e:	2306      	movs	r3, #6
 8000890:	21f7      	movs	r1, #247	@ 0xf7
 8000892:	4812      	ldr	r0, [pc, #72]	@ (80008dc <BMP280_ReadRaw+0x5c>)
 8000894:	f7ff febd 	bl	8000612 <BMP280_ReadRegisters>
 8000898:	4603      	mov	r3, r0
 800089a:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <BMP280_ReadRaw+0x26>
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	e016      	b.n	80008d4 <BMP280_ReadRaw+0x54>

    *raw_press = (int32_t)(buffer[0] << 12) | (buffer[1] << 4) | (buffer[2] >> 4);
 80008a6:	7a3b      	ldrb	r3, [r7, #8]
 80008a8:	031a      	lsls	r2, r3, #12
 80008aa:	7a7b      	ldrb	r3, [r7, #9]
 80008ac:	011b      	lsls	r3, r3, #4
 80008ae:	4313      	orrs	r3, r2
 80008b0:	7aba      	ldrb	r2, [r7, #10]
 80008b2:	0912      	lsrs	r2, r2, #4
 80008b4:	b2d2      	uxtb	r2, r2
 80008b6:	431a      	orrs	r2, r3
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	601a      	str	r2, [r3, #0]
    *raw_temp  = (int32_t)(buffer[3] << 12) | (buffer[4] << 4) | (buffer[5] >> 4);
 80008bc:	7afb      	ldrb	r3, [r7, #11]
 80008be:	031a      	lsls	r2, r3, #12
 80008c0:	7b3b      	ldrb	r3, [r7, #12]
 80008c2:	011b      	lsls	r3, r3, #4
 80008c4:	4313      	orrs	r3, r2
 80008c6:	7b7a      	ldrb	r2, [r7, #13]
 80008c8:	0912      	lsrs	r2, r2, #4
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	431a      	orrs	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200000c8 	.word	0x200000c8

080008e0 <bmp280_compensate_T_int32>:

// ---- Compensation température ----
int32_t bmp280_compensate_T_int32(int32_t adc_T)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b087      	sub	sp, #28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;

    var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	10da      	asrs	r2, r3, #3
 80008ec:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <bmp280_compensate_T_int32+0x74>)
 80008ee:	881b      	ldrh	r3, [r3, #0]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	1ad3      	subs	r3, r2, r3
 80008f4:	4a18      	ldr	r2, [pc, #96]	@ (8000958 <bmp280_compensate_T_int32+0x78>)
 80008f6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80008fa:	fb02 f303 	mul.w	r3, r2, r3
 80008fe:	12db      	asrs	r3, r3, #11
 8000900:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	111b      	asrs	r3, r3, #4
 8000906:	4a13      	ldr	r2, [pc, #76]	@ (8000954 <bmp280_compensate_T_int32+0x74>)
 8000908:	8812      	ldrh	r2, [r2, #0]
 800090a:	1a9b      	subs	r3, r3, r2
             ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 800090c:	687a      	ldr	r2, [r7, #4]
 800090e:	1112      	asrs	r2, r2, #4
 8000910:	4910      	ldr	r1, [pc, #64]	@ (8000954 <bmp280_compensate_T_int32+0x74>)
 8000912:	8809      	ldrh	r1, [r1, #0]
 8000914:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000916:	fb02 f303 	mul.w	r3, r2, r3
             ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 800091a:	131b      	asrs	r3, r3, #12
 800091c:	4a0f      	ldr	r2, [pc, #60]	@ (800095c <bmp280_compensate_T_int32+0x7c>)
 800091e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000922:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000926:	139b      	asrs	r3, r3, #14
 8000928:	613b      	str	r3, [r7, #16]

    t_fine = var1 + var2;
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	4413      	add	r3, r2
 8000930:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <bmp280_compensate_T_int32+0x80>)
 8000932:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;   // 0.01 °C
 8000934:	4b0a      	ldr	r3, [pc, #40]	@ (8000960 <bmp280_compensate_T_int32+0x80>)
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	4613      	mov	r3, r2
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	4413      	add	r3, r2
 800093e:	3380      	adds	r3, #128	@ 0x80
 8000940:	121b      	asrs	r3, r3, #8
 8000942:	60fb      	str	r3, [r7, #12]
    return T;
 8000944:	68fb      	ldr	r3, [r7, #12]
}
 8000946:	4618      	mov	r0, r3
 8000948:	371c      	adds	r7, #28
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000088 	.word	0x20000088
 8000958:	2000008a 	.word	0x2000008a
 800095c:	2000008c 	.word	0x2000008c
 8000960:	20000084 	.word	0x20000084

08000964 <bmp280_compensate_P_int32>:

// ---- Compensation pression ----
uint32_t bmp280_compensate_P_int32(int32_t adc_P)
{
 8000964:	b480      	push	{r7}
 8000966:	b087      	sub	sp, #28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
    int32_t var1, var2;
    uint32_t p;

    var1 = ((t_fine >> 1) - (int32_t)64000);
 800096c:	4b4a      	ldr	r3, [pc, #296]	@ (8000a98 <bmp280_compensate_P_int32+0x134>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	105b      	asrs	r3, r3, #1
 8000972:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 8000976:	613b      	str	r3, [r7, #16]

    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * ((int32_t)dig_P6);
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	109b      	asrs	r3, r3, #2
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	1092      	asrs	r2, r2, #2
 8000980:	fb02 f303 	mul.w	r3, r2, r3
 8000984:	12db      	asrs	r3, r3, #11
 8000986:	4a45      	ldr	r2, [pc, #276]	@ (8000a9c <bmp280_compensate_P_int32+0x138>)
 8000988:	f9b2 2000 	ldrsh.w	r2, [r2]
 800098c:	fb02 f303 	mul.w	r3, r2, r3
 8000990:	60fb      	str	r3, [r7, #12]
    var2 = var2 + ((var1 * ((int32_t)dig_P5)) << 1);
 8000992:	4b43      	ldr	r3, [pc, #268]	@ (8000aa0 <bmp280_compensate_P_int32+0x13c>)
 8000994:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000998:	461a      	mov	r2, r3
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	fb02 f303 	mul.w	r3, r2, r3
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	68fa      	ldr	r2, [r7, #12]
 80009a4:	4413      	add	r3, r2
 80009a6:	60fb      	str	r3, [r7, #12]
    var2 = (var2 >> 2) + (((int32_t)dig_P4) << 16);
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	109a      	asrs	r2, r3, #2
 80009ac:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa4 <bmp280_compensate_P_int32+0x140>)
 80009ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009b2:	041b      	lsls	r3, r3, #16
 80009b4:	4413      	add	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]

    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) +
 80009b8:	4b3b      	ldr	r3, [pc, #236]	@ (8000aa8 <bmp280_compensate_P_int32+0x144>)
 80009ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009be:	4619      	mov	r1, r3
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	109b      	asrs	r3, r3, #2
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	1092      	asrs	r2, r2, #2
 80009c8:	fb02 f303 	mul.w	r3, r2, r3
 80009cc:	135b      	asrs	r3, r3, #13
 80009ce:	fb01 f303 	mul.w	r3, r1, r3
 80009d2:	10da      	asrs	r2, r3, #3
           ((((int32_t)dig_P2) * var1) >> 1)) >> 18;
 80009d4:	4b35      	ldr	r3, [pc, #212]	@ (8000aac <bmp280_compensate_P_int32+0x148>)
 80009d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009da:	4619      	mov	r1, r3
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	fb01 f303 	mul.w	r3, r1, r3
 80009e2:	105b      	asrs	r3, r3, #1
    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) +
 80009e4:	4413      	add	r3, r2
 80009e6:	149b      	asrs	r3, r3, #18
 80009e8:	613b      	str	r3, [r7, #16]

    var1 = (((32768 + var1) * ((int32_t)dig_P1)) >> 15);
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80009f0:	4a2f      	ldr	r2, [pc, #188]	@ (8000ab0 <bmp280_compensate_P_int32+0x14c>)
 80009f2:	8812      	ldrh	r2, [r2, #0]
 80009f4:	fb02 f303 	mul.w	r3, r2, r3
 80009f8:	13db      	asrs	r3, r3, #15
 80009fa:	613b      	str	r3, [r7, #16]
    if (var1 == 0) return 0;
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d101      	bne.n	8000a06 <bmp280_compensate_P_int32+0xa2>
 8000a02:	2300      	movs	r3, #0
 8000a04:	e042      	b.n	8000a8c <bmp280_compensate_P_int32+0x128>

    p = ((((uint32_t)1048576 - adc_P) - (var2 >> 12)));
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	131b      	asrs	r3, r3, #12
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4413      	add	r3, r2
 8000a10:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000a14:	617b      	str	r3, [r7, #20]
    p = (p * 3125);
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	f640 4235 	movw	r2, #3125	@ 0xc35
 8000a1c:	fb02 f303 	mul.w	r3, r2, r3
 8000a20:	617b      	str	r3, [r7, #20]

    if (p < 0x80000000)
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	db06      	blt.n	8000a36 <bmp280_compensate_P_int32+0xd2>
        p = (p << 1) / ((uint32_t)var1);
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005a      	lsls	r2, r3, #1
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	e005      	b.n	8000a42 <bmp280_compensate_P_int32+0xde>
    else
        p = (p / ((uint32_t)var1)) * 2;
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	697a      	ldr	r2, [r7, #20]
 8000a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	617b      	str	r3, [r7, #20]

    var1 = (((int32_t)dig_P9) * ((int32_t)(((p >> 3) * (p >> 3)) >> 13))) >> 12;
 8000a42:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab4 <bmp280_compensate_P_int32+0x150>)
 8000a44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	08db      	lsrs	r3, r3, #3
 8000a4e:	697a      	ldr	r2, [r7, #20]
 8000a50:	08d2      	lsrs	r2, r2, #3
 8000a52:	fb02 f303 	mul.w	r3, r2, r3
 8000a56:	0b5b      	lsrs	r3, r3, #13
 8000a58:	fb01 f303 	mul.w	r3, r1, r3
 8000a5c:	131b      	asrs	r3, r3, #12
 8000a5e:	613b      	str	r3, [r7, #16]
    var2 = (((int32_t)(p >> 2)) * ((int32_t)dig_P8)) >> 13;
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	461a      	mov	r2, r3
 8000a66:	4b14      	ldr	r3, [pc, #80]	@ (8000ab8 <bmp280_compensate_P_int32+0x154>)
 8000a68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a6c:	fb02 f303 	mul.w	r3, r2, r3
 8000a70:	135b      	asrs	r3, r3, #13
 8000a72:	60fb      	str	r3, [r7, #12]

    p = (uint32_t)((int32_t)p + ((var1 + var2 + dig_P7) >> 4));
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a10      	ldr	r2, [pc, #64]	@ (8000abc <bmp280_compensate_P_int32+0x158>)
 8000a7c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000a80:	4413      	add	r3, r2
 8000a82:	111a      	asrs	r2, r3, #4
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	4413      	add	r3, r2
 8000a88:	617b      	str	r3, [r7, #20]

    return p; // Pa
 8000a8a:	697b      	ldr	r3, [r7, #20]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	371c      	adds	r7, #28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	20000084 	.word	0x20000084
 8000a9c:	20000098 	.word	0x20000098
 8000aa0:	20000096 	.word	0x20000096
 8000aa4:	20000094 	.word	0x20000094
 8000aa8:	20000092 	.word	0x20000092
 8000aac:	20000090 	.word	0x20000090
 8000ab0:	2000008e 	.word	0x2000008e
 8000ab4:	2000009e 	.word	0x2000009e
 8000ab8:	2000009c 	.word	0x2000009c
 8000abc:	2000009a 	.word	0x2000009a

08000ac0 <BMP280_ReadTempPressInt>:

// ---- Lecture + compensation unique ----
HAL_StatusTypeDef BMP280_ReadTempPressInt(int32_t* temperature_100, uint32_t* pressure_100)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
    int32_t raw_T, raw_P;
    HAL_StatusTypeDef ret;

    ret = BMP280_ReadRaw(&raw_T, &raw_P);
 8000aca:	f107 020c 	add.w	r2, r7, #12
 8000ace:	f107 0310 	add.w	r3, r7, #16
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fed3 	bl	8000880 <BMP280_ReadRaw>
 8000ada:	4603      	mov	r3, r0
 8000adc:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 8000ade:	7dfb      	ldrb	r3, [r7, #23]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <BMP280_ReadTempPressInt+0x28>
 8000ae4:	7dfb      	ldrb	r3, [r7, #23]
 8000ae6:	e00e      	b.n	8000b06 <BMP280_ReadTempPressInt+0x46>

    *temperature_100 = bmp280_compensate_T_int32(raw_T);
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fef8 	bl	80008e0 <bmp280_compensate_T_int32>
 8000af0:	4602      	mov	r2, r0
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	601a      	str	r2, [r3, #0]
    *pressure_100    = bmp280_compensate_P_int32(raw_P);
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff33 	bl	8000964 <bmp280_compensate_P_int32>
 8000afe:	4602      	mov	r2, r0
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000b14:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b16:	4a17      	ldr	r2, [pc, #92]	@ (8000b74 <MX_CAN1_Init+0x64>)
 8000b18:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b1c:	2210      	movs	r2, #16
 8000b1e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000b20:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b26:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000b2c:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000b32:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000b38:	4b0d      	ldr	r3, [pc, #52]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b50:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_CAN1_Init+0x60>)
 8000b5e:	f000 fcb5 	bl	80014cc <HAL_CAN_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000b68:	f000 f9fc 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	200000a0 	.word	0x200000a0
 8000b74:	40006400 	.word	0x40006400

08000b78 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08a      	sub	sp, #40	@ 0x28
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a19      	ldr	r2, [pc, #100]	@ (8000bfc <HAL_CAN_MspInit+0x84>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d12c      	bne.n	8000bf4 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba2:	4a17      	ldr	r2, [pc, #92]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000ba4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000baa:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bb2:	613b      	str	r3, [r7, #16]
 8000bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	4a10      	ldr	r2, [pc, #64]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <HAL_CAN_MspInit+0x88>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bd2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000be4:	2309      	movs	r3, #9
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <HAL_CAN_MspInit+0x8c>)
 8000bf0:	f000 fe4e 	bl	8001890 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	3728      	adds	r7, #40	@ 0x28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40006400 	.word	0x40006400
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020000 	.word	0x40020000

08000c08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08a      	sub	sp, #40	@ 0x28
 8000c0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a2c      	ldr	r2, [pc, #176]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0304 	and.w	r3, r3, #4
 8000c36:	613b      	str	r3, [r7, #16]
 8000c38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	4b26      	ldr	r3, [pc, #152]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a25      	ldr	r2, [pc, #148]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b23      	ldr	r3, [pc, #140]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a17      	ldr	r2, [pc, #92]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c7c:	f043 0302 	orr.w	r3, r3, #2
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <MX_GPIO_Init+0xd0>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2120      	movs	r1, #32
 8000c92:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <MX_GPIO_Init+0xd4>)
 8000c94:	f000 ff90 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c9e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	480c      	ldr	r0, [pc, #48]	@ (8000ce0 <MX_GPIO_Init+0xd8>)
 8000cb0:	f000 fdee 	bl	8001890 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cb4:	2320      	movs	r3, #32
 8000cb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4804      	ldr	r0, [pc, #16]	@ (8000cdc <MX_GPIO_Init+0xd4>)
 8000ccc:	f000 fde0 	bl	8001890 <HAL_GPIO_Init>

}
 8000cd0:	bf00      	nop
 8000cd2:	3728      	adds	r7, #40	@ 0x28
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40020800 	.word	0x40020800

08000ce4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ce8:	4b12      	ldr	r3, [pc, #72]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000cea:	4a13      	ldr	r2, [pc, #76]	@ (8000d38 <MX_I2C1_Init+0x54>)
 8000cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cee:	4b11      	ldr	r3, [pc, #68]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000cf0:	4a12      	ldr	r2, [pc, #72]	@ (8000d3c <MX_I2C1_Init+0x58>)
 8000cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d08:	4b0a      	ldr	r3, [pc, #40]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d0e:	4b09      	ldr	r3, [pc, #36]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d14:	4b07      	ldr	r3, [pc, #28]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d1a:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d20:	4804      	ldr	r0, [pc, #16]	@ (8000d34 <MX_I2C1_Init+0x50>)
 8000d22:	f000 ff63 	bl	8001bec <HAL_I2C_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d2c:	f000 f91a 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200000c8 	.word	0x200000c8
 8000d38:	40005400 	.word	0x40005400
 8000d3c:	000186a0 	.word	0x000186a0

08000d40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	@ 0x28
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a19      	ldr	r2, [pc, #100]	@ (8000dc4 <HAL_I2C_MspInit+0x84>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d12c      	bne.n	8000dbc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	4b18      	ldr	r3, [pc, #96]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	4a17      	ldr	r2, [pc, #92]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000d6c:	f043 0302 	orr.w	r3, r3, #2
 8000d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d7e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d84:	2312      	movs	r3, #18
 8000d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d90:	2304      	movs	r3, #4
 8000d92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480c      	ldr	r0, [pc, #48]	@ (8000dcc <HAL_I2C_MspInit+0x8c>)
 8000d9c:	f000 fd78 	bl	8001890 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000daa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <HAL_I2C_MspInit+0x88>)
 8000db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	3728      	adds	r7, #40	@ 0x28
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40005400 	.word	0x40005400
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020400 	.word	0x40020400

08000dd0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000dd0:	b5b0      	push	{r4, r5, r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000dd6:	f000 fae3 	bl	80013a0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000dda:	f000 f855 	bl	8000e88 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000dde:	f7ff ff13 	bl	8000c08 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000de2:	f000 fa0d 	bl	8001200 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8000de6:	f7ff fe93 	bl	8000b10 <MX_CAN1_Init>
	MX_I2C1_Init();
 8000dea:	f7ff ff7b 	bl	8000ce4 <MX_I2C1_Init>
	MX_UART4_Init();
 8000dee:	f000 f9dd 	bl	80011ac <MX_UART4_Init>
	/* USER CODE BEGIN 2 */
	printf("==== 2526_ESE_TP_Reseaux_Hugo_Nelven ====\r\n");
 8000df2:	4821      	ldr	r0, [pc, #132]	@ (8000e78 <main+0xa8>)
 8000df4:	f003 fa12 	bl	800421c <puts>
	if (BMP280_Init()!= HAL_OK){
 8000df8:	f7ff fc36 	bl	8000668 <BMP280_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d004      	beq.n	8000e0c <main+0x3c>
		printf("error init\r\n");
 8000e02:	481e      	ldr	r0, [pc, #120]	@ (8000e7c <main+0xac>)
 8000e04:	f003 fa0a 	bl	800421c <puts>
		Error_Handler();
 8000e08:	f000 f8ac 	bl	8000f64 <Error_Handler>
	}
	int32_t temp100;
	uint32_t press100;

	BMP280_ReadCalibration();
 8000e0c:	f7ff fc8e 	bl	800072c <BMP280_ReadCalibration>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (BMP280_ReadTempPressInt(&temp100, &press100) == HAL_OK)
 8000e10:	463a      	mov	r2, r7
 8000e12:	1d3b      	adds	r3, r7, #4
 8000e14:	4611      	mov	r1, r2
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fe52 	bl	8000ac0 <BMP280_ReadTempPressInt>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d125      	bne.n	8000e6e <main+0x9e>
		        {
		            printf("Temp = %ld.%02ld °C, Press = %lu.%02lu hPa\r\n",
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a16      	ldr	r2, [pc, #88]	@ (8000e80 <main+0xb0>)
 8000e26:	fb82 1203 	smull	r1, r2, r2, r3
 8000e2a:	1152      	asrs	r2, r2, #5
 8000e2c:	17db      	asrs	r3, r3, #31
 8000e2e:	1ad0      	subs	r0, r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4a13      	ldr	r2, [pc, #76]	@ (8000e80 <main+0xb0>)
 8000e34:	fb82 1203 	smull	r1, r2, r2, r3
 8000e38:	1151      	asrs	r1, r2, #5
 8000e3a:	17da      	asrs	r2, r3, #31
 8000e3c:	1a8a      	subs	r2, r1, r2
 8000e3e:	2164      	movs	r1, #100	@ 0x64
 8000e40:	fb01 f202 	mul.w	r2, r1, r2
 8000e44:	1a9a      	subs	r2, r3, r2
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	490d      	ldr	r1, [pc, #52]	@ (8000e80 <main+0xb0>)
 8000e4a:	fba1 1303 	umull	r1, r3, r1, r3
 8000e4e:	095c      	lsrs	r4, r3, #5
 8000e50:	6839      	ldr	r1, [r7, #0]
 8000e52:	4b0b      	ldr	r3, [pc, #44]	@ (8000e80 <main+0xb0>)
 8000e54:	fba3 5301 	umull	r5, r3, r3, r1
 8000e58:	095b      	lsrs	r3, r3, #5
 8000e5a:	2564      	movs	r5, #100	@ 0x64
 8000e5c:	fb05 f303 	mul.w	r3, r5, r3
 8000e60:	1acb      	subs	r3, r1, r3
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4623      	mov	r3, r4
 8000e66:	4601      	mov	r1, r0
 8000e68:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <main+0xb4>)
 8000e6a:	f003 f96f 	bl	800414c <iprintf>
		                   temp100 / 100, temp100 % 100,
		                   press100 / 100, press100 % 100);
		        }

		        HAL_Delay(500);
 8000e6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e72:	f000 fb07 	bl	8001484 <HAL_Delay>
		if (BMP280_ReadTempPressInt(&temp100, &press100) == HAL_OK)
 8000e76:	e7cb      	b.n	8000e10 <main+0x40>
 8000e78:	0800500c 	.word	0x0800500c
 8000e7c:	08005038 	.word	0x08005038
 8000e80:	51eb851f 	.word	0x51eb851f
 8000e84:	08005044 	.word	0x08005044

08000e88 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b094      	sub	sp, #80	@ 0x50
 8000e8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8e:	f107 031c 	add.w	r3, r7, #28
 8000e92:	2234      	movs	r2, #52	@ 0x34
 8000e94:	2100      	movs	r1, #0
 8000e96:	4618      	mov	r0, r3
 8000e98:	f003 f9c8 	bl	800422c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e9c:	f107 0308 	add.w	r3, r7, #8
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
 8000eaa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000eac:	2300      	movs	r3, #0
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f5c <SystemClock_Config+0xd4>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb4:	4a29      	ldr	r2, [pc, #164]	@ (8000f5c <SystemClock_Config+0xd4>)
 8000eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ebc:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <SystemClock_Config+0xd4>)
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ec8:	2300      	movs	r3, #0
 8000eca:	603b      	str	r3, [r7, #0]
 8000ecc:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <SystemClock_Config+0xd8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ed4:	4a22      	ldr	r2, [pc, #136]	@ (8000f60 <SystemClock_Config+0xd8>)
 8000ed6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	4b20      	ldr	r3, [pc, #128]	@ (8000f60 <SystemClock_Config+0xd8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ee4:	603b      	str	r3, [r7, #0]
 8000ee6:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eec:	2301      	movs	r3, #1
 8000eee:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef0:	2310      	movs	r3, #16
 8000ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000efc:	2310      	movs	r3, #16
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000f00:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f04:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f06:	2304      	movs	r3, #4
 8000f08:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	4618      	mov	r0, r3
 8000f18:	f002 f9ac 	bl	8003274 <HAL_RCC_OscConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000f22:	f000 f81f 	bl	8000f64 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f26:	230f      	movs	r3, #15
 8000f28:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f36:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f3c:	f107 0308 	add.w	r3, r7, #8
 8000f40:	2102      	movs	r1, #2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f001 fe4c 	bl	8002be0 <HAL_RCC_ClockConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <SystemClock_Config+0xca>
	{
		Error_Handler();
 8000f4e:	f000 f809 	bl	8000f64 <Error_Handler>
	}
}
 8000f52:	bf00      	nop
 8000f54:	3750      	adds	r7, #80	@ 0x50
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40007000 	.word	0x40007000

08000f64 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <Error_Handler+0x8>

08000f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	603b      	str	r3, [r7, #0]
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HAL_MspInit+0x4c>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fae:	2007      	movs	r0, #7
 8000fb0:	f000 fc3a 	bl	8001828 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40023800 	.word	0x40023800

08000fc0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000fc8:	1d39      	adds	r1, r7, #4
 8000fca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4803      	ldr	r0, [pc, #12]	@ (8000fe0 <__io_putchar+0x20>)
 8000fd2:	f002 fc3d 	bl	8003850 <HAL_UART_Transmit>

  return ch;
 8000fd6:	687b      	ldr	r3, [r7, #4]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000168 	.word	0x20000168

08000fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <NMI_Handler+0x4>

08000fec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <HardFault_Handler+0x4>

08000ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MemManage_Handler+0x4>

08000ffc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <BusFault_Handler+0x4>

08001004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <UsageFault_Handler+0x4>

0800100c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800103a:	f000 fa03 	bl	8001444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}

08001042 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	e00a      	b.n	800106a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001054:	f3af 8000 	nop.w
 8001058:	4601      	mov	r1, r0
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	1c5a      	adds	r2, r3, #1
 800105e:	60ba      	str	r2, [r7, #8]
 8001060:	b2ca      	uxtb	r2, r1
 8001062:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	429a      	cmp	r2, r3
 8001070:	dbf0      	blt.n	8001054 <_read+0x12>
  }

  return len;
 8001072:	687b      	ldr	r3, [r7, #4]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	e009      	b.n	80010a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	1c5a      	adds	r2, r3, #1
 8001092:	60ba      	str	r2, [r7, #8]
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ff92 	bl	8000fc0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	3301      	adds	r3, #1
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	697a      	ldr	r2, [r7, #20]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	dbf1      	blt.n	800108e <_write+0x12>
  }
  return len;
 80010aa:	687b      	ldr	r3, [r7, #4]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <_close>:

int _close(int file)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010dc:	605a      	str	r2, [r3, #4]
  return 0;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr

080010ec <_isatty>:

int _isatty(int file)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010f4:	2301      	movs	r3, #1
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001102:	b480      	push	{r7}
 8001104:	b085      	sub	sp, #20
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <_sbrk+0x5c>)
 8001126:	4b15      	ldr	r3, [pc, #84]	@ (800117c <_sbrk+0x60>)
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d102      	bne.n	800113e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001138:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <_sbrk+0x64>)
 800113a:	4a12      	ldr	r2, [pc, #72]	@ (8001184 <_sbrk+0x68>)
 800113c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <_sbrk+0x64>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4413      	add	r3, r2
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	429a      	cmp	r2, r3
 800114a:	d207      	bcs.n	800115c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800114c:	f003 f876 	bl	800423c <__errno>
 8001150:	4603      	mov	r3, r0
 8001152:	220c      	movs	r2, #12
 8001154:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800115a:	e009      	b.n	8001170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800115c:	4b08      	ldr	r3, [pc, #32]	@ (8001180 <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <_sbrk+0x64>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <_sbrk+0x64>)
 800116c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800116e:	68fb      	ldr	r3, [r7, #12]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20020000 	.word	0x20020000
 800117c:	00000400 	.word	0x00000400
 8001180:	2000011c 	.word	0x2000011c
 8001184:	20000300 	.word	0x20000300

08001188 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <SystemInit+0x20>)
 800118e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001192:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <SystemInit+0x20>)
 8001194:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001198:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	@ (80011fc <MX_UART4_Init+0x50>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80011b6:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <MX_UART4_Init+0x4c>)
 80011e4:	f002 fae4 	bl	80037b0 <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80011ee:	f7ff feb9 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000120 	.word	0x20000120
 80011fc:	40004c00 	.word	0x40004c00

08001200 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <MX_USART2_UART_Init+0x50>)
 8001208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 800120c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001224:	4b09      	ldr	r3, [pc, #36]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001226:	220c      	movs	r2, #12
 8001228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122a:	4b08      	ldr	r3, [pc, #32]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001236:	4805      	ldr	r0, [pc, #20]	@ (800124c <MX_USART2_UART_Init+0x4c>)
 8001238:	f002 faba 	bl	80037b0 <HAL_UART_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001242:	f7ff fe8f 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000168 	.word	0x20000168
 8001250:	40004400 	.word	0x40004400

08001254 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08c      	sub	sp, #48	@ 0x30
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	f107 031c 	add.w	r3, r7, #28
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a32      	ldr	r2, [pc, #200]	@ (800133c <HAL_UART_MspInit+0xe8>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d12c      	bne.n	80012d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <HAL_UART_MspInit+0xec>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a30      	ldr	r2, [pc, #192]	@ (8001340 <HAL_UART_MspInit+0xec>)
 8001280:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b2e      	ldr	r3, [pc, #184]	@ (8001340 <HAL_UART_MspInit+0xec>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	4b2a      	ldr	r3, [pc, #168]	@ (8001340 <HAL_UART_MspInit+0xec>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a29      	ldr	r2, [pc, #164]	@ (8001340 <HAL_UART_MspInit+0xec>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <HAL_UART_MspInit+0xec>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012ae:	2303      	movs	r3, #3
 80012b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80012be:	2308      	movs	r3, #8
 80012c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	481e      	ldr	r0, [pc, #120]	@ (8001344 <HAL_UART_MspInit+0xf0>)
 80012ca:	f000 fae1 	bl	8001890 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012ce:	e030      	b.n	8001332 <HAL_UART_MspInit+0xde>
  else if(uartHandle->Instance==USART2)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <HAL_UART_MspInit+0xf4>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d12b      	bne.n	8001332 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <HAL_UART_MspInit+0xec>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	4a17      	ldr	r2, [pc, #92]	@ (8001340 <HAL_UART_MspInit+0xec>)
 80012e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_UART_MspInit+0xec>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <HAL_UART_MspInit+0xec>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	4a10      	ldr	r2, [pc, #64]	@ (8001340 <HAL_UART_MspInit+0xec>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6313      	str	r3, [r2, #48]	@ 0x30
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <HAL_UART_MspInit+0xec>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001312:	230c      	movs	r3, #12
 8001314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131e:	2303      	movs	r3, #3
 8001320:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001322:	2307      	movs	r3, #7
 8001324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <HAL_UART_MspInit+0xf0>)
 800132e:	f000 faaf 	bl	8001890 <HAL_GPIO_Init>
}
 8001332:	bf00      	nop
 8001334:	3730      	adds	r7, #48	@ 0x30
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40004c00 	.word	0x40004c00
 8001340:	40023800 	.word	0x40023800
 8001344:	40020000 	.word	0x40020000
 8001348:	40004400 	.word	0x40004400

0800134c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001384 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001350:	f7ff ff1a 	bl	8001188 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800137a:	f002 ff65 	bl	8004248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7ff fd27 	bl	8000dd0 <main>
  bx  lr    
 8001382:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800138c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001390:	080050d0 	.word	0x080050d0
  ldr r2, =_sbss
 8001394:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001398:	20000300 	.word	0x20000300

0800139c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC_IRQHandler>
	...

080013a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013a4:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <HAL_Init+0x40>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a0d      	ldr	r2, [pc, #52]	@ (80013e0 <HAL_Init+0x40>)
 80013aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013b0:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <HAL_Init+0x40>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <HAL_Init+0x40>)
 80013b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_Init+0x40>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_Init+0x40>)
 80013c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c8:	2003      	movs	r0, #3
 80013ca:	f000 fa2d 	bl	8001828 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ce:	2000      	movs	r0, #0
 80013d0:	f000 f808 	bl	80013e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d4:	f7ff fdcc 	bl	8000f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40023c00 	.word	0x40023c00

080013e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <HAL_InitTick+0x54>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_InitTick+0x58>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fa37 	bl	8001876 <HAL_SYSTICK_Config>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e00e      	b.n	8001430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b0f      	cmp	r3, #15
 8001416:	d80a      	bhi.n	800142e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001418:	2200      	movs	r2, #0
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001420:	f000 fa0d 	bl	800183e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001424:	4a06      	ldr	r2, [pc, #24]	@ (8001440 <HAL_InitTick+0x5c>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
 800142c:	e000      	b.n	8001430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000000 	.word	0x20000000
 800143c:	20000008 	.word	0x20000008
 8001440:	20000004 	.word	0x20000004

08001444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_IncTick+0x20>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <HAL_IncTick+0x24>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a04      	ldr	r2, [pc, #16]	@ (8001468 <HAL_IncTick+0x24>)
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000008 	.word	0x20000008
 8001468:	200001b0 	.word	0x200001b0

0800146c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return uwTick;
 8001470:	4b03      	ldr	r3, [pc, #12]	@ (8001480 <HAL_GetTick+0x14>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	200001b0 	.word	0x200001b0

08001484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800148c:	f7ff ffee 	bl	800146c <HAL_GetTick>
 8001490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800149c:	d005      	beq.n	80014aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800149e:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <HAL_Delay+0x44>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014aa:	bf00      	nop
 80014ac:	f7ff ffde 	bl	800146c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d8f7      	bhi.n	80014ac <HAL_Delay+0x28>
  {
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000008 	.word	0x20000008

080014cc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d101      	bne.n	80014de <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e0ed      	b.n	80016ba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d102      	bne.n	80014f0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fb44 	bl	8000b78 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f042 0201 	orr.w	r2, r2, #1
 80014fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001500:	f7ff ffb4 	bl	800146c <HAL_GetTick>
 8001504:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001506:	e012      	b.n	800152e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001508:	f7ff ffb0 	bl	800146c <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b0a      	cmp	r3, #10
 8001514:	d90b      	bls.n	800152e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2205      	movs	r2, #5
 8001526:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e0c5      	b.n	80016ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0e5      	beq.n	8001508 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f022 0202 	bic.w	r2, r2, #2
 800154a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800154c:	f7ff ff8e 	bl	800146c <HAL_GetTick>
 8001550:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001552:	e012      	b.n	800157a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001554:	f7ff ff8a 	bl	800146c <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b0a      	cmp	r3, #10
 8001560:	d90b      	bls.n	800157a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001566:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2205      	movs	r2, #5
 8001572:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e09f      	b.n	80016ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d1e5      	bne.n	8001554 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7e1b      	ldrb	r3, [r3, #24]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d108      	bne.n	80015a2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	e007      	b.n	80015b2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	7e5b      	ldrb	r3, [r3, #25]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d108      	bne.n	80015cc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	e007      	b.n	80015dc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7e9b      	ldrb	r3, [r3, #26]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d108      	bne.n	80015f6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f042 0220 	orr.w	r2, r2, #32
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	e007      	b.n	8001606 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f022 0220 	bic.w	r2, r2, #32
 8001604:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	7edb      	ldrb	r3, [r3, #27]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d108      	bne.n	8001620 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f022 0210 	bic.w	r2, r2, #16
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	e007      	b.n	8001630 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f042 0210 	orr.w	r2, r2, #16
 800162e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	7f1b      	ldrb	r3, [r3, #28]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d108      	bne.n	800164a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0208 	orr.w	r2, r2, #8
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e007      	b.n	800165a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 0208 	bic.w	r2, r2, #8
 8001658:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	7f5b      	ldrb	r3, [r3, #29]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d108      	bne.n	8001674 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f042 0204 	orr.w	r2, r2, #4
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	e007      	b.n	8001684 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f022 0204 	bic.w	r2, r2, #4
 8001682:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	ea42 0103 	orr.w	r1, r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	1e5a      	subs	r2, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	430a      	orrs	r2, r1
 80016a8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <__NVIC_SetPriorityGrouping+0x44>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016e0:	4013      	ands	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f6:	4a04      	ldr	r2, [pc, #16]	@ (8001708 <__NVIC_SetPriorityGrouping+0x44>)
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	60d3      	str	r3, [r2, #12]
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001710:	4b04      	ldr	r3, [pc, #16]	@ (8001724 <__NVIC_GetPriorityGrouping+0x18>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	0a1b      	lsrs	r3, r3, #8
 8001716:	f003 0307 	and.w	r3, r3, #7
}
 800171a:	4618      	mov	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	6039      	str	r1, [r7, #0]
 8001732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	db0a      	blt.n	8001752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	b2da      	uxtb	r2, r3
 8001740:	490c      	ldr	r1, [pc, #48]	@ (8001774 <__NVIC_SetPriority+0x4c>)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	0112      	lsls	r2, r2, #4
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	440b      	add	r3, r1
 800174c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001750:	e00a      	b.n	8001768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	b2da      	uxtb	r2, r3
 8001756:	4908      	ldr	r1, [pc, #32]	@ (8001778 <__NVIC_SetPriority+0x50>)
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	3b04      	subs	r3, #4
 8001760:	0112      	lsls	r2, r2, #4
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	440b      	add	r3, r1
 8001766:	761a      	strb	r2, [r3, #24]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000e100 	.word	0xe000e100
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177c:	b480      	push	{r7}
 800177e:	b089      	sub	sp, #36	@ 0x24
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f1c3 0307 	rsb	r3, r3, #7
 8001796:	2b04      	cmp	r3, #4
 8001798:	bf28      	it	cs
 800179a:	2304      	movcs	r3, #4
 800179c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3304      	adds	r3, #4
 80017a2:	2b06      	cmp	r3, #6
 80017a4:	d902      	bls.n	80017ac <NVIC_EncodePriority+0x30>
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3b03      	subs	r3, #3
 80017aa:	e000      	b.n	80017ae <NVIC_EncodePriority+0x32>
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	43da      	mvns	r2, r3
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	401a      	ands	r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	fa01 f303 	lsl.w	r3, r1, r3
 80017ce:	43d9      	mvns	r1, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d4:	4313      	orrs	r3, r2
         );
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3724      	adds	r7, #36	@ 0x24
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3b01      	subs	r3, #1
 80017f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017f4:	d301      	bcc.n	80017fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017f6:	2301      	movs	r3, #1
 80017f8:	e00f      	b.n	800181a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <SysTick_Config+0x40>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3b01      	subs	r3, #1
 8001800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001802:	210f      	movs	r1, #15
 8001804:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001808:	f7ff ff8e 	bl	8001728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <SysTick_Config+0x40>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001812:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <SysTick_Config+0x40>)
 8001814:	2207      	movs	r2, #7
 8001816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	e000e010 	.word	0xe000e010

08001828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ff47 	bl	80016c4 <__NVIC_SetPriorityGrouping>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800183e:	b580      	push	{r7, lr}
 8001840:	b086      	sub	sp, #24
 8001842:	af00      	add	r7, sp, #0
 8001844:	4603      	mov	r3, r0
 8001846:	60b9      	str	r1, [r7, #8]
 8001848:	607a      	str	r2, [r7, #4]
 800184a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001850:	f7ff ff5c 	bl	800170c <__NVIC_GetPriorityGrouping>
 8001854:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	68b9      	ldr	r1, [r7, #8]
 800185a:	6978      	ldr	r0, [r7, #20]
 800185c:	f7ff ff8e 	bl	800177c <NVIC_EncodePriority>
 8001860:	4602      	mov	r2, r0
 8001862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ff5d 	bl	8001728 <__NVIC_SetPriority>
}
 800186e:	bf00      	nop
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b082      	sub	sp, #8
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff ffb0 	bl	80017e4 <SysTick_Config>
 8001884:	4603      	mov	r3, r0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001890:	b480      	push	{r7}
 8001892:	b089      	sub	sp, #36	@ 0x24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
 80018aa:	e165      	b.n	8001b78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018ac:	2201      	movs	r2, #1
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f040 8154 	bne.w	8001b72 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 0303 	and.w	r3, r3, #3
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d005      	beq.n	80018e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d130      	bne.n	8001944 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	2203      	movs	r2, #3
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	68da      	ldr	r2, [r3, #12]
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4313      	orrs	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001918:	2201      	movs	r2, #1
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	43db      	mvns	r3, r3
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	4013      	ands	r3, r2
 8001926:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	f003 0201 	and.w	r2, r3, #1
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4313      	orrs	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	2b03      	cmp	r3, #3
 800194e:	d017      	beq.n	8001980 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	2203      	movs	r2, #3
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4313      	orrs	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d123      	bne.n	80019d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	08da      	lsrs	r2, r3, #3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3208      	adds	r2, #8
 8001994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	220f      	movs	r2, #15
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	08da      	lsrs	r2, r3, #3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3208      	adds	r2, #8
 80019ce:	69b9      	ldr	r1, [r7, #24]
 80019d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	2203      	movs	r2, #3
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 0203 	and.w	r2, r3, #3
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 80ae 	beq.w	8001b72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	4b5d      	ldr	r3, [pc, #372]	@ (8001b90 <HAL_GPIO_Init+0x300>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	4a5c      	ldr	r2, [pc, #368]	@ (8001b90 <HAL_GPIO_Init+0x300>)
 8001a20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a26:	4b5a      	ldr	r3, [pc, #360]	@ (8001b90 <HAL_GPIO_Init+0x300>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a32:	4a58      	ldr	r2, [pc, #352]	@ (8001b94 <HAL_GPIO_Init+0x304>)
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	089b      	lsrs	r3, r3, #2
 8001a38:	3302      	adds	r3, #2
 8001a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	220f      	movs	r2, #15
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4013      	ands	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a4f      	ldr	r2, [pc, #316]	@ (8001b98 <HAL_GPIO_Init+0x308>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d025      	beq.n	8001aaa <HAL_GPIO_Init+0x21a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a4e      	ldr	r2, [pc, #312]	@ (8001b9c <HAL_GPIO_Init+0x30c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d01f      	beq.n	8001aa6 <HAL_GPIO_Init+0x216>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4d      	ldr	r2, [pc, #308]	@ (8001ba0 <HAL_GPIO_Init+0x310>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d019      	beq.n	8001aa2 <HAL_GPIO_Init+0x212>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4c      	ldr	r2, [pc, #304]	@ (8001ba4 <HAL_GPIO_Init+0x314>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d013      	beq.n	8001a9e <HAL_GPIO_Init+0x20e>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4b      	ldr	r2, [pc, #300]	@ (8001ba8 <HAL_GPIO_Init+0x318>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00d      	beq.n	8001a9a <HAL_GPIO_Init+0x20a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4a      	ldr	r2, [pc, #296]	@ (8001bac <HAL_GPIO_Init+0x31c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <HAL_GPIO_Init+0x206>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a49      	ldr	r2, [pc, #292]	@ (8001bb0 <HAL_GPIO_Init+0x320>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d101      	bne.n	8001a92 <HAL_GPIO_Init+0x202>
 8001a8e:	2306      	movs	r3, #6
 8001a90:	e00c      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001a92:	2307      	movs	r3, #7
 8001a94:	e00a      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001a96:	2305      	movs	r3, #5
 8001a98:	e008      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	e006      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e004      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e002      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <HAL_GPIO_Init+0x21c>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	69fa      	ldr	r2, [r7, #28]
 8001aae:	f002 0203 	and.w	r2, r2, #3
 8001ab2:	0092      	lsls	r2, r2, #2
 8001ab4:	4093      	lsls	r3, r2
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001abc:	4935      	ldr	r1, [pc, #212]	@ (8001b94 <HAL_GPIO_Init+0x304>)
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	089b      	lsrs	r3, r3, #2
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aca:	4b3a      	ldr	r3, [pc, #232]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aee:	4a31      	ldr	r2, [pc, #196]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001af4:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	43db      	mvns	r3, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b18:	4a26      	ldr	r2, [pc, #152]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b1e:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b42:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b48:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b6c:	4a11      	ldr	r2, [pc, #68]	@ (8001bb4 <HAL_GPIO_Init+0x324>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3301      	adds	r3, #1
 8001b76:	61fb      	str	r3, [r7, #28]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	2b0f      	cmp	r3, #15
 8001b7c:	f67f ae96 	bls.w	80018ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b80:	bf00      	nop
 8001b82:	bf00      	nop
 8001b84:	3724      	adds	r7, #36	@ 0x24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40013800 	.word	0x40013800
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	40020800 	.word	0x40020800
 8001ba4:	40020c00 	.word	0x40020c00
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40021400 	.word	0x40021400
 8001bb0:	40021800 	.word	0x40021800
 8001bb4:	40013c00 	.word	0x40013c00

08001bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	807b      	strh	r3, [r7, #2]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bc8:	787b      	ldrb	r3, [r7, #1]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bce:	887a      	ldrh	r2, [r7, #2]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bd4:	e003      	b.n	8001bde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bd6:	887b      	ldrh	r3, [r7, #2]
 8001bd8:	041a      	lsls	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	619a      	str	r2, [r3, #24]
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e12b      	b.n	8001e56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff f894 	bl	8000d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2224      	movs	r2, #36	@ 0x24
 8001c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0201 	bic.w	r2, r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c50:	f001 f8b8 	bl	8002dc4 <HAL_RCC_GetPCLK1Freq>
 8001c54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	4a81      	ldr	r2, [pc, #516]	@ (8001e60 <HAL_I2C_Init+0x274>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d807      	bhi.n	8001c70 <HAL_I2C_Init+0x84>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	4a80      	ldr	r2, [pc, #512]	@ (8001e64 <HAL_I2C_Init+0x278>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	bf94      	ite	ls
 8001c68:	2301      	movls	r3, #1
 8001c6a:	2300      	movhi	r3, #0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	e006      	b.n	8001c7e <HAL_I2C_Init+0x92>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4a7d      	ldr	r2, [pc, #500]	@ (8001e68 <HAL_I2C_Init+0x27c>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	bf94      	ite	ls
 8001c78:	2301      	movls	r3, #1
 8001c7a:	2300      	movhi	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e0e7      	b.n	8001e56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4a78      	ldr	r2, [pc, #480]	@ (8001e6c <HAL_I2C_Init+0x280>)
 8001c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8e:	0c9b      	lsrs	r3, r3, #18
 8001c90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68ba      	ldr	r2, [r7, #8]
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	4a6a      	ldr	r2, [pc, #424]	@ (8001e60 <HAL_I2C_Init+0x274>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d802      	bhi.n	8001cc0 <HAL_I2C_Init+0xd4>
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	e009      	b.n	8001cd4 <HAL_I2C_Init+0xe8>
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001cc6:	fb02 f303 	mul.w	r3, r2, r3
 8001cca:	4a69      	ldr	r2, [pc, #420]	@ (8001e70 <HAL_I2C_Init+0x284>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	099b      	lsrs	r3, r3, #6
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6812      	ldr	r2, [r2, #0]
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001ce6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	495c      	ldr	r1, [pc, #368]	@ (8001e60 <HAL_I2C_Init+0x274>)
 8001cf0:	428b      	cmp	r3, r1
 8001cf2:	d819      	bhi.n	8001d28 <HAL_I2C_Init+0x13c>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1e59      	subs	r1, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d02:	1c59      	adds	r1, r3, #1
 8001d04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001d08:	400b      	ands	r3, r1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00a      	beq.n	8001d24 <HAL_I2C_Init+0x138>
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	1e59      	subs	r1, r3, #1
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d22:	e051      	b.n	8001dc8 <HAL_I2C_Init+0x1dc>
 8001d24:	2304      	movs	r3, #4
 8001d26:	e04f      	b.n	8001dc8 <HAL_I2C_Init+0x1dc>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d111      	bne.n	8001d54 <HAL_I2C_Init+0x168>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1e58      	subs	r0, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6859      	ldr	r1, [r3, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	440b      	add	r3, r1
 8001d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d42:	3301      	adds	r3, #1
 8001d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	bf0c      	ite	eq
 8001d4c:	2301      	moveq	r3, #1
 8001d4e:	2300      	movne	r3, #0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	e012      	b.n	8001d7a <HAL_I2C_Init+0x18e>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	1e58      	subs	r0, r3, #1
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6859      	ldr	r1, [r3, #4]
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	0099      	lsls	r1, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_I2C_Init+0x196>
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e022      	b.n	8001dc8 <HAL_I2C_Init+0x1dc>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10e      	bne.n	8001da8 <HAL_I2C_Init+0x1bc>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1e58      	subs	r0, r3, #1
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6859      	ldr	r1, [r3, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	440b      	add	r3, r1
 8001d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001da6:	e00f      	b.n	8001dc8 <HAL_I2C_Init+0x1dc>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1e58      	subs	r0, r3, #1
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6859      	ldr	r1, [r3, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	0099      	lsls	r1, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	6809      	ldr	r1, [r1, #0]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69da      	ldr	r2, [r3, #28]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001df6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6911      	ldr	r1, [r2, #16]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	68d2      	ldr	r2, [r2, #12]
 8001e02:	4311      	orrs	r1, r2
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	430b      	orrs	r3, r1
 8001e0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695a      	ldr	r2, [r3, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0201 	orr.w	r2, r2, #1
 8001e36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2220      	movs	r2, #32
 8001e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	000186a0 	.word	0x000186a0
 8001e64:	001e847f 	.word	0x001e847f
 8001e68:	003d08ff 	.word	0x003d08ff
 8001e6c:	431bde83 	.word	0x431bde83
 8001e70:	10624dd3 	.word	0x10624dd3

08001e74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b088      	sub	sp, #32
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	460b      	mov	r3, r1
 8001e82:	817b      	strh	r3, [r7, #10]
 8001e84:	4613      	mov	r3, r2
 8001e86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e88:	f7ff faf0 	bl	800146c <HAL_GetTick>
 8001e8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b20      	cmp	r3, #32
 8001e98:	f040 80e0 	bne.w	800205c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2319      	movs	r3, #25
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4970      	ldr	r1, [pc, #448]	@ (8002068 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f000 fc64 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	e0d3      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d101      	bne.n	8001ec4 <HAL_I2C_Master_Transmit+0x50>
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	e0cc      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d007      	beq.n	8001eea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f042 0201 	orr.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ef8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2221      	movs	r2, #33	@ 0x21
 8001efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2210      	movs	r2, #16
 8001f06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	893a      	ldrh	r2, [r7, #8]
 8001f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4a50      	ldr	r2, [pc, #320]	@ (800206c <HAL_I2C_Master_Transmit+0x1f8>)
 8001f2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f2c:	8979      	ldrh	r1, [r7, #10]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	6a3a      	ldr	r2, [r7, #32]
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f000 face 	bl	80024d4 <I2C_MasterRequestWrite>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e08d      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f42:	2300      	movs	r3, #0
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f58:	e066      	b.n	8002028 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	6a39      	ldr	r1, [r7, #32]
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 fd22 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00d      	beq.n	8001f86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d107      	bne.n	8001f82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e06b      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8a:	781a      	ldrb	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d11b      	bne.n	8001ffc <HAL_I2C_Master_Transmit+0x188>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d017      	beq.n	8001ffc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fdc:	1c5a      	adds	r2, r3, #1
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	6a39      	ldr	r1, [r7, #32]
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 fd19 	bl	8002a38 <I2C_WaitOnBTFFlagUntilTimeout>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00d      	beq.n	8002028 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002010:	2b04      	cmp	r3, #4
 8002012:	d107      	bne.n	8002024 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002022:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e01a      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800202c:	2b00      	cmp	r3, #0
 800202e:	d194      	bne.n	8001f5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800203e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2220      	movs	r2, #32
 8002044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	e000      	b.n	800205e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800205c:	2302      	movs	r3, #2
  }
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	00100002 	.word	0x00100002
 800206c:	ffff0000 	.word	0xffff0000

08002070 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08c      	sub	sp, #48	@ 0x30
 8002074:	af02      	add	r7, sp, #8
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	607a      	str	r2, [r7, #4]
 800207a:	461a      	mov	r2, r3
 800207c:	460b      	mov	r3, r1
 800207e:	817b      	strh	r3, [r7, #10]
 8002080:	4613      	mov	r3, r2
 8002082:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002084:	f7ff f9f2 	bl	800146c <HAL_GetTick>
 8002088:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b20      	cmp	r3, #32
 8002094:	f040 8217 	bne.w	80024c6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	2319      	movs	r3, #25
 800209e:	2201      	movs	r2, #1
 80020a0:	497c      	ldr	r1, [pc, #496]	@ (8002294 <HAL_I2C_Master_Receive+0x224>)
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 fb66 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80020ae:	2302      	movs	r3, #2
 80020b0:	e20a      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d101      	bne.n	80020c0 <HAL_I2C_Master_Receive+0x50>
 80020bc:	2302      	movs	r3, #2
 80020be:	e203      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d007      	beq.n	80020e6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f042 0201 	orr.w	r2, r2, #1
 80020e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2222      	movs	r2, #34	@ 0x22
 80020fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2210      	movs	r2, #16
 8002102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	893a      	ldrh	r2, [r7, #8]
 8002116:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800211c:	b29a      	uxth	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4a5c      	ldr	r2, [pc, #368]	@ (8002298 <HAL_I2C_Master_Receive+0x228>)
 8002126:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002128:	8979      	ldrh	r1, [r7, #10]
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 fa52 	bl	80025d8 <I2C_MasterRequestRead>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e1c4      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002142:	2b00      	cmp	r3, #0
 8002144:	d113      	bne.n	800216e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	623b      	str	r3, [r7, #32]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	623b      	str	r3, [r7, #32]
 800215a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	e198      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002172:	2b01      	cmp	r3, #1
 8002174:	d11b      	bne.n	80021ae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002184:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	61fb      	str	r3, [r7, #28]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	e178      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d11b      	bne.n	80021ee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	61bb      	str	r3, [r7, #24]
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	e158      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80021fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002214:	e144      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800221a:	2b03      	cmp	r3, #3
 800221c:	f200 80f1 	bhi.w	8002402 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002224:	2b01      	cmp	r3, #1
 8002226:	d123      	bne.n	8002270 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f000 fc4b 	bl	8002ac8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e145      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691a      	ldr	r2, [r3, #16]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224e:	1c5a      	adds	r2, r3, #1
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002258:	3b01      	subs	r3, #1
 800225a:	b29a      	uxth	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002264:	b29b      	uxth	r3, r3
 8002266:	3b01      	subs	r3, #1
 8002268:	b29a      	uxth	r2, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800226e:	e117      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002274:	2b02      	cmp	r3, #2
 8002276:	d14e      	bne.n	8002316 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800227e:	2200      	movs	r2, #0
 8002280:	4906      	ldr	r1, [pc, #24]	@ (800229c <HAL_I2C_Master_Receive+0x22c>)
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f000 fa76 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d008      	beq.n	80022a0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e11a      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
 8002292:	bf00      	nop
 8002294:	00100002 	.word	0x00100002
 8002298:	ffff0000 	.word	0xffff0000
 800229c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	691a      	ldr	r2, [r3, #16]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c2:	1c5a      	adds	r2, r3, #1
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	691a      	ldr	r2, [r3, #16]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	b2d2      	uxtb	r2, r2
 80022ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fe:	3b01      	subs	r3, #1
 8002300:	b29a      	uxth	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800230a:	b29b      	uxth	r3, r3
 800230c:	3b01      	subs	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002314:	e0c4      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800231c:	2200      	movs	r2, #0
 800231e:	496c      	ldr	r1, [pc, #432]	@ (80024d0 <HAL_I2C_Master_Receive+0x460>)
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fa27 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0cb      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800233e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691a      	ldr	r2, [r3, #16]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800235c:	3b01      	subs	r3, #1
 800235e:	b29a      	uxth	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002368:	b29b      	uxth	r3, r3
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002378:	2200      	movs	r2, #0
 800237a:	4955      	ldr	r1, [pc, #340]	@ (80024d0 <HAL_I2C_Master_Receive+0x460>)
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f9f9 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e09d      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800239a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	691a      	ldr	r2, [r3, #16]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b8:	3b01      	subs	r3, #1
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	1c5a      	adds	r2, r3, #1
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ea:	3b01      	subs	r3, #1
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	3b01      	subs	r3, #1
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002400:	e04e      	b.n	80024a0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002404:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 fb5e 	bl	8002ac8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e058      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800243e:	b29b      	uxth	r3, r3
 8002440:	3b01      	subs	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b04      	cmp	r3, #4
 8002454:	d124      	bne.n	80024a0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245a:	2b03      	cmp	r3, #3
 800245c:	d107      	bne.n	800246e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800246c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	691a      	ldr	r2, [r3, #16]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800248a:	3b01      	subs	r3, #1
 800248c:	b29a      	uxth	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002496:	b29b      	uxth	r3, r3
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f47f aeb6 	bne.w	8002216 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	e000      	b.n	80024c8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80024c6:	2302      	movs	r3, #2
  }
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3728      	adds	r7, #40	@ 0x28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	00010004 	.word	0x00010004

080024d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af02      	add	r7, sp, #8
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	460b      	mov	r3, r1
 80024e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d006      	beq.n	80024fe <I2C_MasterRequestWrite+0x2a>
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d003      	beq.n	80024fe <I2C_MasterRequestWrite+0x2a>
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024fc:	d108      	bne.n	8002510 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	e00b      	b.n	8002528 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	2b12      	cmp	r3, #18
 8002516:	d107      	bne.n	8002528 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002526:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f91d 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00d      	beq.n	800255c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800254e:	d103      	bne.n	8002558 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e035      	b.n	80025c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002564:	d108      	bne.n	8002578 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002566:	897b      	ldrh	r3, [r7, #10]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	461a      	mov	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002574:	611a      	str	r2, [r3, #16]
 8002576:	e01b      	b.n	80025b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002578:	897b      	ldrh	r3, [r7, #10]
 800257a:	11db      	asrs	r3, r3, #7
 800257c:	b2db      	uxtb	r3, r3
 800257e:	f003 0306 	and.w	r3, r3, #6
 8002582:	b2db      	uxtb	r3, r3
 8002584:	f063 030f 	orn	r3, r3, #15
 8002588:	b2da      	uxtb	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	490e      	ldr	r1, [pc, #56]	@ (80025d0 <I2C_MasterRequestWrite+0xfc>)
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f000 f966 	bl	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e010      	b.n	80025c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025a6:	897b      	ldrh	r3, [r7, #10]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4907      	ldr	r1, [pc, #28]	@ (80025d4 <I2C_MasterRequestWrite+0x100>)
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f956 	bl	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	00010008 	.word	0x00010008
 80025d4:	00010002 	.word	0x00010002

080025d8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	603b      	str	r3, [r7, #0]
 80025e4:	460b      	mov	r3, r1
 80025e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025fc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b08      	cmp	r3, #8
 8002602:	d006      	beq.n	8002612 <I2C_MasterRequestRead+0x3a>
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d003      	beq.n	8002612 <I2C_MasterRequestRead+0x3a>
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002610:	d108      	bne.n	8002624 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	e00b      	b.n	800263c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002628:	2b11      	cmp	r3, #17
 800262a:	d107      	bne.n	800263c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800263a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 f893 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00d      	beq.n	8002670 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002662:	d103      	bne.n	800266c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800266a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e079      	b.n	8002764 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002678:	d108      	bne.n	800268c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800267a:	897b      	ldrh	r3, [r7, #10]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	b2da      	uxtb	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	611a      	str	r2, [r3, #16]
 800268a:	e05f      	b.n	800274c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800268c:	897b      	ldrh	r3, [r7, #10]
 800268e:	11db      	asrs	r3, r3, #7
 8002690:	b2db      	uxtb	r3, r3
 8002692:	f003 0306 	and.w	r3, r3, #6
 8002696:	b2db      	uxtb	r3, r3
 8002698:	f063 030f 	orn	r3, r3, #15
 800269c:	b2da      	uxtb	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	4930      	ldr	r1, [pc, #192]	@ (800276c <I2C_MasterRequestRead+0x194>)
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f000 f8dc 	bl	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e054      	b.n	8002764 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026ba:	897b      	ldrh	r3, [r7, #10]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	4929      	ldr	r1, [pc, #164]	@ (8002770 <I2C_MasterRequestRead+0x198>)
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f8cc 	bl	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e044      	b.n	8002764 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026fe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 f831 	bl	8002774 <I2C_WaitOnFlagUntilTimeout>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00d      	beq.n	8002734 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002726:	d103      	bne.n	8002730 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800272e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e017      	b.n	8002764 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002734:	897b      	ldrh	r3, [r7, #10]
 8002736:	11db      	asrs	r3, r3, #7
 8002738:	b2db      	uxtb	r3, r3
 800273a:	f003 0306 	and.w	r3, r3, #6
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f063 030e 	orn	r3, r3, #14
 8002744:	b2da      	uxtb	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	4907      	ldr	r1, [pc, #28]	@ (8002770 <I2C_MasterRequestRead+0x198>)
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f888 	bl	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	00010008 	.word	0x00010008
 8002770:	00010002 	.word	0x00010002

08002774 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	4613      	mov	r3, r2
 8002782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002784:	e048      	b.n	8002818 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800278c:	d044      	beq.n	8002818 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278e:	f7fe fe6d 	bl	800146c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d302      	bcc.n	80027a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d139      	bne.n	8002818 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	0c1b      	lsrs	r3, r3, #16
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d10d      	bne.n	80027ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	43da      	mvns	r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	4013      	ands	r3, r2
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf0c      	ite	eq
 80027c0:	2301      	moveq	r3, #1
 80027c2:	2300      	movne	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	461a      	mov	r2, r3
 80027c8:	e00c      	b.n	80027e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	43da      	mvns	r2, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	4013      	ands	r3, r2
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bf0c      	ite	eq
 80027dc:	2301      	moveq	r3, #1
 80027de:	2300      	movne	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	461a      	mov	r2, r3
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d116      	bne.n	8002818 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2220      	movs	r2, #32
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	f043 0220 	orr.w	r2, r3, #32
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e023      	b.n	8002860 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	0c1b      	lsrs	r3, r3, #16
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d10d      	bne.n	800283e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	43da      	mvns	r2, r3
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	b29b      	uxth	r3, r3
 8002830:	2b00      	cmp	r3, #0
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	e00c      	b.n	8002858 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	43da      	mvns	r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	4013      	ands	r3, r2
 800284a:	b29b      	uxth	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	bf0c      	ite	eq
 8002850:	2301      	moveq	r3, #1
 8002852:	2300      	movne	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	461a      	mov	r2, r3
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	429a      	cmp	r2, r3
 800285c:	d093      	beq.n	8002786 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
 8002874:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002876:	e071      	b.n	800295c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002886:	d123      	bne.n	80028d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002896:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80028a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028bc:	f043 0204 	orr.w	r2, r3, #4
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e067      	b.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028d6:	d041      	beq.n	800295c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d8:	f7fe fdc8 	bl	800146c <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d302      	bcc.n	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d136      	bne.n	800295c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	0c1b      	lsrs	r3, r3, #16
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d10c      	bne.n	8002912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	43da      	mvns	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	4013      	ands	r3, r2
 8002904:	b29b      	uxth	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	bf14      	ite	ne
 800290a:	2301      	movne	r3, #1
 800290c:	2300      	moveq	r3, #0
 800290e:	b2db      	uxtb	r3, r3
 8002910:	e00b      	b.n	800292a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	43da      	mvns	r2, r3
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	4013      	ands	r3, r2
 800291e:	b29b      	uxth	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	bf14      	ite	ne
 8002924:	2301      	movne	r3, #1
 8002926:	2300      	moveq	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d016      	beq.n	800295c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2220      	movs	r2, #32
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	f043 0220 	orr.w	r2, r3, #32
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e021      	b.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	0c1b      	lsrs	r3, r3, #16
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10c      	bne.n	8002980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	43da      	mvns	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4013      	ands	r3, r2
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	bf14      	ite	ne
 8002978:	2301      	movne	r3, #1
 800297a:	2300      	moveq	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	e00b      	b.n	8002998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	43da      	mvns	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	4013      	ands	r3, r2
 800298c:	b29b      	uxth	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	bf14      	ite	ne
 8002992:	2301      	movne	r3, #1
 8002994:	2300      	moveq	r3, #0
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	f47f af6d 	bne.w	8002878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029b4:	e034      	b.n	8002a20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 f8e3 	bl	8002b82 <I2C_IsAcknowledgeFailed>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e034      	b.n	8002a30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029cc:	d028      	beq.n	8002a20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ce:	f7fe fd4d 	bl	800146c <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d302      	bcc.n	80029e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d11d      	bne.n	8002a20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ee:	2b80      	cmp	r3, #128	@ 0x80
 80029f0:	d016      	beq.n	8002a20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0c:	f043 0220 	orr.w	r2, r3, #32
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e007      	b.n	8002a30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2a:	2b80      	cmp	r3, #128	@ 0x80
 8002a2c:	d1c3      	bne.n	80029b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a44:	e034      	b.n	8002ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 f89b 	bl	8002b82 <I2C_IsAcknowledgeFailed>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e034      	b.n	8002ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a5c:	d028      	beq.n	8002ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5e:	f7fe fd05 	bl	800146c <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d302      	bcc.n	8002a74 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d11d      	bne.n	8002ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d016      	beq.n	8002ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e007      	b.n	8002ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	d1c3      	bne.n	8002a46 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ad4:	e049      	b.n	8002b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	2b10      	cmp	r3, #16
 8002ae2:	d119      	bne.n	8002b18 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0210 	mvn.w	r2, #16
 8002aec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e030      	b.n	8002b7a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b18:	f7fe fca8 	bl	800146c <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d302      	bcc.n	8002b2e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d11d      	bne.n	8002b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b38:	2b40      	cmp	r3, #64	@ 0x40
 8002b3a:	d016      	beq.n	8002b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2220      	movs	r2, #32
 8002b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	f043 0220 	orr.w	r2, r3, #32
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e007      	b.n	8002b7a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695b      	ldr	r3, [r3, #20]
 8002b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b74:	2b40      	cmp	r3, #64	@ 0x40
 8002b76:	d1ae      	bne.n	8002ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b98:	d11b      	bne.n	8002bd2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ba2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2220      	movs	r2, #32
 8002bae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	f043 0204 	orr.w	r2, r3, #4
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0cc      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b68      	ldr	r3, [pc, #416]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d90c      	bls.n	8002c1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b65      	ldr	r3, [pc, #404]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c0a:	4b63      	ldr	r3, [pc, #396]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e0b8      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d020      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d005      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c34:	4b59      	ldr	r3, [pc, #356]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a58      	ldr	r2, [pc, #352]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c4c:	4b53      	ldr	r3, [pc, #332]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a52      	ldr	r2, [pc, #328]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c58:	4b50      	ldr	r3, [pc, #320]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	494d      	ldr	r1, [pc, #308]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d044      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7e:	4b47      	ldr	r3, [pc, #284]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d119      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e07f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d003      	beq.n	8002c9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d107      	bne.n	8002cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e06f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cae:	4b3b      	ldr	r3, [pc, #236]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e067      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cbe:	4b37      	ldr	r3, [pc, #220]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f023 0203 	bic.w	r2, r3, #3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	4934      	ldr	r1, [pc, #208]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cd0:	f7fe fbcc 	bl	800146c <HAL_GetTick>
 8002cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd6:	e00a      	b.n	8002cee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd8:	f7fe fbc8 	bl	800146c <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e04f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cee:	4b2b      	ldr	r3, [pc, #172]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 020c 	and.w	r2, r3, #12
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d1eb      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d00:	4b25      	ldr	r3, [pc, #148]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d20c      	bcs.n	8002d28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b20      	ldr	r3, [pc, #128]	@ (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e032      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d34:	4b19      	ldr	r3, [pc, #100]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	4916      	ldr	r1, [pc, #88]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d52:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	490e      	ldr	r1, [pc, #56]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d66:	f000 f855 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	490a      	ldr	r1, [pc, #40]	@ (8002da0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d78:	5ccb      	ldrb	r3, [r1, r3]
 8002d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7e:	4a09      	ldr	r2, [pc, #36]	@ (8002da4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d82:	4b09      	ldr	r3, [pc, #36]	@ (8002da8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7fe fb2c 	bl	80013e4 <HAL_InitTick>

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40023c00 	.word	0x40023c00
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	08005074 	.word	0x08005074
 8002da4:	20000000 	.word	0x20000000
 8002da8:	20000004 	.word	0x20000004

08002dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002db0:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002db2:	681b      	ldr	r3, [r3, #0]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	20000000 	.word	0x20000000

08002dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dc8:	f7ff fff0 	bl	8002dac <HAL_RCC_GetHCLKFreq>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	0a9b      	lsrs	r3, r3, #10
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	4903      	ldr	r1, [pc, #12]	@ (8002de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dda:	5ccb      	ldrb	r3, [r1, r3]
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40023800 	.word	0x40023800
 8002de8:	08005084 	.word	0x08005084

08002dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002df0:	f7ff ffdc 	bl	8002dac <HAL_RCC_GetHCLKFreq>
 8002df4:	4602      	mov	r2, r0
 8002df6:	4b05      	ldr	r3, [pc, #20]	@ (8002e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	0b5b      	lsrs	r3, r3, #13
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	4903      	ldr	r1, [pc, #12]	@ (8002e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e02:	5ccb      	ldrb	r3, [r1, r3]
 8002e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	08005084 	.word	0x08005084

08002e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e18:	b0ae      	sub	sp, #184	@ 0xb8
 8002e1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e3a:	4bcb      	ldr	r3, [pc, #812]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	2b0c      	cmp	r3, #12
 8002e44:	f200 8206 	bhi.w	8003254 <HAL_RCC_GetSysClockFreq+0x440>
 8002e48:	a201      	add	r2, pc, #4	@ (adr r2, 8002e50 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4e:	bf00      	nop
 8002e50:	08002e85 	.word	0x08002e85
 8002e54:	08003255 	.word	0x08003255
 8002e58:	08003255 	.word	0x08003255
 8002e5c:	08003255 	.word	0x08003255
 8002e60:	08002e8d 	.word	0x08002e8d
 8002e64:	08003255 	.word	0x08003255
 8002e68:	08003255 	.word	0x08003255
 8002e6c:	08003255 	.word	0x08003255
 8002e70:	08002e95 	.word	0x08002e95
 8002e74:	08003255 	.word	0x08003255
 8002e78:	08003255 	.word	0x08003255
 8002e7c:	08003255 	.word	0x08003255
 8002e80:	08003085 	.word	0x08003085
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e84:	4bb9      	ldr	r3, [pc, #740]	@ (800316c <HAL_RCC_GetSysClockFreq+0x358>)
 8002e86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e8a:	e1e7      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e8c:	4bb8      	ldr	r3, [pc, #736]	@ (8003170 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e92:	e1e3      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e94:	4bb4      	ldr	r3, [pc, #720]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ea0:	4bb1      	ldr	r3, [pc, #708]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d071      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eac:	4bae      	ldr	r3, [pc, #696]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	099b      	lsrs	r3, r3, #6
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002eb8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ece:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ed2:	4622      	mov	r2, r4
 8002ed4:	462b      	mov	r3, r5
 8002ed6:	f04f 0000 	mov.w	r0, #0
 8002eda:	f04f 0100 	mov.w	r1, #0
 8002ede:	0159      	lsls	r1, r3, #5
 8002ee0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ee4:	0150      	lsls	r0, r2, #5
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4621      	mov	r1, r4
 8002eec:	1a51      	subs	r1, r2, r1
 8002eee:	6439      	str	r1, [r7, #64]	@ 0x40
 8002ef0:	4629      	mov	r1, r5
 8002ef2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ef6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ef8:	f04f 0200 	mov.w	r2, #0
 8002efc:	f04f 0300 	mov.w	r3, #0
 8002f00:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002f04:	4649      	mov	r1, r9
 8002f06:	018b      	lsls	r3, r1, #6
 8002f08:	4641      	mov	r1, r8
 8002f0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f0e:	4641      	mov	r1, r8
 8002f10:	018a      	lsls	r2, r1, #6
 8002f12:	4641      	mov	r1, r8
 8002f14:	1a51      	subs	r1, r2, r1
 8002f16:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f18:	4649      	mov	r1, r9
 8002f1a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002f2c:	4649      	mov	r1, r9
 8002f2e:	00cb      	lsls	r3, r1, #3
 8002f30:	4641      	mov	r1, r8
 8002f32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f36:	4641      	mov	r1, r8
 8002f38:	00ca      	lsls	r2, r1, #3
 8002f3a:	4610      	mov	r0, r2
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4603      	mov	r3, r0
 8002f40:	4622      	mov	r2, r4
 8002f42:	189b      	adds	r3, r3, r2
 8002f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f46:	462b      	mov	r3, r5
 8002f48:	460a      	mov	r2, r1
 8002f4a:	eb42 0303 	adc.w	r3, r2, r3
 8002f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f5c:	4629      	mov	r1, r5
 8002f5e:	024b      	lsls	r3, r1, #9
 8002f60:	4621      	mov	r1, r4
 8002f62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f66:	4621      	mov	r1, r4
 8002f68:	024a      	lsls	r2, r1, #9
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f72:	2200      	movs	r2, #0
 8002f74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f7c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002f80:	f7fd f996 	bl	80002b0 <__aeabi_uldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4613      	mov	r3, r2
 8002f8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f8e:	e067      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f90:	4b75      	ldr	r3, [pc, #468]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	099b      	lsrs	r3, r3, #6
 8002f96:	2200      	movs	r2, #0
 8002f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f9c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002fa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002faa:	2300      	movs	r3, #0
 8002fac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002fae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	462b      	mov	r3, r5
 8002fb6:	f04f 0000 	mov.w	r0, #0
 8002fba:	f04f 0100 	mov.w	r1, #0
 8002fbe:	0159      	lsls	r1, r3, #5
 8002fc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fc4:	0150      	lsls	r0, r2, #5
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4621      	mov	r1, r4
 8002fcc:	1a51      	subs	r1, r2, r1
 8002fce:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	018b      	lsls	r3, r1, #6
 8002fe8:	4641      	mov	r1, r8
 8002fea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fee:	4641      	mov	r1, r8
 8002ff0:	018a      	lsls	r2, r1, #6
 8002ff2:	4641      	mov	r1, r8
 8002ff4:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ff8:	4649      	mov	r1, r9
 8002ffa:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800300a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800300e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003012:	4692      	mov	sl, r2
 8003014:	469b      	mov	fp, r3
 8003016:	4623      	mov	r3, r4
 8003018:	eb1a 0303 	adds.w	r3, sl, r3
 800301c:	623b      	str	r3, [r7, #32]
 800301e:	462b      	mov	r3, r5
 8003020:	eb4b 0303 	adc.w	r3, fp, r3
 8003024:	627b      	str	r3, [r7, #36]	@ 0x24
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003032:	4629      	mov	r1, r5
 8003034:	028b      	lsls	r3, r1, #10
 8003036:	4621      	mov	r1, r4
 8003038:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800303c:	4621      	mov	r1, r4
 800303e:	028a      	lsls	r2, r1, #10
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003048:	2200      	movs	r2, #0
 800304a:	673b      	str	r3, [r7, #112]	@ 0x70
 800304c:	677a      	str	r2, [r7, #116]	@ 0x74
 800304e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003052:	f7fd f92d 	bl	80002b0 <__aeabi_uldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4613      	mov	r3, r2
 800305c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003060:	4b41      	ldr	r3, [pc, #260]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	0c1b      	lsrs	r3, r3, #16
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003072:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003076:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800307a:	fbb2 f3f3 	udiv	r3, r2, r3
 800307e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003082:	e0eb      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003084:	4b38      	ldr	r3, [pc, #224]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800308c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003090:	4b35      	ldr	r3, [pc, #212]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d06b      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800309c:	4b32      	ldr	r3, [pc, #200]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x354>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	099b      	lsrs	r3, r3, #6
 80030a2:	2200      	movs	r2, #0
 80030a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80030a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80030b0:	2300      	movs	r3, #0
 80030b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80030b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80030b8:	4622      	mov	r2, r4
 80030ba:	462b      	mov	r3, r5
 80030bc:	f04f 0000 	mov.w	r0, #0
 80030c0:	f04f 0100 	mov.w	r1, #0
 80030c4:	0159      	lsls	r1, r3, #5
 80030c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030ca:	0150      	lsls	r0, r2, #5
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4621      	mov	r1, r4
 80030d2:	1a51      	subs	r1, r2, r1
 80030d4:	61b9      	str	r1, [r7, #24]
 80030d6:	4629      	mov	r1, r5
 80030d8:	eb63 0301 	sbc.w	r3, r3, r1
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80030ea:	4659      	mov	r1, fp
 80030ec:	018b      	lsls	r3, r1, #6
 80030ee:	4651      	mov	r1, sl
 80030f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030f4:	4651      	mov	r1, sl
 80030f6:	018a      	lsls	r2, r1, #6
 80030f8:	4651      	mov	r1, sl
 80030fa:	ebb2 0801 	subs.w	r8, r2, r1
 80030fe:	4659      	mov	r1, fp
 8003100:	eb63 0901 	sbc.w	r9, r3, r1
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003110:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003114:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003118:	4690      	mov	r8, r2
 800311a:	4699      	mov	r9, r3
 800311c:	4623      	mov	r3, r4
 800311e:	eb18 0303 	adds.w	r3, r8, r3
 8003122:	613b      	str	r3, [r7, #16]
 8003124:	462b      	mov	r3, r5
 8003126:	eb49 0303 	adc.w	r3, r9, r3
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003138:	4629      	mov	r1, r5
 800313a:	024b      	lsls	r3, r1, #9
 800313c:	4621      	mov	r1, r4
 800313e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003142:	4621      	mov	r1, r4
 8003144:	024a      	lsls	r2, r1, #9
 8003146:	4610      	mov	r0, r2
 8003148:	4619      	mov	r1, r3
 800314a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800314e:	2200      	movs	r2, #0
 8003150:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003152:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003154:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003158:	f7fd f8aa 	bl	80002b0 <__aeabi_uldivmod>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4613      	mov	r3, r2
 8003162:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003166:	e065      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x420>
 8003168:	40023800 	.word	0x40023800
 800316c:	00f42400 	.word	0x00f42400
 8003170:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003174:	4b3d      	ldr	r3, [pc, #244]	@ (800326c <HAL_RCC_GetSysClockFreq+0x458>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	099b      	lsrs	r3, r3, #6
 800317a:	2200      	movs	r2, #0
 800317c:	4618      	mov	r0, r3
 800317e:	4611      	mov	r1, r2
 8003180:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003184:	653b      	str	r3, [r7, #80]	@ 0x50
 8003186:	2300      	movs	r3, #0
 8003188:	657b      	str	r3, [r7, #84]	@ 0x54
 800318a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800318e:	4642      	mov	r2, r8
 8003190:	464b      	mov	r3, r9
 8003192:	f04f 0000 	mov.w	r0, #0
 8003196:	f04f 0100 	mov.w	r1, #0
 800319a:	0159      	lsls	r1, r3, #5
 800319c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031a0:	0150      	lsls	r0, r2, #5
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	4641      	mov	r1, r8
 80031a8:	1a51      	subs	r1, r2, r1
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	4649      	mov	r1, r9
 80031ae:	eb63 0301 	sbc.w	r3, r3, r1
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80031c0:	4659      	mov	r1, fp
 80031c2:	018b      	lsls	r3, r1, #6
 80031c4:	4651      	mov	r1, sl
 80031c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ca:	4651      	mov	r1, sl
 80031cc:	018a      	lsls	r2, r1, #6
 80031ce:	4651      	mov	r1, sl
 80031d0:	1a54      	subs	r4, r2, r1
 80031d2:	4659      	mov	r1, fp
 80031d4:	eb63 0501 	sbc.w	r5, r3, r1
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	00eb      	lsls	r3, r5, #3
 80031e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031e6:	00e2      	lsls	r2, r4, #3
 80031e8:	4614      	mov	r4, r2
 80031ea:	461d      	mov	r5, r3
 80031ec:	4643      	mov	r3, r8
 80031ee:	18e3      	adds	r3, r4, r3
 80031f0:	603b      	str	r3, [r7, #0]
 80031f2:	464b      	mov	r3, r9
 80031f4:	eb45 0303 	adc.w	r3, r5, r3
 80031f8:	607b      	str	r3, [r7, #4]
 80031fa:	f04f 0200 	mov.w	r2, #0
 80031fe:	f04f 0300 	mov.w	r3, #0
 8003202:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003206:	4629      	mov	r1, r5
 8003208:	028b      	lsls	r3, r1, #10
 800320a:	4621      	mov	r1, r4
 800320c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003210:	4621      	mov	r1, r4
 8003212:	028a      	lsls	r2, r1, #10
 8003214:	4610      	mov	r0, r2
 8003216:	4619      	mov	r1, r3
 8003218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800321c:	2200      	movs	r2, #0
 800321e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003220:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003222:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003226:	f7fd f843 	bl	80002b0 <__aeabi_uldivmod>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4613      	mov	r3, r2
 8003230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003234:	4b0d      	ldr	r3, [pc, #52]	@ (800326c <HAL_RCC_GetSysClockFreq+0x458>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	0f1b      	lsrs	r3, r3, #28
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003242:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003246:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003252:	e003      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003254:	4b06      	ldr	r3, [pc, #24]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003256:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800325a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800325c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003260:	4618      	mov	r0, r3
 8003262:	37b8      	adds	r7, #184	@ 0xb8
 8003264:	46bd      	mov	sp, r7
 8003266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	00f42400 	.word	0x00f42400

08003274 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e28d      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8083 	beq.w	800339a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003294:	4b94      	ldr	r3, [pc, #592]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 030c 	and.w	r3, r3, #12
 800329c:	2b04      	cmp	r3, #4
 800329e:	d019      	beq.n	80032d4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032a0:	4b91      	ldr	r3, [pc, #580]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 030c 	and.w	r3, r3, #12
        || \
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d106      	bne.n	80032ba <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032ac:	4b8e      	ldr	r3, [pc, #568]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032b8:	d00c      	beq.n	80032d4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032ba:	4b8b      	ldr	r3, [pc, #556]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d112      	bne.n	80032ec <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032c6:	4b88      	ldr	r3, [pc, #544]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032d2:	d10b      	bne.n	80032ec <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d4:	4b84      	ldr	r3, [pc, #528]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d05b      	beq.n	8003398 <HAL_RCC_OscConfig+0x124>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d157      	bne.n	8003398 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e25a      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f4:	d106      	bne.n	8003304 <HAL_RCC_OscConfig+0x90>
 80032f6:	4b7c      	ldr	r3, [pc, #496]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a7b      	ldr	r2, [pc, #492]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80032fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	e01d      	b.n	8003340 <HAL_RCC_OscConfig+0xcc>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800330c:	d10c      	bne.n	8003328 <HAL_RCC_OscConfig+0xb4>
 800330e:	4b76      	ldr	r3, [pc, #472]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a75      	ldr	r2, [pc, #468]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	4b73      	ldr	r3, [pc, #460]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a72      	ldr	r2, [pc, #456]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	e00b      	b.n	8003340 <HAL_RCC_OscConfig+0xcc>
 8003328:	4b6f      	ldr	r3, [pc, #444]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a6e      	ldr	r2, [pc, #440]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800332e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003332:	6013      	str	r3, [r2, #0]
 8003334:	4b6c      	ldr	r3, [pc, #432]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a6b      	ldr	r2, [pc, #428]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800333a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800333e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d013      	beq.n	8003370 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe f890 	bl	800146c <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003350:	f7fe f88c 	bl	800146c <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b64      	cmp	r3, #100	@ 0x64
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e21f      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003362:	4b61      	ldr	r3, [pc, #388]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCC_OscConfig+0xdc>
 800336e:	e014      	b.n	800339a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003370:	f7fe f87c 	bl	800146c <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003376:	e008      	b.n	800338a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003378:	f7fe f878 	bl	800146c <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b64      	cmp	r3, #100	@ 0x64
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e20b      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800338a:	4b57      	ldr	r3, [pc, #348]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1f0      	bne.n	8003378 <HAL_RCC_OscConfig+0x104>
 8003396:	e000      	b.n	800339a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d06f      	beq.n	8003486 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033a6:	4b50      	ldr	r3, [pc, #320]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 030c 	and.w	r3, r3, #12
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d017      	beq.n	80033e2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033b2:	4b4d      	ldr	r3, [pc, #308]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f003 030c 	and.w	r3, r3, #12
        || \
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d105      	bne.n	80033ca <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033be:	4b4a      	ldr	r3, [pc, #296]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00b      	beq.n	80033e2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033d2:	2b0c      	cmp	r3, #12
 80033d4:	d11c      	bne.n	8003410 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033d6:	4b44      	ldr	r3, [pc, #272]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d116      	bne.n	8003410 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033e2:	4b41      	ldr	r3, [pc, #260]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d005      	beq.n	80033fa <HAL_RCC_OscConfig+0x186>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d001      	beq.n	80033fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e1d3      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fa:	4b3b      	ldr	r3, [pc, #236]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	4937      	ldr	r1, [pc, #220]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800340e:	e03a      	b.n	8003486 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d020      	beq.n	800345a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003418:	4b34      	ldr	r3, [pc, #208]	@ (80034ec <HAL_RCC_OscConfig+0x278>)
 800341a:	2201      	movs	r2, #1
 800341c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341e:	f7fe f825 	bl	800146c <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003424:	e008      	b.n	8003438 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003426:	f7fe f821 	bl	800146c <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e1b4      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003438:	4b2b      	ldr	r3, [pc, #172]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0f0      	beq.n	8003426 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003444:	4b28      	ldr	r3, [pc, #160]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	4925      	ldr	r1, [pc, #148]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 8003454:	4313      	orrs	r3, r2
 8003456:	600b      	str	r3, [r1, #0]
 8003458:	e015      	b.n	8003486 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800345a:	4b24      	ldr	r3, [pc, #144]	@ (80034ec <HAL_RCC_OscConfig+0x278>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003460:	f7fe f804 	bl	800146c <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003468:	f7fe f800 	bl	800146c <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e193      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800347a:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1f0      	bne.n	8003468 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d036      	beq.n	8003500 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d016      	beq.n	80034c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800349a:	4b15      	ldr	r3, [pc, #84]	@ (80034f0 <HAL_RCC_OscConfig+0x27c>)
 800349c:	2201      	movs	r2, #1
 800349e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a0:	f7fd ffe4 	bl	800146c <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034a8:	f7fd ffe0 	bl	800146c <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e173      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ba:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80034bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0x234>
 80034c6:	e01b      	b.n	8003500 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034c8:	4b09      	ldr	r3, [pc, #36]	@ (80034f0 <HAL_RCC_OscConfig+0x27c>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ce:	f7fd ffcd 	bl	800146c <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034d4:	e00e      	b.n	80034f4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d6:	f7fd ffc9 	bl	800146c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d907      	bls.n	80034f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e15c      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
 80034e8:	40023800 	.word	0x40023800
 80034ec:	42470000 	.word	0x42470000
 80034f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034f4:	4b8a      	ldr	r3, [pc, #552]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80034f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1ea      	bne.n	80034d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8097 	beq.w	800363c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800350e:	2300      	movs	r3, #0
 8003510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003512:	4b83      	ldr	r3, [pc, #524]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10f      	bne.n	800353e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	60bb      	str	r3, [r7, #8]
 8003522:	4b7f      	ldr	r3, [pc, #508]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	4a7e      	ldr	r2, [pc, #504]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800352c:	6413      	str	r3, [r2, #64]	@ 0x40
 800352e:	4b7c      	ldr	r3, [pc, #496]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353a:	2301      	movs	r3, #1
 800353c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800353e:	4b79      	ldr	r3, [pc, #484]	@ (8003724 <HAL_RCC_OscConfig+0x4b0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003546:	2b00      	cmp	r3, #0
 8003548:	d118      	bne.n	800357c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800354a:	4b76      	ldr	r3, [pc, #472]	@ (8003724 <HAL_RCC_OscConfig+0x4b0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a75      	ldr	r2, [pc, #468]	@ (8003724 <HAL_RCC_OscConfig+0x4b0>)
 8003550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003556:	f7fd ff89 	bl	800146c <HAL_GetTick>
 800355a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355c:	e008      	b.n	8003570 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355e:	f7fd ff85 	bl	800146c <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e118      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003570:	4b6c      	ldr	r3, [pc, #432]	@ (8003724 <HAL_RCC_OscConfig+0x4b0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0f0      	beq.n	800355e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d106      	bne.n	8003592 <HAL_RCC_OscConfig+0x31e>
 8003584:	4b66      	ldr	r3, [pc, #408]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003588:	4a65      	ldr	r2, [pc, #404]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 800358a:	f043 0301 	orr.w	r3, r3, #1
 800358e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003590:	e01c      	b.n	80035cc <HAL_RCC_OscConfig+0x358>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b05      	cmp	r3, #5
 8003598:	d10c      	bne.n	80035b4 <HAL_RCC_OscConfig+0x340>
 800359a:	4b61      	ldr	r3, [pc, #388]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 800359c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359e:	4a60      	ldr	r2, [pc, #384]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035a0:	f043 0304 	orr.w	r3, r3, #4
 80035a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80035a6:	4b5e      	ldr	r3, [pc, #376]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035aa:	4a5d      	ldr	r2, [pc, #372]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035ac:	f043 0301 	orr.w	r3, r3, #1
 80035b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80035b2:	e00b      	b.n	80035cc <HAL_RCC_OscConfig+0x358>
 80035b4:	4b5a      	ldr	r3, [pc, #360]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b8:	4a59      	ldr	r2, [pc, #356]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035ba:	f023 0301 	bic.w	r3, r3, #1
 80035be:	6713      	str	r3, [r2, #112]	@ 0x70
 80035c0:	4b57      	ldr	r3, [pc, #348]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c4:	4a56      	ldr	r2, [pc, #344]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035c6:	f023 0304 	bic.w	r3, r3, #4
 80035ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d015      	beq.n	8003600 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d4:	f7fd ff4a 	bl	800146c <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035da:	e00a      	b.n	80035f2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035dc:	f7fd ff46 	bl	800146c <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e0d7      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0ee      	beq.n	80035dc <HAL_RCC_OscConfig+0x368>
 80035fe:	e014      	b.n	800362a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003600:	f7fd ff34 	bl	800146c <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003606:	e00a      	b.n	800361e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003608:	f7fd ff30 	bl	800146c <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003616:	4293      	cmp	r3, r2
 8003618:	d901      	bls.n	800361e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e0c1      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800361e:	4b40      	ldr	r3, [pc, #256]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1ee      	bne.n	8003608 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800362a:	7dfb      	ldrb	r3, [r7, #23]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d105      	bne.n	800363c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003630:	4b3b      	ldr	r3, [pc, #236]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	4a3a      	ldr	r2, [pc, #232]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003636:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800363a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 80ad 	beq.w	80037a0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003646:	4b36      	ldr	r3, [pc, #216]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	2b08      	cmp	r3, #8
 8003650:	d060      	beq.n	8003714 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d145      	bne.n	80036e6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800365a:	4b33      	ldr	r3, [pc, #204]	@ (8003728 <HAL_RCC_OscConfig+0x4b4>)
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003660:	f7fd ff04 	bl	800146c <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003668:	f7fd ff00 	bl	800146c <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e093      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800367a:	4b29      	ldr	r3, [pc, #164]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f0      	bne.n	8003668 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69da      	ldr	r2, [r3, #28]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a1b      	ldr	r3, [r3, #32]
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	019b      	lsls	r3, r3, #6
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	085b      	lsrs	r3, r3, #1
 800369e:	3b01      	subs	r3, #1
 80036a0:	041b      	lsls	r3, r3, #16
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	061b      	lsls	r3, r3, #24
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b0:	071b      	lsls	r3, r3, #28
 80036b2:	491b      	ldr	r1, [pc, #108]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003728 <HAL_RCC_OscConfig+0x4b4>)
 80036ba:	2201      	movs	r2, #1
 80036bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036be:	f7fd fed5 	bl	800146c <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c6:	f7fd fed1 	bl	800146c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e064      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036d8:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0f0      	beq.n	80036c6 <HAL_RCC_OscConfig+0x452>
 80036e4:	e05c      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <HAL_RCC_OscConfig+0x4b4>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ec:	f7fd febe 	bl	800146c <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f4:	f7fd feba 	bl	800146c <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e04d      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003706:	4b06      	ldr	r3, [pc, #24]	@ (8003720 <HAL_RCC_OscConfig+0x4ac>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <HAL_RCC_OscConfig+0x480>
 8003712:	e045      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d107      	bne.n	800372c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e040      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
 8003720:	40023800 	.word	0x40023800
 8003724:	40007000 	.word	0x40007000
 8003728:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800372c:	4b1f      	ldr	r3, [pc, #124]	@ (80037ac <HAL_RCC_OscConfig+0x538>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d030      	beq.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003744:	429a      	cmp	r2, r3
 8003746:	d129      	bne.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d122      	bne.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800375c:	4013      	ands	r3, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003762:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003764:	4293      	cmp	r3, r2
 8003766:	d119      	bne.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003772:	085b      	lsrs	r3, r3, #1
 8003774:	3b01      	subs	r3, #1
 8003776:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003778:	429a      	cmp	r2, r3
 800377a:	d10f      	bne.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003786:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003788:	429a      	cmp	r2, r3
 800378a:	d107      	bne.n	800379c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003796:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003798:	429a      	cmp	r2, r3
 800379a:	d001      	beq.n	80037a0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e000      	b.n	80037a2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3718      	adds	r7, #24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40023800 	.word	0x40023800

080037b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e042      	b.n	8003848 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7fd fd3c 	bl	8001254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2224      	movs	r2, #36	@ 0x24
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f973 	bl	8003ae0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003808:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695a      	ldr	r2, [r3, #20]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003818:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003828:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2220      	movs	r2, #32
 8003834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	@ 0x28
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	4613      	mov	r3, r2
 800385e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b20      	cmp	r3, #32
 800386e:	d175      	bne.n	800395c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d002      	beq.n	800387c <HAL_UART_Transmit+0x2c>
 8003876:	88fb      	ldrh	r3, [r7, #6]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e06e      	b.n	800395e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2221      	movs	r2, #33	@ 0x21
 800388a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800388e:	f7fd fded 	bl	800146c <HAL_GetTick>
 8003892:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	88fa      	ldrh	r2, [r7, #6]
 8003898:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	88fa      	ldrh	r2, [r7, #6]
 800389e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a8:	d108      	bne.n	80038bc <HAL_UART_Transmit+0x6c>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d104      	bne.n	80038bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	e003      	b.n	80038c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038c4:	e02e      	b.n	8003924 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2200      	movs	r2, #0
 80038ce:	2180      	movs	r1, #128	@ 0x80
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 f848 	bl	8003966 <UART_WaitOnFlagUntilTimeout>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2220      	movs	r2, #32
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e03a      	b.n	800395e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10b      	bne.n	8003906 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	461a      	mov	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	3302      	adds	r3, #2
 8003902:	61bb      	str	r3, [r7, #24]
 8003904:	e007      	b.n	8003916 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	781a      	ldrb	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	3301      	adds	r3, #1
 8003914:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800391a:	b29b      	uxth	r3, r3
 800391c:	3b01      	subs	r3, #1
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003928:	b29b      	uxth	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1cb      	bne.n	80038c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	2200      	movs	r2, #0
 8003936:	2140      	movs	r1, #64	@ 0x40
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f814 	bl	8003966 <UART_WaitOnFlagUntilTimeout>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e006      	b.n	800395e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003958:	2300      	movs	r3, #0
 800395a:	e000      	b.n	800395e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800395c:	2302      	movs	r3, #2
  }
}
 800395e:	4618      	mov	r0, r3
 8003960:	3720      	adds	r7, #32
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	60f8      	str	r0, [r7, #12]
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	603b      	str	r3, [r7, #0]
 8003972:	4613      	mov	r3, r2
 8003974:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003976:	e03b      	b.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800397e:	d037      	beq.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003980:	f7fd fd74 	bl	800146c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	6a3a      	ldr	r2, [r7, #32]
 800398c:	429a      	cmp	r2, r3
 800398e:	d302      	bcc.n	8003996 <UART_WaitOnFlagUntilTimeout+0x30>
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e03a      	b.n	8003a10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d023      	beq.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b80      	cmp	r3, #128	@ 0x80
 80039ac:	d020      	beq.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b40      	cmp	r3, #64	@ 0x40
 80039b2:	d01d      	beq.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d116      	bne.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	617b      	str	r3, [r7, #20]
 80039d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f81d 	bl	8003a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2208      	movs	r2, #8
 80039e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e00f      	b.n	8003a10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	4013      	ands	r3, r2
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	bf0c      	ite	eq
 8003a00:	2301      	moveq	r3, #1
 8003a02:	2300      	movne	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	461a      	mov	r2, r3
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d0b4      	beq.n	8003978 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b095      	sub	sp, #84	@ 0x54
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	330c      	adds	r3, #12
 8003a26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	330c      	adds	r3, #12
 8003a3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a40:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a48:	e841 2300 	strex	r3, r2, [r1]
 8003a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3314      	adds	r3, #20
 8003a5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	e853 3f00 	ldrex	r3, [r3]
 8003a62:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f023 0301 	bic.w	r3, r3, #1
 8003a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	3314      	adds	r3, #20
 8003a72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a7c:	e841 2300 	strex	r3, r2, [r1]
 8003a80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1e5      	bne.n	8003a54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d119      	bne.n	8003ac4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	330c      	adds	r3, #12
 8003a96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	e853 3f00 	ldrex	r3, [r3]
 8003a9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f023 0310 	bic.w	r3, r3, #16
 8003aa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	330c      	adds	r3, #12
 8003aae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ab0:	61ba      	str	r2, [r7, #24]
 8003ab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	6979      	ldr	r1, [r7, #20]
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	613b      	str	r3, [r7, #16]
   return(result);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e5      	bne.n	8003a90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ad2:	bf00      	nop
 8003ad4:	3754      	adds	r7, #84	@ 0x54
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ae4:	b0c0      	sub	sp, #256	@ 0x100
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	68d9      	ldr	r1, [r3, #12]
 8003afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	ea40 0301 	orr.w	r3, r0, r1
 8003b08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b38:	f021 010c 	bic.w	r1, r1, #12
 8003b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b46:	430b      	orrs	r3, r1
 8003b48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b5a:	6999      	ldr	r1, [r3, #24]
 8003b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	ea40 0301 	orr.w	r3, r0, r1
 8003b66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	4b8f      	ldr	r3, [pc, #572]	@ (8003dac <UART_SetConfig+0x2cc>)
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d005      	beq.n	8003b80 <UART_SetConfig+0xa0>
 8003b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b8d      	ldr	r3, [pc, #564]	@ (8003db0 <UART_SetConfig+0x2d0>)
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d104      	bne.n	8003b8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b80:	f7ff f934 	bl	8002dec <HAL_RCC_GetPCLK2Freq>
 8003b84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b88:	e003      	b.n	8003b92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b8a:	f7ff f91b 	bl	8002dc4 <HAL_RCC_GetPCLK1Freq>
 8003b8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b9c:	f040 810c 	bne.w	8003db8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003baa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003bae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003bb2:	4622      	mov	r2, r4
 8003bb4:	462b      	mov	r3, r5
 8003bb6:	1891      	adds	r1, r2, r2
 8003bb8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003bba:	415b      	adcs	r3, r3
 8003bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	eb12 0801 	adds.w	r8, r2, r1
 8003bc8:	4629      	mov	r1, r5
 8003bca:	eb43 0901 	adc.w	r9, r3, r1
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003be2:	4690      	mov	r8, r2
 8003be4:	4699      	mov	r9, r3
 8003be6:	4623      	mov	r3, r4
 8003be8:	eb18 0303 	adds.w	r3, r8, r3
 8003bec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003bf0:	462b      	mov	r3, r5
 8003bf2:	eb49 0303 	adc.w	r3, r9, r3
 8003bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c0e:	460b      	mov	r3, r1
 8003c10:	18db      	adds	r3, r3, r3
 8003c12:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c14:	4613      	mov	r3, r2
 8003c16:	eb42 0303 	adc.w	r3, r2, r3
 8003c1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003c20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003c24:	f7fc fb44 	bl	80002b0 <__aeabi_uldivmod>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	4b61      	ldr	r3, [pc, #388]	@ (8003db4 <UART_SetConfig+0x2d4>)
 8003c2e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c32:	095b      	lsrs	r3, r3, #5
 8003c34:	011c      	lsls	r4, r3, #4
 8003c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c48:	4642      	mov	r2, r8
 8003c4a:	464b      	mov	r3, r9
 8003c4c:	1891      	adds	r1, r2, r2
 8003c4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c50:	415b      	adcs	r3, r3
 8003c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c58:	4641      	mov	r1, r8
 8003c5a:	eb12 0a01 	adds.w	sl, r2, r1
 8003c5e:	4649      	mov	r1, r9
 8003c60:	eb43 0b01 	adc.w	fp, r3, r1
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c78:	4692      	mov	sl, r2
 8003c7a:	469b      	mov	fp, r3
 8003c7c:	4643      	mov	r3, r8
 8003c7e:	eb1a 0303 	adds.w	r3, sl, r3
 8003c82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c86:	464b      	mov	r3, r9
 8003c88:	eb4b 0303 	adc.w	r3, fp, r3
 8003c8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ca0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	18db      	adds	r3, r3, r3
 8003ca8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003caa:	4613      	mov	r3, r2
 8003cac:	eb42 0303 	adc.w	r3, r2, r3
 8003cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003cb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003cba:	f7fc faf9 	bl	80002b0 <__aeabi_uldivmod>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4611      	mov	r1, r2
 8003cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003db4 <UART_SetConfig+0x2d4>)
 8003cc6:	fba3 2301 	umull	r2, r3, r3, r1
 8003cca:	095b      	lsrs	r3, r3, #5
 8003ccc:	2264      	movs	r2, #100	@ 0x64
 8003cce:	fb02 f303 	mul.w	r3, r2, r3
 8003cd2:	1acb      	subs	r3, r1, r3
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003cda:	4b36      	ldr	r3, [pc, #216]	@ (8003db4 <UART_SetConfig+0x2d4>)
 8003cdc:	fba3 2302 	umull	r2, r3, r3, r2
 8003ce0:	095b      	lsrs	r3, r3, #5
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ce8:	441c      	add	r4, r3
 8003cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cf4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003cf8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003cfc:	4642      	mov	r2, r8
 8003cfe:	464b      	mov	r3, r9
 8003d00:	1891      	adds	r1, r2, r2
 8003d02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d04:	415b      	adcs	r3, r3
 8003d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d0c:	4641      	mov	r1, r8
 8003d0e:	1851      	adds	r1, r2, r1
 8003d10:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d12:	4649      	mov	r1, r9
 8003d14:	414b      	adcs	r3, r1
 8003d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003d24:	4659      	mov	r1, fp
 8003d26:	00cb      	lsls	r3, r1, #3
 8003d28:	4651      	mov	r1, sl
 8003d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d2e:	4651      	mov	r1, sl
 8003d30:	00ca      	lsls	r2, r1, #3
 8003d32:	4610      	mov	r0, r2
 8003d34:	4619      	mov	r1, r3
 8003d36:	4603      	mov	r3, r0
 8003d38:	4642      	mov	r2, r8
 8003d3a:	189b      	adds	r3, r3, r2
 8003d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d40:	464b      	mov	r3, r9
 8003d42:	460a      	mov	r2, r1
 8003d44:	eb42 0303 	adc.w	r3, r2, r3
 8003d48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d60:	460b      	mov	r3, r1
 8003d62:	18db      	adds	r3, r3, r3
 8003d64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d66:	4613      	mov	r3, r2
 8003d68:	eb42 0303 	adc.w	r3, r2, r3
 8003d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d76:	f7fc fa9b 	bl	80002b0 <__aeabi_uldivmod>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003db4 <UART_SetConfig+0x2d4>)
 8003d80:	fba3 1302 	umull	r1, r3, r3, r2
 8003d84:	095b      	lsrs	r3, r3, #5
 8003d86:	2164      	movs	r1, #100	@ 0x64
 8003d88:	fb01 f303 	mul.w	r3, r1, r3
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	3332      	adds	r3, #50	@ 0x32
 8003d92:	4a08      	ldr	r2, [pc, #32]	@ (8003db4 <UART_SetConfig+0x2d4>)
 8003d94:	fba2 2303 	umull	r2, r3, r2, r3
 8003d98:	095b      	lsrs	r3, r3, #5
 8003d9a:	f003 0207 	and.w	r2, r3, #7
 8003d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4422      	add	r2, r4
 8003da6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003da8:	e106      	b.n	8003fb8 <UART_SetConfig+0x4d8>
 8003daa:	bf00      	nop
 8003dac:	40011000 	.word	0x40011000
 8003db0:	40011400 	.word	0x40011400
 8003db4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003db8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003dc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003dc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003dca:	4642      	mov	r2, r8
 8003dcc:	464b      	mov	r3, r9
 8003dce:	1891      	adds	r1, r2, r2
 8003dd0:	6239      	str	r1, [r7, #32]
 8003dd2:	415b      	adcs	r3, r3
 8003dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003dda:	4641      	mov	r1, r8
 8003ddc:	1854      	adds	r4, r2, r1
 8003dde:	4649      	mov	r1, r9
 8003de0:	eb43 0501 	adc.w	r5, r3, r1
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	00eb      	lsls	r3, r5, #3
 8003dee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003df2:	00e2      	lsls	r2, r4, #3
 8003df4:	4614      	mov	r4, r2
 8003df6:	461d      	mov	r5, r3
 8003df8:	4643      	mov	r3, r8
 8003dfa:	18e3      	adds	r3, r4, r3
 8003dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e00:	464b      	mov	r3, r9
 8003e02:	eb45 0303 	adc.w	r3, r5, r3
 8003e06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e1a:	f04f 0200 	mov.w	r2, #0
 8003e1e:	f04f 0300 	mov.w	r3, #0
 8003e22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003e26:	4629      	mov	r1, r5
 8003e28:	008b      	lsls	r3, r1, #2
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e30:	4621      	mov	r1, r4
 8003e32:	008a      	lsls	r2, r1, #2
 8003e34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e38:	f7fc fa3a 	bl	80002b0 <__aeabi_uldivmod>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4b60      	ldr	r3, [pc, #384]	@ (8003fc4 <UART_SetConfig+0x4e4>)
 8003e42:	fba3 2302 	umull	r2, r3, r3, r2
 8003e46:	095b      	lsrs	r3, r3, #5
 8003e48:	011c      	lsls	r4, r3, #4
 8003e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e5c:	4642      	mov	r2, r8
 8003e5e:	464b      	mov	r3, r9
 8003e60:	1891      	adds	r1, r2, r2
 8003e62:	61b9      	str	r1, [r7, #24]
 8003e64:	415b      	adcs	r3, r3
 8003e66:	61fb      	str	r3, [r7, #28]
 8003e68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e6c:	4641      	mov	r1, r8
 8003e6e:	1851      	adds	r1, r2, r1
 8003e70:	6139      	str	r1, [r7, #16]
 8003e72:	4649      	mov	r1, r9
 8003e74:	414b      	adcs	r3, r1
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	f04f 0200 	mov.w	r2, #0
 8003e7c:	f04f 0300 	mov.w	r3, #0
 8003e80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e84:	4659      	mov	r1, fp
 8003e86:	00cb      	lsls	r3, r1, #3
 8003e88:	4651      	mov	r1, sl
 8003e8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e8e:	4651      	mov	r1, sl
 8003e90:	00ca      	lsls	r2, r1, #3
 8003e92:	4610      	mov	r0, r2
 8003e94:	4619      	mov	r1, r3
 8003e96:	4603      	mov	r3, r0
 8003e98:	4642      	mov	r2, r8
 8003e9a:	189b      	adds	r3, r3, r2
 8003e9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ea0:	464b      	mov	r3, r9
 8003ea2:	460a      	mov	r2, r1
 8003ea4:	eb42 0303 	adc.w	r3, r2, r3
 8003ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003eb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003ec4:	4649      	mov	r1, r9
 8003ec6:	008b      	lsls	r3, r1, #2
 8003ec8:	4641      	mov	r1, r8
 8003eca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ece:	4641      	mov	r1, r8
 8003ed0:	008a      	lsls	r2, r1, #2
 8003ed2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ed6:	f7fc f9eb 	bl	80002b0 <__aeabi_uldivmod>
 8003eda:	4602      	mov	r2, r0
 8003edc:	460b      	mov	r3, r1
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4b38      	ldr	r3, [pc, #224]	@ (8003fc4 <UART_SetConfig+0x4e4>)
 8003ee2:	fba3 2301 	umull	r2, r3, r3, r1
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	2264      	movs	r2, #100	@ 0x64
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	1acb      	subs	r3, r1, r3
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	3332      	adds	r3, #50	@ 0x32
 8003ef4:	4a33      	ldr	r2, [pc, #204]	@ (8003fc4 <UART_SetConfig+0x4e4>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f00:	441c      	add	r4, r3
 8003f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f06:	2200      	movs	r2, #0
 8003f08:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f10:	4642      	mov	r2, r8
 8003f12:	464b      	mov	r3, r9
 8003f14:	1891      	adds	r1, r2, r2
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	415b      	adcs	r3, r3
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f20:	4641      	mov	r1, r8
 8003f22:	1851      	adds	r1, r2, r1
 8003f24:	6039      	str	r1, [r7, #0]
 8003f26:	4649      	mov	r1, r9
 8003f28:	414b      	adcs	r3, r1
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f38:	4659      	mov	r1, fp
 8003f3a:	00cb      	lsls	r3, r1, #3
 8003f3c:	4651      	mov	r1, sl
 8003f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f42:	4651      	mov	r1, sl
 8003f44:	00ca      	lsls	r2, r1, #3
 8003f46:	4610      	mov	r0, r2
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	4642      	mov	r2, r8
 8003f4e:	189b      	adds	r3, r3, r2
 8003f50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f52:	464b      	mov	r3, r9
 8003f54:	460a      	mov	r2, r1
 8003f56:	eb42 0303 	adc.w	r3, r2, r3
 8003f5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f66:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	f04f 0300 	mov.w	r3, #0
 8003f70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f74:	4649      	mov	r1, r9
 8003f76:	008b      	lsls	r3, r1, #2
 8003f78:	4641      	mov	r1, r8
 8003f7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f7e:	4641      	mov	r1, r8
 8003f80:	008a      	lsls	r2, r1, #2
 8003f82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f86:	f7fc f993 	bl	80002b0 <__aeabi_uldivmod>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc4 <UART_SetConfig+0x4e4>)
 8003f90:	fba3 1302 	umull	r1, r3, r3, r2
 8003f94:	095b      	lsrs	r3, r3, #5
 8003f96:	2164      	movs	r1, #100	@ 0x64
 8003f98:	fb01 f303 	mul.w	r3, r1, r3
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	011b      	lsls	r3, r3, #4
 8003fa0:	3332      	adds	r3, #50	@ 0x32
 8003fa2:	4a08      	ldr	r2, [pc, #32]	@ (8003fc4 <UART_SetConfig+0x4e4>)
 8003fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	f003 020f 	and.w	r2, r3, #15
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4422      	add	r2, r4
 8003fb6:	609a      	str	r2, [r3, #8]
}
 8003fb8:	bf00      	nop
 8003fba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fc4:	51eb851f 	.word	0x51eb851f

08003fc8 <std>:
 8003fc8:	2300      	movs	r3, #0
 8003fca:	b510      	push	{r4, lr}
 8003fcc:	4604      	mov	r4, r0
 8003fce:	e9c0 3300 	strd	r3, r3, [r0]
 8003fd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fd6:	6083      	str	r3, [r0, #8]
 8003fd8:	8181      	strh	r1, [r0, #12]
 8003fda:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fdc:	81c2      	strh	r2, [r0, #14]
 8003fde:	6183      	str	r3, [r0, #24]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	305c      	adds	r0, #92	@ 0x5c
 8003fe6:	f000 f921 	bl	800422c <memset>
 8003fea:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <std+0x58>)
 8003fec:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fee:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <std+0x5c>)
 8003ff0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8004028 <std+0x60>)
 8003ff4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800402c <std+0x64>)
 8003ff8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8004030 <std+0x68>)
 8003ffc:	6224      	str	r4, [r4, #32]
 8003ffe:	429c      	cmp	r4, r3
 8004000:	d006      	beq.n	8004010 <std+0x48>
 8004002:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004006:	4294      	cmp	r4, r2
 8004008:	d002      	beq.n	8004010 <std+0x48>
 800400a:	33d0      	adds	r3, #208	@ 0xd0
 800400c:	429c      	cmp	r4, r3
 800400e:	d105      	bne.n	800401c <std+0x54>
 8004010:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004018:	f000 b93a 	b.w	8004290 <__retarget_lock_init_recursive>
 800401c:	bd10      	pop	{r4, pc}
 800401e:	bf00      	nop
 8004020:	08004ae5 	.word	0x08004ae5
 8004024:	08004b07 	.word	0x08004b07
 8004028:	08004b3f 	.word	0x08004b3f
 800402c:	08004b63 	.word	0x08004b63
 8004030:	200001b4 	.word	0x200001b4

08004034 <stdio_exit_handler>:
 8004034:	4a02      	ldr	r2, [pc, #8]	@ (8004040 <stdio_exit_handler+0xc>)
 8004036:	4903      	ldr	r1, [pc, #12]	@ (8004044 <stdio_exit_handler+0x10>)
 8004038:	4803      	ldr	r0, [pc, #12]	@ (8004048 <stdio_exit_handler+0x14>)
 800403a:	f000 b869 	b.w	8004110 <_fwalk_sglue>
 800403e:	bf00      	nop
 8004040:	2000000c 	.word	0x2000000c
 8004044:	08004a7d 	.word	0x08004a7d
 8004048:	2000001c 	.word	0x2000001c

0800404c <cleanup_stdio>:
 800404c:	6841      	ldr	r1, [r0, #4]
 800404e:	4b0c      	ldr	r3, [pc, #48]	@ (8004080 <cleanup_stdio+0x34>)
 8004050:	4299      	cmp	r1, r3
 8004052:	b510      	push	{r4, lr}
 8004054:	4604      	mov	r4, r0
 8004056:	d001      	beq.n	800405c <cleanup_stdio+0x10>
 8004058:	f000 fd10 	bl	8004a7c <_fflush_r>
 800405c:	68a1      	ldr	r1, [r4, #8]
 800405e:	4b09      	ldr	r3, [pc, #36]	@ (8004084 <cleanup_stdio+0x38>)
 8004060:	4299      	cmp	r1, r3
 8004062:	d002      	beq.n	800406a <cleanup_stdio+0x1e>
 8004064:	4620      	mov	r0, r4
 8004066:	f000 fd09 	bl	8004a7c <_fflush_r>
 800406a:	68e1      	ldr	r1, [r4, #12]
 800406c:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <cleanup_stdio+0x3c>)
 800406e:	4299      	cmp	r1, r3
 8004070:	d004      	beq.n	800407c <cleanup_stdio+0x30>
 8004072:	4620      	mov	r0, r4
 8004074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004078:	f000 bd00 	b.w	8004a7c <_fflush_r>
 800407c:	bd10      	pop	{r4, pc}
 800407e:	bf00      	nop
 8004080:	200001b4 	.word	0x200001b4
 8004084:	2000021c 	.word	0x2000021c
 8004088:	20000284 	.word	0x20000284

0800408c <global_stdio_init.part.0>:
 800408c:	b510      	push	{r4, lr}
 800408e:	4b0b      	ldr	r3, [pc, #44]	@ (80040bc <global_stdio_init.part.0+0x30>)
 8004090:	4c0b      	ldr	r4, [pc, #44]	@ (80040c0 <global_stdio_init.part.0+0x34>)
 8004092:	4a0c      	ldr	r2, [pc, #48]	@ (80040c4 <global_stdio_init.part.0+0x38>)
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	4620      	mov	r0, r4
 8004098:	2200      	movs	r2, #0
 800409a:	2104      	movs	r1, #4
 800409c:	f7ff ff94 	bl	8003fc8 <std>
 80040a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040a4:	2201      	movs	r2, #1
 80040a6:	2109      	movs	r1, #9
 80040a8:	f7ff ff8e 	bl	8003fc8 <std>
 80040ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040b0:	2202      	movs	r2, #2
 80040b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040b6:	2112      	movs	r1, #18
 80040b8:	f7ff bf86 	b.w	8003fc8 <std>
 80040bc:	200002ec 	.word	0x200002ec
 80040c0:	200001b4 	.word	0x200001b4
 80040c4:	08004035 	.word	0x08004035

080040c8 <__sfp_lock_acquire>:
 80040c8:	4801      	ldr	r0, [pc, #4]	@ (80040d0 <__sfp_lock_acquire+0x8>)
 80040ca:	f000 b8e2 	b.w	8004292 <__retarget_lock_acquire_recursive>
 80040ce:	bf00      	nop
 80040d0:	200002f1 	.word	0x200002f1

080040d4 <__sfp_lock_release>:
 80040d4:	4801      	ldr	r0, [pc, #4]	@ (80040dc <__sfp_lock_release+0x8>)
 80040d6:	f000 b8dd 	b.w	8004294 <__retarget_lock_release_recursive>
 80040da:	bf00      	nop
 80040dc:	200002f1 	.word	0x200002f1

080040e0 <__sinit>:
 80040e0:	b510      	push	{r4, lr}
 80040e2:	4604      	mov	r4, r0
 80040e4:	f7ff fff0 	bl	80040c8 <__sfp_lock_acquire>
 80040e8:	6a23      	ldr	r3, [r4, #32]
 80040ea:	b11b      	cbz	r3, 80040f4 <__sinit+0x14>
 80040ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040f0:	f7ff bff0 	b.w	80040d4 <__sfp_lock_release>
 80040f4:	4b04      	ldr	r3, [pc, #16]	@ (8004108 <__sinit+0x28>)
 80040f6:	6223      	str	r3, [r4, #32]
 80040f8:	4b04      	ldr	r3, [pc, #16]	@ (800410c <__sinit+0x2c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1f5      	bne.n	80040ec <__sinit+0xc>
 8004100:	f7ff ffc4 	bl	800408c <global_stdio_init.part.0>
 8004104:	e7f2      	b.n	80040ec <__sinit+0xc>
 8004106:	bf00      	nop
 8004108:	0800404d 	.word	0x0800404d
 800410c:	200002ec 	.word	0x200002ec

08004110 <_fwalk_sglue>:
 8004110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004114:	4607      	mov	r7, r0
 8004116:	4688      	mov	r8, r1
 8004118:	4614      	mov	r4, r2
 800411a:	2600      	movs	r6, #0
 800411c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004120:	f1b9 0901 	subs.w	r9, r9, #1
 8004124:	d505      	bpl.n	8004132 <_fwalk_sglue+0x22>
 8004126:	6824      	ldr	r4, [r4, #0]
 8004128:	2c00      	cmp	r4, #0
 800412a:	d1f7      	bne.n	800411c <_fwalk_sglue+0xc>
 800412c:	4630      	mov	r0, r6
 800412e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004132:	89ab      	ldrh	r3, [r5, #12]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d907      	bls.n	8004148 <_fwalk_sglue+0x38>
 8004138:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800413c:	3301      	adds	r3, #1
 800413e:	d003      	beq.n	8004148 <_fwalk_sglue+0x38>
 8004140:	4629      	mov	r1, r5
 8004142:	4638      	mov	r0, r7
 8004144:	47c0      	blx	r8
 8004146:	4306      	orrs	r6, r0
 8004148:	3568      	adds	r5, #104	@ 0x68
 800414a:	e7e9      	b.n	8004120 <_fwalk_sglue+0x10>

0800414c <iprintf>:
 800414c:	b40f      	push	{r0, r1, r2, r3}
 800414e:	b507      	push	{r0, r1, r2, lr}
 8004150:	4906      	ldr	r1, [pc, #24]	@ (800416c <iprintf+0x20>)
 8004152:	ab04      	add	r3, sp, #16
 8004154:	6808      	ldr	r0, [r1, #0]
 8004156:	f853 2b04 	ldr.w	r2, [r3], #4
 800415a:	6881      	ldr	r1, [r0, #8]
 800415c:	9301      	str	r3, [sp, #4]
 800415e:	f000 f8c3 	bl	80042e8 <_vfiprintf_r>
 8004162:	b003      	add	sp, #12
 8004164:	f85d eb04 	ldr.w	lr, [sp], #4
 8004168:	b004      	add	sp, #16
 800416a:	4770      	bx	lr
 800416c:	20000018 	.word	0x20000018

08004170 <_puts_r>:
 8004170:	6a03      	ldr	r3, [r0, #32]
 8004172:	b570      	push	{r4, r5, r6, lr}
 8004174:	6884      	ldr	r4, [r0, #8]
 8004176:	4605      	mov	r5, r0
 8004178:	460e      	mov	r6, r1
 800417a:	b90b      	cbnz	r3, 8004180 <_puts_r+0x10>
 800417c:	f7ff ffb0 	bl	80040e0 <__sinit>
 8004180:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004182:	07db      	lsls	r3, r3, #31
 8004184:	d405      	bmi.n	8004192 <_puts_r+0x22>
 8004186:	89a3      	ldrh	r3, [r4, #12]
 8004188:	0598      	lsls	r0, r3, #22
 800418a:	d402      	bmi.n	8004192 <_puts_r+0x22>
 800418c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800418e:	f000 f880 	bl	8004292 <__retarget_lock_acquire_recursive>
 8004192:	89a3      	ldrh	r3, [r4, #12]
 8004194:	0719      	lsls	r1, r3, #28
 8004196:	d502      	bpl.n	800419e <_puts_r+0x2e>
 8004198:	6923      	ldr	r3, [r4, #16]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d135      	bne.n	800420a <_puts_r+0x9a>
 800419e:	4621      	mov	r1, r4
 80041a0:	4628      	mov	r0, r5
 80041a2:	f000 fd21 	bl	8004be8 <__swsetup_r>
 80041a6:	b380      	cbz	r0, 800420a <_puts_r+0x9a>
 80041a8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80041ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041ae:	07da      	lsls	r2, r3, #31
 80041b0:	d405      	bmi.n	80041be <_puts_r+0x4e>
 80041b2:	89a3      	ldrh	r3, [r4, #12]
 80041b4:	059b      	lsls	r3, r3, #22
 80041b6:	d402      	bmi.n	80041be <_puts_r+0x4e>
 80041b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041ba:	f000 f86b 	bl	8004294 <__retarget_lock_release_recursive>
 80041be:	4628      	mov	r0, r5
 80041c0:	bd70      	pop	{r4, r5, r6, pc}
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	da04      	bge.n	80041d0 <_puts_r+0x60>
 80041c6:	69a2      	ldr	r2, [r4, #24]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	dc17      	bgt.n	80041fc <_puts_r+0x8c>
 80041cc:	290a      	cmp	r1, #10
 80041ce:	d015      	beq.n	80041fc <_puts_r+0x8c>
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	6022      	str	r2, [r4, #0]
 80041d6:	7019      	strb	r1, [r3, #0]
 80041d8:	68a3      	ldr	r3, [r4, #8]
 80041da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041de:	3b01      	subs	r3, #1
 80041e0:	60a3      	str	r3, [r4, #8]
 80041e2:	2900      	cmp	r1, #0
 80041e4:	d1ed      	bne.n	80041c2 <_puts_r+0x52>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	da11      	bge.n	800420e <_puts_r+0x9e>
 80041ea:	4622      	mov	r2, r4
 80041ec:	210a      	movs	r1, #10
 80041ee:	4628      	mov	r0, r5
 80041f0:	f000 fcbb 	bl	8004b6a <__swbuf_r>
 80041f4:	3001      	adds	r0, #1
 80041f6:	d0d7      	beq.n	80041a8 <_puts_r+0x38>
 80041f8:	250a      	movs	r5, #10
 80041fa:	e7d7      	b.n	80041ac <_puts_r+0x3c>
 80041fc:	4622      	mov	r2, r4
 80041fe:	4628      	mov	r0, r5
 8004200:	f000 fcb3 	bl	8004b6a <__swbuf_r>
 8004204:	3001      	adds	r0, #1
 8004206:	d1e7      	bne.n	80041d8 <_puts_r+0x68>
 8004208:	e7ce      	b.n	80041a8 <_puts_r+0x38>
 800420a:	3e01      	subs	r6, #1
 800420c:	e7e4      	b.n	80041d8 <_puts_r+0x68>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	6022      	str	r2, [r4, #0]
 8004214:	220a      	movs	r2, #10
 8004216:	701a      	strb	r2, [r3, #0]
 8004218:	e7ee      	b.n	80041f8 <_puts_r+0x88>
	...

0800421c <puts>:
 800421c:	4b02      	ldr	r3, [pc, #8]	@ (8004228 <puts+0xc>)
 800421e:	4601      	mov	r1, r0
 8004220:	6818      	ldr	r0, [r3, #0]
 8004222:	f7ff bfa5 	b.w	8004170 <_puts_r>
 8004226:	bf00      	nop
 8004228:	20000018 	.word	0x20000018

0800422c <memset>:
 800422c:	4402      	add	r2, r0
 800422e:	4603      	mov	r3, r0
 8004230:	4293      	cmp	r3, r2
 8004232:	d100      	bne.n	8004236 <memset+0xa>
 8004234:	4770      	bx	lr
 8004236:	f803 1b01 	strb.w	r1, [r3], #1
 800423a:	e7f9      	b.n	8004230 <memset+0x4>

0800423c <__errno>:
 800423c:	4b01      	ldr	r3, [pc, #4]	@ (8004244 <__errno+0x8>)
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000018 	.word	0x20000018

08004248 <__libc_init_array>:
 8004248:	b570      	push	{r4, r5, r6, lr}
 800424a:	4d0d      	ldr	r5, [pc, #52]	@ (8004280 <__libc_init_array+0x38>)
 800424c:	4c0d      	ldr	r4, [pc, #52]	@ (8004284 <__libc_init_array+0x3c>)
 800424e:	1b64      	subs	r4, r4, r5
 8004250:	10a4      	asrs	r4, r4, #2
 8004252:	2600      	movs	r6, #0
 8004254:	42a6      	cmp	r6, r4
 8004256:	d109      	bne.n	800426c <__libc_init_array+0x24>
 8004258:	4d0b      	ldr	r5, [pc, #44]	@ (8004288 <__libc_init_array+0x40>)
 800425a:	4c0c      	ldr	r4, [pc, #48]	@ (800428c <__libc_init_array+0x44>)
 800425c:	f000 fe3e 	bl	8004edc <_init>
 8004260:	1b64      	subs	r4, r4, r5
 8004262:	10a4      	asrs	r4, r4, #2
 8004264:	2600      	movs	r6, #0
 8004266:	42a6      	cmp	r6, r4
 8004268:	d105      	bne.n	8004276 <__libc_init_array+0x2e>
 800426a:	bd70      	pop	{r4, r5, r6, pc}
 800426c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004270:	4798      	blx	r3
 8004272:	3601      	adds	r6, #1
 8004274:	e7ee      	b.n	8004254 <__libc_init_array+0xc>
 8004276:	f855 3b04 	ldr.w	r3, [r5], #4
 800427a:	4798      	blx	r3
 800427c:	3601      	adds	r6, #1
 800427e:	e7f2      	b.n	8004266 <__libc_init_array+0x1e>
 8004280:	080050c8 	.word	0x080050c8
 8004284:	080050c8 	.word	0x080050c8
 8004288:	080050c8 	.word	0x080050c8
 800428c:	080050cc 	.word	0x080050cc

08004290 <__retarget_lock_init_recursive>:
 8004290:	4770      	bx	lr

08004292 <__retarget_lock_acquire_recursive>:
 8004292:	4770      	bx	lr

08004294 <__retarget_lock_release_recursive>:
 8004294:	4770      	bx	lr

08004296 <__sfputc_r>:
 8004296:	6893      	ldr	r3, [r2, #8]
 8004298:	3b01      	subs	r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	b410      	push	{r4}
 800429e:	6093      	str	r3, [r2, #8]
 80042a0:	da08      	bge.n	80042b4 <__sfputc_r+0x1e>
 80042a2:	6994      	ldr	r4, [r2, #24]
 80042a4:	42a3      	cmp	r3, r4
 80042a6:	db01      	blt.n	80042ac <__sfputc_r+0x16>
 80042a8:	290a      	cmp	r1, #10
 80042aa:	d103      	bne.n	80042b4 <__sfputc_r+0x1e>
 80042ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042b0:	f000 bc5b 	b.w	8004b6a <__swbuf_r>
 80042b4:	6813      	ldr	r3, [r2, #0]
 80042b6:	1c58      	adds	r0, r3, #1
 80042b8:	6010      	str	r0, [r2, #0]
 80042ba:	7019      	strb	r1, [r3, #0]
 80042bc:	4608      	mov	r0, r1
 80042be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <__sfputs_r>:
 80042c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c6:	4606      	mov	r6, r0
 80042c8:	460f      	mov	r7, r1
 80042ca:	4614      	mov	r4, r2
 80042cc:	18d5      	adds	r5, r2, r3
 80042ce:	42ac      	cmp	r4, r5
 80042d0:	d101      	bne.n	80042d6 <__sfputs_r+0x12>
 80042d2:	2000      	movs	r0, #0
 80042d4:	e007      	b.n	80042e6 <__sfputs_r+0x22>
 80042d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042da:	463a      	mov	r2, r7
 80042dc:	4630      	mov	r0, r6
 80042de:	f7ff ffda 	bl	8004296 <__sfputc_r>
 80042e2:	1c43      	adds	r3, r0, #1
 80042e4:	d1f3      	bne.n	80042ce <__sfputs_r+0xa>
 80042e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042e8 <_vfiprintf_r>:
 80042e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ec:	460d      	mov	r5, r1
 80042ee:	b09d      	sub	sp, #116	@ 0x74
 80042f0:	4614      	mov	r4, r2
 80042f2:	4698      	mov	r8, r3
 80042f4:	4606      	mov	r6, r0
 80042f6:	b118      	cbz	r0, 8004300 <_vfiprintf_r+0x18>
 80042f8:	6a03      	ldr	r3, [r0, #32]
 80042fa:	b90b      	cbnz	r3, 8004300 <_vfiprintf_r+0x18>
 80042fc:	f7ff fef0 	bl	80040e0 <__sinit>
 8004300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004302:	07d9      	lsls	r1, r3, #31
 8004304:	d405      	bmi.n	8004312 <_vfiprintf_r+0x2a>
 8004306:	89ab      	ldrh	r3, [r5, #12]
 8004308:	059a      	lsls	r2, r3, #22
 800430a:	d402      	bmi.n	8004312 <_vfiprintf_r+0x2a>
 800430c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800430e:	f7ff ffc0 	bl	8004292 <__retarget_lock_acquire_recursive>
 8004312:	89ab      	ldrh	r3, [r5, #12]
 8004314:	071b      	lsls	r3, r3, #28
 8004316:	d501      	bpl.n	800431c <_vfiprintf_r+0x34>
 8004318:	692b      	ldr	r3, [r5, #16]
 800431a:	b99b      	cbnz	r3, 8004344 <_vfiprintf_r+0x5c>
 800431c:	4629      	mov	r1, r5
 800431e:	4630      	mov	r0, r6
 8004320:	f000 fc62 	bl	8004be8 <__swsetup_r>
 8004324:	b170      	cbz	r0, 8004344 <_vfiprintf_r+0x5c>
 8004326:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004328:	07dc      	lsls	r4, r3, #31
 800432a:	d504      	bpl.n	8004336 <_vfiprintf_r+0x4e>
 800432c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004330:	b01d      	add	sp, #116	@ 0x74
 8004332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004336:	89ab      	ldrh	r3, [r5, #12]
 8004338:	0598      	lsls	r0, r3, #22
 800433a:	d4f7      	bmi.n	800432c <_vfiprintf_r+0x44>
 800433c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800433e:	f7ff ffa9 	bl	8004294 <__retarget_lock_release_recursive>
 8004342:	e7f3      	b.n	800432c <_vfiprintf_r+0x44>
 8004344:	2300      	movs	r3, #0
 8004346:	9309      	str	r3, [sp, #36]	@ 0x24
 8004348:	2320      	movs	r3, #32
 800434a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800434e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004352:	2330      	movs	r3, #48	@ 0x30
 8004354:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004504 <_vfiprintf_r+0x21c>
 8004358:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800435c:	f04f 0901 	mov.w	r9, #1
 8004360:	4623      	mov	r3, r4
 8004362:	469a      	mov	sl, r3
 8004364:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004368:	b10a      	cbz	r2, 800436e <_vfiprintf_r+0x86>
 800436a:	2a25      	cmp	r2, #37	@ 0x25
 800436c:	d1f9      	bne.n	8004362 <_vfiprintf_r+0x7a>
 800436e:	ebba 0b04 	subs.w	fp, sl, r4
 8004372:	d00b      	beq.n	800438c <_vfiprintf_r+0xa4>
 8004374:	465b      	mov	r3, fp
 8004376:	4622      	mov	r2, r4
 8004378:	4629      	mov	r1, r5
 800437a:	4630      	mov	r0, r6
 800437c:	f7ff ffa2 	bl	80042c4 <__sfputs_r>
 8004380:	3001      	adds	r0, #1
 8004382:	f000 80a7 	beq.w	80044d4 <_vfiprintf_r+0x1ec>
 8004386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004388:	445a      	add	r2, fp
 800438a:	9209      	str	r2, [sp, #36]	@ 0x24
 800438c:	f89a 3000 	ldrb.w	r3, [sl]
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 809f 	beq.w	80044d4 <_vfiprintf_r+0x1ec>
 8004396:	2300      	movs	r3, #0
 8004398:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800439c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043a0:	f10a 0a01 	add.w	sl, sl, #1
 80043a4:	9304      	str	r3, [sp, #16]
 80043a6:	9307      	str	r3, [sp, #28]
 80043a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80043ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80043ae:	4654      	mov	r4, sl
 80043b0:	2205      	movs	r2, #5
 80043b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043b6:	4853      	ldr	r0, [pc, #332]	@ (8004504 <_vfiprintf_r+0x21c>)
 80043b8:	f7fb ff2a 	bl	8000210 <memchr>
 80043bc:	9a04      	ldr	r2, [sp, #16]
 80043be:	b9d8      	cbnz	r0, 80043f8 <_vfiprintf_r+0x110>
 80043c0:	06d1      	lsls	r1, r2, #27
 80043c2:	bf44      	itt	mi
 80043c4:	2320      	movmi	r3, #32
 80043c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043ca:	0713      	lsls	r3, r2, #28
 80043cc:	bf44      	itt	mi
 80043ce:	232b      	movmi	r3, #43	@ 0x2b
 80043d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043d4:	f89a 3000 	ldrb.w	r3, [sl]
 80043d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80043da:	d015      	beq.n	8004408 <_vfiprintf_r+0x120>
 80043dc:	9a07      	ldr	r2, [sp, #28]
 80043de:	4654      	mov	r4, sl
 80043e0:	2000      	movs	r0, #0
 80043e2:	f04f 0c0a 	mov.w	ip, #10
 80043e6:	4621      	mov	r1, r4
 80043e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043ec:	3b30      	subs	r3, #48	@ 0x30
 80043ee:	2b09      	cmp	r3, #9
 80043f0:	d94b      	bls.n	800448a <_vfiprintf_r+0x1a2>
 80043f2:	b1b0      	cbz	r0, 8004422 <_vfiprintf_r+0x13a>
 80043f4:	9207      	str	r2, [sp, #28]
 80043f6:	e014      	b.n	8004422 <_vfiprintf_r+0x13a>
 80043f8:	eba0 0308 	sub.w	r3, r0, r8
 80043fc:	fa09 f303 	lsl.w	r3, r9, r3
 8004400:	4313      	orrs	r3, r2
 8004402:	9304      	str	r3, [sp, #16]
 8004404:	46a2      	mov	sl, r4
 8004406:	e7d2      	b.n	80043ae <_vfiprintf_r+0xc6>
 8004408:	9b03      	ldr	r3, [sp, #12]
 800440a:	1d19      	adds	r1, r3, #4
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	9103      	str	r1, [sp, #12]
 8004410:	2b00      	cmp	r3, #0
 8004412:	bfbb      	ittet	lt
 8004414:	425b      	neglt	r3, r3
 8004416:	f042 0202 	orrlt.w	r2, r2, #2
 800441a:	9307      	strge	r3, [sp, #28]
 800441c:	9307      	strlt	r3, [sp, #28]
 800441e:	bfb8      	it	lt
 8004420:	9204      	strlt	r2, [sp, #16]
 8004422:	7823      	ldrb	r3, [r4, #0]
 8004424:	2b2e      	cmp	r3, #46	@ 0x2e
 8004426:	d10a      	bne.n	800443e <_vfiprintf_r+0x156>
 8004428:	7863      	ldrb	r3, [r4, #1]
 800442a:	2b2a      	cmp	r3, #42	@ 0x2a
 800442c:	d132      	bne.n	8004494 <_vfiprintf_r+0x1ac>
 800442e:	9b03      	ldr	r3, [sp, #12]
 8004430:	1d1a      	adds	r2, r3, #4
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	9203      	str	r2, [sp, #12]
 8004436:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800443a:	3402      	adds	r4, #2
 800443c:	9305      	str	r3, [sp, #20]
 800443e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004514 <_vfiprintf_r+0x22c>
 8004442:	7821      	ldrb	r1, [r4, #0]
 8004444:	2203      	movs	r2, #3
 8004446:	4650      	mov	r0, sl
 8004448:	f7fb fee2 	bl	8000210 <memchr>
 800444c:	b138      	cbz	r0, 800445e <_vfiprintf_r+0x176>
 800444e:	9b04      	ldr	r3, [sp, #16]
 8004450:	eba0 000a 	sub.w	r0, r0, sl
 8004454:	2240      	movs	r2, #64	@ 0x40
 8004456:	4082      	lsls	r2, r0
 8004458:	4313      	orrs	r3, r2
 800445a:	3401      	adds	r4, #1
 800445c:	9304      	str	r3, [sp, #16]
 800445e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004462:	4829      	ldr	r0, [pc, #164]	@ (8004508 <_vfiprintf_r+0x220>)
 8004464:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004468:	2206      	movs	r2, #6
 800446a:	f7fb fed1 	bl	8000210 <memchr>
 800446e:	2800      	cmp	r0, #0
 8004470:	d03f      	beq.n	80044f2 <_vfiprintf_r+0x20a>
 8004472:	4b26      	ldr	r3, [pc, #152]	@ (800450c <_vfiprintf_r+0x224>)
 8004474:	bb1b      	cbnz	r3, 80044be <_vfiprintf_r+0x1d6>
 8004476:	9b03      	ldr	r3, [sp, #12]
 8004478:	3307      	adds	r3, #7
 800447a:	f023 0307 	bic.w	r3, r3, #7
 800447e:	3308      	adds	r3, #8
 8004480:	9303      	str	r3, [sp, #12]
 8004482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004484:	443b      	add	r3, r7
 8004486:	9309      	str	r3, [sp, #36]	@ 0x24
 8004488:	e76a      	b.n	8004360 <_vfiprintf_r+0x78>
 800448a:	fb0c 3202 	mla	r2, ip, r2, r3
 800448e:	460c      	mov	r4, r1
 8004490:	2001      	movs	r0, #1
 8004492:	e7a8      	b.n	80043e6 <_vfiprintf_r+0xfe>
 8004494:	2300      	movs	r3, #0
 8004496:	3401      	adds	r4, #1
 8004498:	9305      	str	r3, [sp, #20]
 800449a:	4619      	mov	r1, r3
 800449c:	f04f 0c0a 	mov.w	ip, #10
 80044a0:	4620      	mov	r0, r4
 80044a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044a6:	3a30      	subs	r2, #48	@ 0x30
 80044a8:	2a09      	cmp	r2, #9
 80044aa:	d903      	bls.n	80044b4 <_vfiprintf_r+0x1cc>
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0c6      	beq.n	800443e <_vfiprintf_r+0x156>
 80044b0:	9105      	str	r1, [sp, #20]
 80044b2:	e7c4      	b.n	800443e <_vfiprintf_r+0x156>
 80044b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80044b8:	4604      	mov	r4, r0
 80044ba:	2301      	movs	r3, #1
 80044bc:	e7f0      	b.n	80044a0 <_vfiprintf_r+0x1b8>
 80044be:	ab03      	add	r3, sp, #12
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	462a      	mov	r2, r5
 80044c4:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <_vfiprintf_r+0x228>)
 80044c6:	a904      	add	r1, sp, #16
 80044c8:	4630      	mov	r0, r6
 80044ca:	f3af 8000 	nop.w
 80044ce:	4607      	mov	r7, r0
 80044d0:	1c78      	adds	r0, r7, #1
 80044d2:	d1d6      	bne.n	8004482 <_vfiprintf_r+0x19a>
 80044d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044d6:	07d9      	lsls	r1, r3, #31
 80044d8:	d405      	bmi.n	80044e6 <_vfiprintf_r+0x1fe>
 80044da:	89ab      	ldrh	r3, [r5, #12]
 80044dc:	059a      	lsls	r2, r3, #22
 80044de:	d402      	bmi.n	80044e6 <_vfiprintf_r+0x1fe>
 80044e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044e2:	f7ff fed7 	bl	8004294 <__retarget_lock_release_recursive>
 80044e6:	89ab      	ldrh	r3, [r5, #12]
 80044e8:	065b      	lsls	r3, r3, #25
 80044ea:	f53f af1f 	bmi.w	800432c <_vfiprintf_r+0x44>
 80044ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044f0:	e71e      	b.n	8004330 <_vfiprintf_r+0x48>
 80044f2:	ab03      	add	r3, sp, #12
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	462a      	mov	r2, r5
 80044f8:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <_vfiprintf_r+0x228>)
 80044fa:	a904      	add	r1, sp, #16
 80044fc:	4630      	mov	r0, r6
 80044fe:	f000 f91b 	bl	8004738 <_printf_i>
 8004502:	e7e4      	b.n	80044ce <_vfiprintf_r+0x1e6>
 8004504:	0800508c 	.word	0x0800508c
 8004508:	08005096 	.word	0x08005096
 800450c:	00000000 	.word	0x00000000
 8004510:	080042c5 	.word	0x080042c5
 8004514:	08005092 	.word	0x08005092

08004518 <sbrk_aligned>:
 8004518:	b570      	push	{r4, r5, r6, lr}
 800451a:	4e0f      	ldr	r6, [pc, #60]	@ (8004558 <sbrk_aligned+0x40>)
 800451c:	460c      	mov	r4, r1
 800451e:	6831      	ldr	r1, [r6, #0]
 8004520:	4605      	mov	r5, r0
 8004522:	b911      	cbnz	r1, 800452a <sbrk_aligned+0x12>
 8004524:	f000 fc4c 	bl	8004dc0 <_sbrk_r>
 8004528:	6030      	str	r0, [r6, #0]
 800452a:	4621      	mov	r1, r4
 800452c:	4628      	mov	r0, r5
 800452e:	f000 fc47 	bl	8004dc0 <_sbrk_r>
 8004532:	1c43      	adds	r3, r0, #1
 8004534:	d103      	bne.n	800453e <sbrk_aligned+0x26>
 8004536:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800453a:	4620      	mov	r0, r4
 800453c:	bd70      	pop	{r4, r5, r6, pc}
 800453e:	1cc4      	adds	r4, r0, #3
 8004540:	f024 0403 	bic.w	r4, r4, #3
 8004544:	42a0      	cmp	r0, r4
 8004546:	d0f8      	beq.n	800453a <sbrk_aligned+0x22>
 8004548:	1a21      	subs	r1, r4, r0
 800454a:	4628      	mov	r0, r5
 800454c:	f000 fc38 	bl	8004dc0 <_sbrk_r>
 8004550:	3001      	adds	r0, #1
 8004552:	d1f2      	bne.n	800453a <sbrk_aligned+0x22>
 8004554:	e7ef      	b.n	8004536 <sbrk_aligned+0x1e>
 8004556:	bf00      	nop
 8004558:	200002f4 	.word	0x200002f4

0800455c <_malloc_r>:
 800455c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004560:	1ccd      	adds	r5, r1, #3
 8004562:	f025 0503 	bic.w	r5, r5, #3
 8004566:	3508      	adds	r5, #8
 8004568:	2d0c      	cmp	r5, #12
 800456a:	bf38      	it	cc
 800456c:	250c      	movcc	r5, #12
 800456e:	2d00      	cmp	r5, #0
 8004570:	4606      	mov	r6, r0
 8004572:	db01      	blt.n	8004578 <_malloc_r+0x1c>
 8004574:	42a9      	cmp	r1, r5
 8004576:	d904      	bls.n	8004582 <_malloc_r+0x26>
 8004578:	230c      	movs	r3, #12
 800457a:	6033      	str	r3, [r6, #0]
 800457c:	2000      	movs	r0, #0
 800457e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004582:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004658 <_malloc_r+0xfc>
 8004586:	f000 faa1 	bl	8004acc <__malloc_lock>
 800458a:	f8d8 3000 	ldr.w	r3, [r8]
 800458e:	461c      	mov	r4, r3
 8004590:	bb44      	cbnz	r4, 80045e4 <_malloc_r+0x88>
 8004592:	4629      	mov	r1, r5
 8004594:	4630      	mov	r0, r6
 8004596:	f7ff ffbf 	bl	8004518 <sbrk_aligned>
 800459a:	1c43      	adds	r3, r0, #1
 800459c:	4604      	mov	r4, r0
 800459e:	d158      	bne.n	8004652 <_malloc_r+0xf6>
 80045a0:	f8d8 4000 	ldr.w	r4, [r8]
 80045a4:	4627      	mov	r7, r4
 80045a6:	2f00      	cmp	r7, #0
 80045a8:	d143      	bne.n	8004632 <_malloc_r+0xd6>
 80045aa:	2c00      	cmp	r4, #0
 80045ac:	d04b      	beq.n	8004646 <_malloc_r+0xea>
 80045ae:	6823      	ldr	r3, [r4, #0]
 80045b0:	4639      	mov	r1, r7
 80045b2:	4630      	mov	r0, r6
 80045b4:	eb04 0903 	add.w	r9, r4, r3
 80045b8:	f000 fc02 	bl	8004dc0 <_sbrk_r>
 80045bc:	4581      	cmp	r9, r0
 80045be:	d142      	bne.n	8004646 <_malloc_r+0xea>
 80045c0:	6821      	ldr	r1, [r4, #0]
 80045c2:	1a6d      	subs	r5, r5, r1
 80045c4:	4629      	mov	r1, r5
 80045c6:	4630      	mov	r0, r6
 80045c8:	f7ff ffa6 	bl	8004518 <sbrk_aligned>
 80045cc:	3001      	adds	r0, #1
 80045ce:	d03a      	beq.n	8004646 <_malloc_r+0xea>
 80045d0:	6823      	ldr	r3, [r4, #0]
 80045d2:	442b      	add	r3, r5
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	f8d8 3000 	ldr.w	r3, [r8]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	bb62      	cbnz	r2, 8004638 <_malloc_r+0xdc>
 80045de:	f8c8 7000 	str.w	r7, [r8]
 80045e2:	e00f      	b.n	8004604 <_malloc_r+0xa8>
 80045e4:	6822      	ldr	r2, [r4, #0]
 80045e6:	1b52      	subs	r2, r2, r5
 80045e8:	d420      	bmi.n	800462c <_malloc_r+0xd0>
 80045ea:	2a0b      	cmp	r2, #11
 80045ec:	d917      	bls.n	800461e <_malloc_r+0xc2>
 80045ee:	1961      	adds	r1, r4, r5
 80045f0:	42a3      	cmp	r3, r4
 80045f2:	6025      	str	r5, [r4, #0]
 80045f4:	bf18      	it	ne
 80045f6:	6059      	strne	r1, [r3, #4]
 80045f8:	6863      	ldr	r3, [r4, #4]
 80045fa:	bf08      	it	eq
 80045fc:	f8c8 1000 	streq.w	r1, [r8]
 8004600:	5162      	str	r2, [r4, r5]
 8004602:	604b      	str	r3, [r1, #4]
 8004604:	4630      	mov	r0, r6
 8004606:	f000 fa67 	bl	8004ad8 <__malloc_unlock>
 800460a:	f104 000b 	add.w	r0, r4, #11
 800460e:	1d23      	adds	r3, r4, #4
 8004610:	f020 0007 	bic.w	r0, r0, #7
 8004614:	1ac2      	subs	r2, r0, r3
 8004616:	bf1c      	itt	ne
 8004618:	1a1b      	subne	r3, r3, r0
 800461a:	50a3      	strne	r3, [r4, r2]
 800461c:	e7af      	b.n	800457e <_malloc_r+0x22>
 800461e:	6862      	ldr	r2, [r4, #4]
 8004620:	42a3      	cmp	r3, r4
 8004622:	bf0c      	ite	eq
 8004624:	f8c8 2000 	streq.w	r2, [r8]
 8004628:	605a      	strne	r2, [r3, #4]
 800462a:	e7eb      	b.n	8004604 <_malloc_r+0xa8>
 800462c:	4623      	mov	r3, r4
 800462e:	6864      	ldr	r4, [r4, #4]
 8004630:	e7ae      	b.n	8004590 <_malloc_r+0x34>
 8004632:	463c      	mov	r4, r7
 8004634:	687f      	ldr	r7, [r7, #4]
 8004636:	e7b6      	b.n	80045a6 <_malloc_r+0x4a>
 8004638:	461a      	mov	r2, r3
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	42a3      	cmp	r3, r4
 800463e:	d1fb      	bne.n	8004638 <_malloc_r+0xdc>
 8004640:	2300      	movs	r3, #0
 8004642:	6053      	str	r3, [r2, #4]
 8004644:	e7de      	b.n	8004604 <_malloc_r+0xa8>
 8004646:	230c      	movs	r3, #12
 8004648:	6033      	str	r3, [r6, #0]
 800464a:	4630      	mov	r0, r6
 800464c:	f000 fa44 	bl	8004ad8 <__malloc_unlock>
 8004650:	e794      	b.n	800457c <_malloc_r+0x20>
 8004652:	6005      	str	r5, [r0, #0]
 8004654:	e7d6      	b.n	8004604 <_malloc_r+0xa8>
 8004656:	bf00      	nop
 8004658:	200002f8 	.word	0x200002f8

0800465c <_printf_common>:
 800465c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004660:	4616      	mov	r6, r2
 8004662:	4698      	mov	r8, r3
 8004664:	688a      	ldr	r2, [r1, #8]
 8004666:	690b      	ldr	r3, [r1, #16]
 8004668:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800466c:	4293      	cmp	r3, r2
 800466e:	bfb8      	it	lt
 8004670:	4613      	movlt	r3, r2
 8004672:	6033      	str	r3, [r6, #0]
 8004674:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004678:	4607      	mov	r7, r0
 800467a:	460c      	mov	r4, r1
 800467c:	b10a      	cbz	r2, 8004682 <_printf_common+0x26>
 800467e:	3301      	adds	r3, #1
 8004680:	6033      	str	r3, [r6, #0]
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	0699      	lsls	r1, r3, #26
 8004686:	bf42      	ittt	mi
 8004688:	6833      	ldrmi	r3, [r6, #0]
 800468a:	3302      	addmi	r3, #2
 800468c:	6033      	strmi	r3, [r6, #0]
 800468e:	6825      	ldr	r5, [r4, #0]
 8004690:	f015 0506 	ands.w	r5, r5, #6
 8004694:	d106      	bne.n	80046a4 <_printf_common+0x48>
 8004696:	f104 0a19 	add.w	sl, r4, #25
 800469a:	68e3      	ldr	r3, [r4, #12]
 800469c:	6832      	ldr	r2, [r6, #0]
 800469e:	1a9b      	subs	r3, r3, r2
 80046a0:	42ab      	cmp	r3, r5
 80046a2:	dc26      	bgt.n	80046f2 <_printf_common+0x96>
 80046a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046a8:	6822      	ldr	r2, [r4, #0]
 80046aa:	3b00      	subs	r3, #0
 80046ac:	bf18      	it	ne
 80046ae:	2301      	movne	r3, #1
 80046b0:	0692      	lsls	r2, r2, #26
 80046b2:	d42b      	bmi.n	800470c <_printf_common+0xb0>
 80046b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046b8:	4641      	mov	r1, r8
 80046ba:	4638      	mov	r0, r7
 80046bc:	47c8      	blx	r9
 80046be:	3001      	adds	r0, #1
 80046c0:	d01e      	beq.n	8004700 <_printf_common+0xa4>
 80046c2:	6823      	ldr	r3, [r4, #0]
 80046c4:	6922      	ldr	r2, [r4, #16]
 80046c6:	f003 0306 	and.w	r3, r3, #6
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	bf02      	ittt	eq
 80046ce:	68e5      	ldreq	r5, [r4, #12]
 80046d0:	6833      	ldreq	r3, [r6, #0]
 80046d2:	1aed      	subeq	r5, r5, r3
 80046d4:	68a3      	ldr	r3, [r4, #8]
 80046d6:	bf0c      	ite	eq
 80046d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046dc:	2500      	movne	r5, #0
 80046de:	4293      	cmp	r3, r2
 80046e0:	bfc4      	itt	gt
 80046e2:	1a9b      	subgt	r3, r3, r2
 80046e4:	18ed      	addgt	r5, r5, r3
 80046e6:	2600      	movs	r6, #0
 80046e8:	341a      	adds	r4, #26
 80046ea:	42b5      	cmp	r5, r6
 80046ec:	d11a      	bne.n	8004724 <_printf_common+0xc8>
 80046ee:	2000      	movs	r0, #0
 80046f0:	e008      	b.n	8004704 <_printf_common+0xa8>
 80046f2:	2301      	movs	r3, #1
 80046f4:	4652      	mov	r2, sl
 80046f6:	4641      	mov	r1, r8
 80046f8:	4638      	mov	r0, r7
 80046fa:	47c8      	blx	r9
 80046fc:	3001      	adds	r0, #1
 80046fe:	d103      	bne.n	8004708 <_printf_common+0xac>
 8004700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004708:	3501      	adds	r5, #1
 800470a:	e7c6      	b.n	800469a <_printf_common+0x3e>
 800470c:	18e1      	adds	r1, r4, r3
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	2030      	movs	r0, #48	@ 0x30
 8004712:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004716:	4422      	add	r2, r4
 8004718:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800471c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004720:	3302      	adds	r3, #2
 8004722:	e7c7      	b.n	80046b4 <_printf_common+0x58>
 8004724:	2301      	movs	r3, #1
 8004726:	4622      	mov	r2, r4
 8004728:	4641      	mov	r1, r8
 800472a:	4638      	mov	r0, r7
 800472c:	47c8      	blx	r9
 800472e:	3001      	adds	r0, #1
 8004730:	d0e6      	beq.n	8004700 <_printf_common+0xa4>
 8004732:	3601      	adds	r6, #1
 8004734:	e7d9      	b.n	80046ea <_printf_common+0x8e>
	...

08004738 <_printf_i>:
 8004738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800473c:	7e0f      	ldrb	r7, [r1, #24]
 800473e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004740:	2f78      	cmp	r7, #120	@ 0x78
 8004742:	4691      	mov	r9, r2
 8004744:	4680      	mov	r8, r0
 8004746:	460c      	mov	r4, r1
 8004748:	469a      	mov	sl, r3
 800474a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800474e:	d807      	bhi.n	8004760 <_printf_i+0x28>
 8004750:	2f62      	cmp	r7, #98	@ 0x62
 8004752:	d80a      	bhi.n	800476a <_printf_i+0x32>
 8004754:	2f00      	cmp	r7, #0
 8004756:	f000 80d1 	beq.w	80048fc <_printf_i+0x1c4>
 800475a:	2f58      	cmp	r7, #88	@ 0x58
 800475c:	f000 80b8 	beq.w	80048d0 <_printf_i+0x198>
 8004760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004764:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004768:	e03a      	b.n	80047e0 <_printf_i+0xa8>
 800476a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800476e:	2b15      	cmp	r3, #21
 8004770:	d8f6      	bhi.n	8004760 <_printf_i+0x28>
 8004772:	a101      	add	r1, pc, #4	@ (adr r1, 8004778 <_printf_i+0x40>)
 8004774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004778:	080047d1 	.word	0x080047d1
 800477c:	080047e5 	.word	0x080047e5
 8004780:	08004761 	.word	0x08004761
 8004784:	08004761 	.word	0x08004761
 8004788:	08004761 	.word	0x08004761
 800478c:	08004761 	.word	0x08004761
 8004790:	080047e5 	.word	0x080047e5
 8004794:	08004761 	.word	0x08004761
 8004798:	08004761 	.word	0x08004761
 800479c:	08004761 	.word	0x08004761
 80047a0:	08004761 	.word	0x08004761
 80047a4:	080048e3 	.word	0x080048e3
 80047a8:	0800480f 	.word	0x0800480f
 80047ac:	0800489d 	.word	0x0800489d
 80047b0:	08004761 	.word	0x08004761
 80047b4:	08004761 	.word	0x08004761
 80047b8:	08004905 	.word	0x08004905
 80047bc:	08004761 	.word	0x08004761
 80047c0:	0800480f 	.word	0x0800480f
 80047c4:	08004761 	.word	0x08004761
 80047c8:	08004761 	.word	0x08004761
 80047cc:	080048a5 	.word	0x080048a5
 80047d0:	6833      	ldr	r3, [r6, #0]
 80047d2:	1d1a      	adds	r2, r3, #4
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	6032      	str	r2, [r6, #0]
 80047d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047e0:	2301      	movs	r3, #1
 80047e2:	e09c      	b.n	800491e <_printf_i+0x1e6>
 80047e4:	6833      	ldr	r3, [r6, #0]
 80047e6:	6820      	ldr	r0, [r4, #0]
 80047e8:	1d19      	adds	r1, r3, #4
 80047ea:	6031      	str	r1, [r6, #0]
 80047ec:	0606      	lsls	r6, r0, #24
 80047ee:	d501      	bpl.n	80047f4 <_printf_i+0xbc>
 80047f0:	681d      	ldr	r5, [r3, #0]
 80047f2:	e003      	b.n	80047fc <_printf_i+0xc4>
 80047f4:	0645      	lsls	r5, r0, #25
 80047f6:	d5fb      	bpl.n	80047f0 <_printf_i+0xb8>
 80047f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047fc:	2d00      	cmp	r5, #0
 80047fe:	da03      	bge.n	8004808 <_printf_i+0xd0>
 8004800:	232d      	movs	r3, #45	@ 0x2d
 8004802:	426d      	negs	r5, r5
 8004804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004808:	4858      	ldr	r0, [pc, #352]	@ (800496c <_printf_i+0x234>)
 800480a:	230a      	movs	r3, #10
 800480c:	e011      	b.n	8004832 <_printf_i+0xfa>
 800480e:	6821      	ldr	r1, [r4, #0]
 8004810:	6833      	ldr	r3, [r6, #0]
 8004812:	0608      	lsls	r0, r1, #24
 8004814:	f853 5b04 	ldr.w	r5, [r3], #4
 8004818:	d402      	bmi.n	8004820 <_printf_i+0xe8>
 800481a:	0649      	lsls	r1, r1, #25
 800481c:	bf48      	it	mi
 800481e:	b2ad      	uxthmi	r5, r5
 8004820:	2f6f      	cmp	r7, #111	@ 0x6f
 8004822:	4852      	ldr	r0, [pc, #328]	@ (800496c <_printf_i+0x234>)
 8004824:	6033      	str	r3, [r6, #0]
 8004826:	bf14      	ite	ne
 8004828:	230a      	movne	r3, #10
 800482a:	2308      	moveq	r3, #8
 800482c:	2100      	movs	r1, #0
 800482e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004832:	6866      	ldr	r6, [r4, #4]
 8004834:	60a6      	str	r6, [r4, #8]
 8004836:	2e00      	cmp	r6, #0
 8004838:	db05      	blt.n	8004846 <_printf_i+0x10e>
 800483a:	6821      	ldr	r1, [r4, #0]
 800483c:	432e      	orrs	r6, r5
 800483e:	f021 0104 	bic.w	r1, r1, #4
 8004842:	6021      	str	r1, [r4, #0]
 8004844:	d04b      	beq.n	80048de <_printf_i+0x1a6>
 8004846:	4616      	mov	r6, r2
 8004848:	fbb5 f1f3 	udiv	r1, r5, r3
 800484c:	fb03 5711 	mls	r7, r3, r1, r5
 8004850:	5dc7      	ldrb	r7, [r0, r7]
 8004852:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004856:	462f      	mov	r7, r5
 8004858:	42bb      	cmp	r3, r7
 800485a:	460d      	mov	r5, r1
 800485c:	d9f4      	bls.n	8004848 <_printf_i+0x110>
 800485e:	2b08      	cmp	r3, #8
 8004860:	d10b      	bne.n	800487a <_printf_i+0x142>
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	07df      	lsls	r7, r3, #31
 8004866:	d508      	bpl.n	800487a <_printf_i+0x142>
 8004868:	6923      	ldr	r3, [r4, #16]
 800486a:	6861      	ldr	r1, [r4, #4]
 800486c:	4299      	cmp	r1, r3
 800486e:	bfde      	ittt	le
 8004870:	2330      	movle	r3, #48	@ 0x30
 8004872:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004876:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800487a:	1b92      	subs	r2, r2, r6
 800487c:	6122      	str	r2, [r4, #16]
 800487e:	f8cd a000 	str.w	sl, [sp]
 8004882:	464b      	mov	r3, r9
 8004884:	aa03      	add	r2, sp, #12
 8004886:	4621      	mov	r1, r4
 8004888:	4640      	mov	r0, r8
 800488a:	f7ff fee7 	bl	800465c <_printf_common>
 800488e:	3001      	adds	r0, #1
 8004890:	d14a      	bne.n	8004928 <_printf_i+0x1f0>
 8004892:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004896:	b004      	add	sp, #16
 8004898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	f043 0320 	orr.w	r3, r3, #32
 80048a2:	6023      	str	r3, [r4, #0]
 80048a4:	4832      	ldr	r0, [pc, #200]	@ (8004970 <_printf_i+0x238>)
 80048a6:	2778      	movs	r7, #120	@ 0x78
 80048a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048ac:	6823      	ldr	r3, [r4, #0]
 80048ae:	6831      	ldr	r1, [r6, #0]
 80048b0:	061f      	lsls	r7, r3, #24
 80048b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80048b6:	d402      	bmi.n	80048be <_printf_i+0x186>
 80048b8:	065f      	lsls	r7, r3, #25
 80048ba:	bf48      	it	mi
 80048bc:	b2ad      	uxthmi	r5, r5
 80048be:	6031      	str	r1, [r6, #0]
 80048c0:	07d9      	lsls	r1, r3, #31
 80048c2:	bf44      	itt	mi
 80048c4:	f043 0320 	orrmi.w	r3, r3, #32
 80048c8:	6023      	strmi	r3, [r4, #0]
 80048ca:	b11d      	cbz	r5, 80048d4 <_printf_i+0x19c>
 80048cc:	2310      	movs	r3, #16
 80048ce:	e7ad      	b.n	800482c <_printf_i+0xf4>
 80048d0:	4826      	ldr	r0, [pc, #152]	@ (800496c <_printf_i+0x234>)
 80048d2:	e7e9      	b.n	80048a8 <_printf_i+0x170>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	f023 0320 	bic.w	r3, r3, #32
 80048da:	6023      	str	r3, [r4, #0]
 80048dc:	e7f6      	b.n	80048cc <_printf_i+0x194>
 80048de:	4616      	mov	r6, r2
 80048e0:	e7bd      	b.n	800485e <_printf_i+0x126>
 80048e2:	6833      	ldr	r3, [r6, #0]
 80048e4:	6825      	ldr	r5, [r4, #0]
 80048e6:	6961      	ldr	r1, [r4, #20]
 80048e8:	1d18      	adds	r0, r3, #4
 80048ea:	6030      	str	r0, [r6, #0]
 80048ec:	062e      	lsls	r6, r5, #24
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	d501      	bpl.n	80048f6 <_printf_i+0x1be>
 80048f2:	6019      	str	r1, [r3, #0]
 80048f4:	e002      	b.n	80048fc <_printf_i+0x1c4>
 80048f6:	0668      	lsls	r0, r5, #25
 80048f8:	d5fb      	bpl.n	80048f2 <_printf_i+0x1ba>
 80048fa:	8019      	strh	r1, [r3, #0]
 80048fc:	2300      	movs	r3, #0
 80048fe:	6123      	str	r3, [r4, #16]
 8004900:	4616      	mov	r6, r2
 8004902:	e7bc      	b.n	800487e <_printf_i+0x146>
 8004904:	6833      	ldr	r3, [r6, #0]
 8004906:	1d1a      	adds	r2, r3, #4
 8004908:	6032      	str	r2, [r6, #0]
 800490a:	681e      	ldr	r6, [r3, #0]
 800490c:	6862      	ldr	r2, [r4, #4]
 800490e:	2100      	movs	r1, #0
 8004910:	4630      	mov	r0, r6
 8004912:	f7fb fc7d 	bl	8000210 <memchr>
 8004916:	b108      	cbz	r0, 800491c <_printf_i+0x1e4>
 8004918:	1b80      	subs	r0, r0, r6
 800491a:	6060      	str	r0, [r4, #4]
 800491c:	6863      	ldr	r3, [r4, #4]
 800491e:	6123      	str	r3, [r4, #16]
 8004920:	2300      	movs	r3, #0
 8004922:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004926:	e7aa      	b.n	800487e <_printf_i+0x146>
 8004928:	6923      	ldr	r3, [r4, #16]
 800492a:	4632      	mov	r2, r6
 800492c:	4649      	mov	r1, r9
 800492e:	4640      	mov	r0, r8
 8004930:	47d0      	blx	sl
 8004932:	3001      	adds	r0, #1
 8004934:	d0ad      	beq.n	8004892 <_printf_i+0x15a>
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	079b      	lsls	r3, r3, #30
 800493a:	d413      	bmi.n	8004964 <_printf_i+0x22c>
 800493c:	68e0      	ldr	r0, [r4, #12]
 800493e:	9b03      	ldr	r3, [sp, #12]
 8004940:	4298      	cmp	r0, r3
 8004942:	bfb8      	it	lt
 8004944:	4618      	movlt	r0, r3
 8004946:	e7a6      	b.n	8004896 <_printf_i+0x15e>
 8004948:	2301      	movs	r3, #1
 800494a:	4632      	mov	r2, r6
 800494c:	4649      	mov	r1, r9
 800494e:	4640      	mov	r0, r8
 8004950:	47d0      	blx	sl
 8004952:	3001      	adds	r0, #1
 8004954:	d09d      	beq.n	8004892 <_printf_i+0x15a>
 8004956:	3501      	adds	r5, #1
 8004958:	68e3      	ldr	r3, [r4, #12]
 800495a:	9903      	ldr	r1, [sp, #12]
 800495c:	1a5b      	subs	r3, r3, r1
 800495e:	42ab      	cmp	r3, r5
 8004960:	dcf2      	bgt.n	8004948 <_printf_i+0x210>
 8004962:	e7eb      	b.n	800493c <_printf_i+0x204>
 8004964:	2500      	movs	r5, #0
 8004966:	f104 0619 	add.w	r6, r4, #25
 800496a:	e7f5      	b.n	8004958 <_printf_i+0x220>
 800496c:	0800509d 	.word	0x0800509d
 8004970:	080050ae 	.word	0x080050ae

08004974 <__sflush_r>:
 8004974:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800497c:	0716      	lsls	r6, r2, #28
 800497e:	4605      	mov	r5, r0
 8004980:	460c      	mov	r4, r1
 8004982:	d454      	bmi.n	8004a2e <__sflush_r+0xba>
 8004984:	684b      	ldr	r3, [r1, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	dc02      	bgt.n	8004990 <__sflush_r+0x1c>
 800498a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	dd48      	ble.n	8004a22 <__sflush_r+0xae>
 8004990:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004992:	2e00      	cmp	r6, #0
 8004994:	d045      	beq.n	8004a22 <__sflush_r+0xae>
 8004996:	2300      	movs	r3, #0
 8004998:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800499c:	682f      	ldr	r7, [r5, #0]
 800499e:	6a21      	ldr	r1, [r4, #32]
 80049a0:	602b      	str	r3, [r5, #0]
 80049a2:	d030      	beq.n	8004a06 <__sflush_r+0x92>
 80049a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80049a6:	89a3      	ldrh	r3, [r4, #12]
 80049a8:	0759      	lsls	r1, r3, #29
 80049aa:	d505      	bpl.n	80049b8 <__sflush_r+0x44>
 80049ac:	6863      	ldr	r3, [r4, #4]
 80049ae:	1ad2      	subs	r2, r2, r3
 80049b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80049b2:	b10b      	cbz	r3, 80049b8 <__sflush_r+0x44>
 80049b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049b6:	1ad2      	subs	r2, r2, r3
 80049b8:	2300      	movs	r3, #0
 80049ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049bc:	6a21      	ldr	r1, [r4, #32]
 80049be:	4628      	mov	r0, r5
 80049c0:	47b0      	blx	r6
 80049c2:	1c43      	adds	r3, r0, #1
 80049c4:	89a3      	ldrh	r3, [r4, #12]
 80049c6:	d106      	bne.n	80049d6 <__sflush_r+0x62>
 80049c8:	6829      	ldr	r1, [r5, #0]
 80049ca:	291d      	cmp	r1, #29
 80049cc:	d82b      	bhi.n	8004a26 <__sflush_r+0xb2>
 80049ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004a78 <__sflush_r+0x104>)
 80049d0:	40ca      	lsrs	r2, r1
 80049d2:	07d6      	lsls	r6, r2, #31
 80049d4:	d527      	bpl.n	8004a26 <__sflush_r+0xb2>
 80049d6:	2200      	movs	r2, #0
 80049d8:	6062      	str	r2, [r4, #4]
 80049da:	04d9      	lsls	r1, r3, #19
 80049dc:	6922      	ldr	r2, [r4, #16]
 80049de:	6022      	str	r2, [r4, #0]
 80049e0:	d504      	bpl.n	80049ec <__sflush_r+0x78>
 80049e2:	1c42      	adds	r2, r0, #1
 80049e4:	d101      	bne.n	80049ea <__sflush_r+0x76>
 80049e6:	682b      	ldr	r3, [r5, #0]
 80049e8:	b903      	cbnz	r3, 80049ec <__sflush_r+0x78>
 80049ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80049ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049ee:	602f      	str	r7, [r5, #0]
 80049f0:	b1b9      	cbz	r1, 8004a22 <__sflush_r+0xae>
 80049f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049f6:	4299      	cmp	r1, r3
 80049f8:	d002      	beq.n	8004a00 <__sflush_r+0x8c>
 80049fa:	4628      	mov	r0, r5
 80049fc:	f000 fa24 	bl	8004e48 <_free_r>
 8004a00:	2300      	movs	r3, #0
 8004a02:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a04:	e00d      	b.n	8004a22 <__sflush_r+0xae>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4628      	mov	r0, r5
 8004a0a:	47b0      	blx	r6
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	1c50      	adds	r0, r2, #1
 8004a10:	d1c9      	bne.n	80049a6 <__sflush_r+0x32>
 8004a12:	682b      	ldr	r3, [r5, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0c6      	beq.n	80049a6 <__sflush_r+0x32>
 8004a18:	2b1d      	cmp	r3, #29
 8004a1a:	d001      	beq.n	8004a20 <__sflush_r+0xac>
 8004a1c:	2b16      	cmp	r3, #22
 8004a1e:	d11e      	bne.n	8004a5e <__sflush_r+0xea>
 8004a20:	602f      	str	r7, [r5, #0]
 8004a22:	2000      	movs	r0, #0
 8004a24:	e022      	b.n	8004a6c <__sflush_r+0xf8>
 8004a26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a2a:	b21b      	sxth	r3, r3
 8004a2c:	e01b      	b.n	8004a66 <__sflush_r+0xf2>
 8004a2e:	690f      	ldr	r7, [r1, #16]
 8004a30:	2f00      	cmp	r7, #0
 8004a32:	d0f6      	beq.n	8004a22 <__sflush_r+0xae>
 8004a34:	0793      	lsls	r3, r2, #30
 8004a36:	680e      	ldr	r6, [r1, #0]
 8004a38:	bf08      	it	eq
 8004a3a:	694b      	ldreq	r3, [r1, #20]
 8004a3c:	600f      	str	r7, [r1, #0]
 8004a3e:	bf18      	it	ne
 8004a40:	2300      	movne	r3, #0
 8004a42:	eba6 0807 	sub.w	r8, r6, r7
 8004a46:	608b      	str	r3, [r1, #8]
 8004a48:	f1b8 0f00 	cmp.w	r8, #0
 8004a4c:	dde9      	ble.n	8004a22 <__sflush_r+0xae>
 8004a4e:	6a21      	ldr	r1, [r4, #32]
 8004a50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a52:	4643      	mov	r3, r8
 8004a54:	463a      	mov	r2, r7
 8004a56:	4628      	mov	r0, r5
 8004a58:	47b0      	blx	r6
 8004a5a:	2800      	cmp	r0, #0
 8004a5c:	dc08      	bgt.n	8004a70 <__sflush_r+0xfc>
 8004a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a66:	81a3      	strh	r3, [r4, #12]
 8004a68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a70:	4407      	add	r7, r0
 8004a72:	eba8 0800 	sub.w	r8, r8, r0
 8004a76:	e7e7      	b.n	8004a48 <__sflush_r+0xd4>
 8004a78:	20400001 	.word	0x20400001

08004a7c <_fflush_r>:
 8004a7c:	b538      	push	{r3, r4, r5, lr}
 8004a7e:	690b      	ldr	r3, [r1, #16]
 8004a80:	4605      	mov	r5, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	b913      	cbnz	r3, 8004a8c <_fflush_r+0x10>
 8004a86:	2500      	movs	r5, #0
 8004a88:	4628      	mov	r0, r5
 8004a8a:	bd38      	pop	{r3, r4, r5, pc}
 8004a8c:	b118      	cbz	r0, 8004a96 <_fflush_r+0x1a>
 8004a8e:	6a03      	ldr	r3, [r0, #32]
 8004a90:	b90b      	cbnz	r3, 8004a96 <_fflush_r+0x1a>
 8004a92:	f7ff fb25 	bl	80040e0 <__sinit>
 8004a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0f3      	beq.n	8004a86 <_fflush_r+0xa>
 8004a9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004aa0:	07d0      	lsls	r0, r2, #31
 8004aa2:	d404      	bmi.n	8004aae <_fflush_r+0x32>
 8004aa4:	0599      	lsls	r1, r3, #22
 8004aa6:	d402      	bmi.n	8004aae <_fflush_r+0x32>
 8004aa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004aaa:	f7ff fbf2 	bl	8004292 <__retarget_lock_acquire_recursive>
 8004aae:	4628      	mov	r0, r5
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	f7ff ff5f 	bl	8004974 <__sflush_r>
 8004ab6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ab8:	07da      	lsls	r2, r3, #31
 8004aba:	4605      	mov	r5, r0
 8004abc:	d4e4      	bmi.n	8004a88 <_fflush_r+0xc>
 8004abe:	89a3      	ldrh	r3, [r4, #12]
 8004ac0:	059b      	lsls	r3, r3, #22
 8004ac2:	d4e1      	bmi.n	8004a88 <_fflush_r+0xc>
 8004ac4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ac6:	f7ff fbe5 	bl	8004294 <__retarget_lock_release_recursive>
 8004aca:	e7dd      	b.n	8004a88 <_fflush_r+0xc>

08004acc <__malloc_lock>:
 8004acc:	4801      	ldr	r0, [pc, #4]	@ (8004ad4 <__malloc_lock+0x8>)
 8004ace:	f7ff bbe0 	b.w	8004292 <__retarget_lock_acquire_recursive>
 8004ad2:	bf00      	nop
 8004ad4:	200002f0 	.word	0x200002f0

08004ad8 <__malloc_unlock>:
 8004ad8:	4801      	ldr	r0, [pc, #4]	@ (8004ae0 <__malloc_unlock+0x8>)
 8004ada:	f7ff bbdb 	b.w	8004294 <__retarget_lock_release_recursive>
 8004ade:	bf00      	nop
 8004ae0:	200002f0 	.word	0x200002f0

08004ae4 <__sread>:
 8004ae4:	b510      	push	{r4, lr}
 8004ae6:	460c      	mov	r4, r1
 8004ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aec:	f000 f956 	bl	8004d9c <_read_r>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	bfab      	itete	ge
 8004af4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004af6:	89a3      	ldrhlt	r3, [r4, #12]
 8004af8:	181b      	addge	r3, r3, r0
 8004afa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004afe:	bfac      	ite	ge
 8004b00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b02:	81a3      	strhlt	r3, [r4, #12]
 8004b04:	bd10      	pop	{r4, pc}

08004b06 <__swrite>:
 8004b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b0a:	461f      	mov	r7, r3
 8004b0c:	898b      	ldrh	r3, [r1, #12]
 8004b0e:	05db      	lsls	r3, r3, #23
 8004b10:	4605      	mov	r5, r0
 8004b12:	460c      	mov	r4, r1
 8004b14:	4616      	mov	r6, r2
 8004b16:	d505      	bpl.n	8004b24 <__swrite+0x1e>
 8004b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f000 f92a 	bl	8004d78 <_lseek_r>
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b2e:	81a3      	strh	r3, [r4, #12]
 8004b30:	4632      	mov	r2, r6
 8004b32:	463b      	mov	r3, r7
 8004b34:	4628      	mov	r0, r5
 8004b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b3a:	f000 b951 	b.w	8004de0 <_write_r>

08004b3e <__sseek>:
 8004b3e:	b510      	push	{r4, lr}
 8004b40:	460c      	mov	r4, r1
 8004b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b46:	f000 f917 	bl	8004d78 <_lseek_r>
 8004b4a:	1c43      	adds	r3, r0, #1
 8004b4c:	89a3      	ldrh	r3, [r4, #12]
 8004b4e:	bf15      	itete	ne
 8004b50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b5a:	81a3      	strheq	r3, [r4, #12]
 8004b5c:	bf18      	it	ne
 8004b5e:	81a3      	strhne	r3, [r4, #12]
 8004b60:	bd10      	pop	{r4, pc}

08004b62 <__sclose>:
 8004b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b66:	f000 b94d 	b.w	8004e04 <_close_r>

08004b6a <__swbuf_r>:
 8004b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6c:	460e      	mov	r6, r1
 8004b6e:	4614      	mov	r4, r2
 8004b70:	4605      	mov	r5, r0
 8004b72:	b118      	cbz	r0, 8004b7c <__swbuf_r+0x12>
 8004b74:	6a03      	ldr	r3, [r0, #32]
 8004b76:	b90b      	cbnz	r3, 8004b7c <__swbuf_r+0x12>
 8004b78:	f7ff fab2 	bl	80040e0 <__sinit>
 8004b7c:	69a3      	ldr	r3, [r4, #24]
 8004b7e:	60a3      	str	r3, [r4, #8]
 8004b80:	89a3      	ldrh	r3, [r4, #12]
 8004b82:	071a      	lsls	r2, r3, #28
 8004b84:	d501      	bpl.n	8004b8a <__swbuf_r+0x20>
 8004b86:	6923      	ldr	r3, [r4, #16]
 8004b88:	b943      	cbnz	r3, 8004b9c <__swbuf_r+0x32>
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f000 f82b 	bl	8004be8 <__swsetup_r>
 8004b92:	b118      	cbz	r0, 8004b9c <__swbuf_r+0x32>
 8004b94:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004b98:	4638      	mov	r0, r7
 8004b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	6922      	ldr	r2, [r4, #16]
 8004ba0:	1a98      	subs	r0, r3, r2
 8004ba2:	6963      	ldr	r3, [r4, #20]
 8004ba4:	b2f6      	uxtb	r6, r6
 8004ba6:	4283      	cmp	r3, r0
 8004ba8:	4637      	mov	r7, r6
 8004baa:	dc05      	bgt.n	8004bb8 <__swbuf_r+0x4e>
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff ff64 	bl	8004a7c <_fflush_r>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	d1ed      	bne.n	8004b94 <__swbuf_r+0x2a>
 8004bb8:	68a3      	ldr	r3, [r4, #8]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	60a3      	str	r3, [r4, #8]
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	6022      	str	r2, [r4, #0]
 8004bc4:	701e      	strb	r6, [r3, #0]
 8004bc6:	6962      	ldr	r2, [r4, #20]
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d004      	beq.n	8004bd8 <__swbuf_r+0x6e>
 8004bce:	89a3      	ldrh	r3, [r4, #12]
 8004bd0:	07db      	lsls	r3, r3, #31
 8004bd2:	d5e1      	bpl.n	8004b98 <__swbuf_r+0x2e>
 8004bd4:	2e0a      	cmp	r6, #10
 8004bd6:	d1df      	bne.n	8004b98 <__swbuf_r+0x2e>
 8004bd8:	4621      	mov	r1, r4
 8004bda:	4628      	mov	r0, r5
 8004bdc:	f7ff ff4e 	bl	8004a7c <_fflush_r>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d0d9      	beq.n	8004b98 <__swbuf_r+0x2e>
 8004be4:	e7d6      	b.n	8004b94 <__swbuf_r+0x2a>
	...

08004be8 <__swsetup_r>:
 8004be8:	b538      	push	{r3, r4, r5, lr}
 8004bea:	4b29      	ldr	r3, [pc, #164]	@ (8004c90 <__swsetup_r+0xa8>)
 8004bec:	4605      	mov	r5, r0
 8004bee:	6818      	ldr	r0, [r3, #0]
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	b118      	cbz	r0, 8004bfc <__swsetup_r+0x14>
 8004bf4:	6a03      	ldr	r3, [r0, #32]
 8004bf6:	b90b      	cbnz	r3, 8004bfc <__swsetup_r+0x14>
 8004bf8:	f7ff fa72 	bl	80040e0 <__sinit>
 8004bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c00:	0719      	lsls	r1, r3, #28
 8004c02:	d422      	bmi.n	8004c4a <__swsetup_r+0x62>
 8004c04:	06da      	lsls	r2, r3, #27
 8004c06:	d407      	bmi.n	8004c18 <__swsetup_r+0x30>
 8004c08:	2209      	movs	r2, #9
 8004c0a:	602a      	str	r2, [r5, #0]
 8004c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c10:	81a3      	strh	r3, [r4, #12]
 8004c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c16:	e033      	b.n	8004c80 <__swsetup_r+0x98>
 8004c18:	0758      	lsls	r0, r3, #29
 8004c1a:	d512      	bpl.n	8004c42 <__swsetup_r+0x5a>
 8004c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c1e:	b141      	cbz	r1, 8004c32 <__swsetup_r+0x4a>
 8004c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c24:	4299      	cmp	r1, r3
 8004c26:	d002      	beq.n	8004c2e <__swsetup_r+0x46>
 8004c28:	4628      	mov	r0, r5
 8004c2a:	f000 f90d 	bl	8004e48 <_free_r>
 8004c2e:	2300      	movs	r3, #0
 8004c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c38:	81a3      	strh	r3, [r4, #12]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	6063      	str	r3, [r4, #4]
 8004c3e:	6923      	ldr	r3, [r4, #16]
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	89a3      	ldrh	r3, [r4, #12]
 8004c44:	f043 0308 	orr.w	r3, r3, #8
 8004c48:	81a3      	strh	r3, [r4, #12]
 8004c4a:	6923      	ldr	r3, [r4, #16]
 8004c4c:	b94b      	cbnz	r3, 8004c62 <__swsetup_r+0x7a>
 8004c4e:	89a3      	ldrh	r3, [r4, #12]
 8004c50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c58:	d003      	beq.n	8004c62 <__swsetup_r+0x7a>
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	f000 f83f 	bl	8004ce0 <__smakebuf_r>
 8004c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c66:	f013 0201 	ands.w	r2, r3, #1
 8004c6a:	d00a      	beq.n	8004c82 <__swsetup_r+0x9a>
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	60a2      	str	r2, [r4, #8]
 8004c70:	6962      	ldr	r2, [r4, #20]
 8004c72:	4252      	negs	r2, r2
 8004c74:	61a2      	str	r2, [r4, #24]
 8004c76:	6922      	ldr	r2, [r4, #16]
 8004c78:	b942      	cbnz	r2, 8004c8c <__swsetup_r+0xa4>
 8004c7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c7e:	d1c5      	bne.n	8004c0c <__swsetup_r+0x24>
 8004c80:	bd38      	pop	{r3, r4, r5, pc}
 8004c82:	0799      	lsls	r1, r3, #30
 8004c84:	bf58      	it	pl
 8004c86:	6962      	ldrpl	r2, [r4, #20]
 8004c88:	60a2      	str	r2, [r4, #8]
 8004c8a:	e7f4      	b.n	8004c76 <__swsetup_r+0x8e>
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	e7f7      	b.n	8004c80 <__swsetup_r+0x98>
 8004c90:	20000018 	.word	0x20000018

08004c94 <__swhatbuf_r>:
 8004c94:	b570      	push	{r4, r5, r6, lr}
 8004c96:	460c      	mov	r4, r1
 8004c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c9c:	2900      	cmp	r1, #0
 8004c9e:	b096      	sub	sp, #88	@ 0x58
 8004ca0:	4615      	mov	r5, r2
 8004ca2:	461e      	mov	r6, r3
 8004ca4:	da0d      	bge.n	8004cc2 <__swhatbuf_r+0x2e>
 8004ca6:	89a3      	ldrh	r3, [r4, #12]
 8004ca8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004cac:	f04f 0100 	mov.w	r1, #0
 8004cb0:	bf14      	ite	ne
 8004cb2:	2340      	movne	r3, #64	@ 0x40
 8004cb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004cb8:	2000      	movs	r0, #0
 8004cba:	6031      	str	r1, [r6, #0]
 8004cbc:	602b      	str	r3, [r5, #0]
 8004cbe:	b016      	add	sp, #88	@ 0x58
 8004cc0:	bd70      	pop	{r4, r5, r6, pc}
 8004cc2:	466a      	mov	r2, sp
 8004cc4:	f000 f8ae 	bl	8004e24 <_fstat_r>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	dbec      	blt.n	8004ca6 <__swhatbuf_r+0x12>
 8004ccc:	9901      	ldr	r1, [sp, #4]
 8004cce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004cd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004cd6:	4259      	negs	r1, r3
 8004cd8:	4159      	adcs	r1, r3
 8004cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cde:	e7eb      	b.n	8004cb8 <__swhatbuf_r+0x24>

08004ce0 <__smakebuf_r>:
 8004ce0:	898b      	ldrh	r3, [r1, #12]
 8004ce2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ce4:	079d      	lsls	r5, r3, #30
 8004ce6:	4606      	mov	r6, r0
 8004ce8:	460c      	mov	r4, r1
 8004cea:	d507      	bpl.n	8004cfc <__smakebuf_r+0x1c>
 8004cec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	6123      	str	r3, [r4, #16]
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	6163      	str	r3, [r4, #20]
 8004cf8:	b003      	add	sp, #12
 8004cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cfc:	ab01      	add	r3, sp, #4
 8004cfe:	466a      	mov	r2, sp
 8004d00:	f7ff ffc8 	bl	8004c94 <__swhatbuf_r>
 8004d04:	9f00      	ldr	r7, [sp, #0]
 8004d06:	4605      	mov	r5, r0
 8004d08:	4639      	mov	r1, r7
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	f7ff fc26 	bl	800455c <_malloc_r>
 8004d10:	b948      	cbnz	r0, 8004d26 <__smakebuf_r+0x46>
 8004d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d16:	059a      	lsls	r2, r3, #22
 8004d18:	d4ee      	bmi.n	8004cf8 <__smakebuf_r+0x18>
 8004d1a:	f023 0303 	bic.w	r3, r3, #3
 8004d1e:	f043 0302 	orr.w	r3, r3, #2
 8004d22:	81a3      	strh	r3, [r4, #12]
 8004d24:	e7e2      	b.n	8004cec <__smakebuf_r+0xc>
 8004d26:	89a3      	ldrh	r3, [r4, #12]
 8004d28:	6020      	str	r0, [r4, #0]
 8004d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d2e:	81a3      	strh	r3, [r4, #12]
 8004d30:	9b01      	ldr	r3, [sp, #4]
 8004d32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d36:	b15b      	cbz	r3, 8004d50 <__smakebuf_r+0x70>
 8004d38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d3c:	4630      	mov	r0, r6
 8004d3e:	f000 f80b 	bl	8004d58 <_isatty_r>
 8004d42:	b128      	cbz	r0, 8004d50 <__smakebuf_r+0x70>
 8004d44:	89a3      	ldrh	r3, [r4, #12]
 8004d46:	f023 0303 	bic.w	r3, r3, #3
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	81a3      	strh	r3, [r4, #12]
 8004d50:	89a3      	ldrh	r3, [r4, #12]
 8004d52:	431d      	orrs	r5, r3
 8004d54:	81a5      	strh	r5, [r4, #12]
 8004d56:	e7cf      	b.n	8004cf8 <__smakebuf_r+0x18>

08004d58 <_isatty_r>:
 8004d58:	b538      	push	{r3, r4, r5, lr}
 8004d5a:	4d06      	ldr	r5, [pc, #24]	@ (8004d74 <_isatty_r+0x1c>)
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	4604      	mov	r4, r0
 8004d60:	4608      	mov	r0, r1
 8004d62:	602b      	str	r3, [r5, #0]
 8004d64:	f7fc f9c2 	bl	80010ec <_isatty>
 8004d68:	1c43      	adds	r3, r0, #1
 8004d6a:	d102      	bne.n	8004d72 <_isatty_r+0x1a>
 8004d6c:	682b      	ldr	r3, [r5, #0]
 8004d6e:	b103      	cbz	r3, 8004d72 <_isatty_r+0x1a>
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	200002fc 	.word	0x200002fc

08004d78 <_lseek_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4d07      	ldr	r5, [pc, #28]	@ (8004d98 <_lseek_r+0x20>)
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	4608      	mov	r0, r1
 8004d80:	4611      	mov	r1, r2
 8004d82:	2200      	movs	r2, #0
 8004d84:	602a      	str	r2, [r5, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f7fc f9bb 	bl	8001102 <_lseek>
 8004d8c:	1c43      	adds	r3, r0, #1
 8004d8e:	d102      	bne.n	8004d96 <_lseek_r+0x1e>
 8004d90:	682b      	ldr	r3, [r5, #0]
 8004d92:	b103      	cbz	r3, 8004d96 <_lseek_r+0x1e>
 8004d94:	6023      	str	r3, [r4, #0]
 8004d96:	bd38      	pop	{r3, r4, r5, pc}
 8004d98:	200002fc 	.word	0x200002fc

08004d9c <_read_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	4d07      	ldr	r5, [pc, #28]	@ (8004dbc <_read_r+0x20>)
 8004da0:	4604      	mov	r4, r0
 8004da2:	4608      	mov	r0, r1
 8004da4:	4611      	mov	r1, r2
 8004da6:	2200      	movs	r2, #0
 8004da8:	602a      	str	r2, [r5, #0]
 8004daa:	461a      	mov	r2, r3
 8004dac:	f7fc f949 	bl	8001042 <_read>
 8004db0:	1c43      	adds	r3, r0, #1
 8004db2:	d102      	bne.n	8004dba <_read_r+0x1e>
 8004db4:	682b      	ldr	r3, [r5, #0]
 8004db6:	b103      	cbz	r3, 8004dba <_read_r+0x1e>
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	200002fc 	.word	0x200002fc

08004dc0 <_sbrk_r>:
 8004dc0:	b538      	push	{r3, r4, r5, lr}
 8004dc2:	4d06      	ldr	r5, [pc, #24]	@ (8004ddc <_sbrk_r+0x1c>)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4604      	mov	r4, r0
 8004dc8:	4608      	mov	r0, r1
 8004dca:	602b      	str	r3, [r5, #0]
 8004dcc:	f7fc f9a6 	bl	800111c <_sbrk>
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	d102      	bne.n	8004dda <_sbrk_r+0x1a>
 8004dd4:	682b      	ldr	r3, [r5, #0]
 8004dd6:	b103      	cbz	r3, 8004dda <_sbrk_r+0x1a>
 8004dd8:	6023      	str	r3, [r4, #0]
 8004dda:	bd38      	pop	{r3, r4, r5, pc}
 8004ddc:	200002fc 	.word	0x200002fc

08004de0 <_write_r>:
 8004de0:	b538      	push	{r3, r4, r5, lr}
 8004de2:	4d07      	ldr	r5, [pc, #28]	@ (8004e00 <_write_r+0x20>)
 8004de4:	4604      	mov	r4, r0
 8004de6:	4608      	mov	r0, r1
 8004de8:	4611      	mov	r1, r2
 8004dea:	2200      	movs	r2, #0
 8004dec:	602a      	str	r2, [r5, #0]
 8004dee:	461a      	mov	r2, r3
 8004df0:	f7fc f944 	bl	800107c <_write>
 8004df4:	1c43      	adds	r3, r0, #1
 8004df6:	d102      	bne.n	8004dfe <_write_r+0x1e>
 8004df8:	682b      	ldr	r3, [r5, #0]
 8004dfa:	b103      	cbz	r3, 8004dfe <_write_r+0x1e>
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	bd38      	pop	{r3, r4, r5, pc}
 8004e00:	200002fc 	.word	0x200002fc

08004e04 <_close_r>:
 8004e04:	b538      	push	{r3, r4, r5, lr}
 8004e06:	4d06      	ldr	r5, [pc, #24]	@ (8004e20 <_close_r+0x1c>)
 8004e08:	2300      	movs	r3, #0
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	4608      	mov	r0, r1
 8004e0e:	602b      	str	r3, [r5, #0]
 8004e10:	f7fc f950 	bl	80010b4 <_close>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	d102      	bne.n	8004e1e <_close_r+0x1a>
 8004e18:	682b      	ldr	r3, [r5, #0]
 8004e1a:	b103      	cbz	r3, 8004e1e <_close_r+0x1a>
 8004e1c:	6023      	str	r3, [r4, #0]
 8004e1e:	bd38      	pop	{r3, r4, r5, pc}
 8004e20:	200002fc 	.word	0x200002fc

08004e24 <_fstat_r>:
 8004e24:	b538      	push	{r3, r4, r5, lr}
 8004e26:	4d07      	ldr	r5, [pc, #28]	@ (8004e44 <_fstat_r+0x20>)
 8004e28:	2300      	movs	r3, #0
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	4611      	mov	r1, r2
 8004e30:	602b      	str	r3, [r5, #0]
 8004e32:	f7fc f94b 	bl	80010cc <_fstat>
 8004e36:	1c43      	adds	r3, r0, #1
 8004e38:	d102      	bne.n	8004e40 <_fstat_r+0x1c>
 8004e3a:	682b      	ldr	r3, [r5, #0]
 8004e3c:	b103      	cbz	r3, 8004e40 <_fstat_r+0x1c>
 8004e3e:	6023      	str	r3, [r4, #0]
 8004e40:	bd38      	pop	{r3, r4, r5, pc}
 8004e42:	bf00      	nop
 8004e44:	200002fc 	.word	0x200002fc

08004e48 <_free_r>:
 8004e48:	b538      	push	{r3, r4, r5, lr}
 8004e4a:	4605      	mov	r5, r0
 8004e4c:	2900      	cmp	r1, #0
 8004e4e:	d041      	beq.n	8004ed4 <_free_r+0x8c>
 8004e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e54:	1f0c      	subs	r4, r1, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	bfb8      	it	lt
 8004e5a:	18e4      	addlt	r4, r4, r3
 8004e5c:	f7ff fe36 	bl	8004acc <__malloc_lock>
 8004e60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed8 <_free_r+0x90>)
 8004e62:	6813      	ldr	r3, [r2, #0]
 8004e64:	b933      	cbnz	r3, 8004e74 <_free_r+0x2c>
 8004e66:	6063      	str	r3, [r4, #4]
 8004e68:	6014      	str	r4, [r2, #0]
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e70:	f7ff be32 	b.w	8004ad8 <__malloc_unlock>
 8004e74:	42a3      	cmp	r3, r4
 8004e76:	d908      	bls.n	8004e8a <_free_r+0x42>
 8004e78:	6820      	ldr	r0, [r4, #0]
 8004e7a:	1821      	adds	r1, r4, r0
 8004e7c:	428b      	cmp	r3, r1
 8004e7e:	bf01      	itttt	eq
 8004e80:	6819      	ldreq	r1, [r3, #0]
 8004e82:	685b      	ldreq	r3, [r3, #4]
 8004e84:	1809      	addeq	r1, r1, r0
 8004e86:	6021      	streq	r1, [r4, #0]
 8004e88:	e7ed      	b.n	8004e66 <_free_r+0x1e>
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	b10b      	cbz	r3, 8004e94 <_free_r+0x4c>
 8004e90:	42a3      	cmp	r3, r4
 8004e92:	d9fa      	bls.n	8004e8a <_free_r+0x42>
 8004e94:	6811      	ldr	r1, [r2, #0]
 8004e96:	1850      	adds	r0, r2, r1
 8004e98:	42a0      	cmp	r0, r4
 8004e9a:	d10b      	bne.n	8004eb4 <_free_r+0x6c>
 8004e9c:	6820      	ldr	r0, [r4, #0]
 8004e9e:	4401      	add	r1, r0
 8004ea0:	1850      	adds	r0, r2, r1
 8004ea2:	4283      	cmp	r3, r0
 8004ea4:	6011      	str	r1, [r2, #0]
 8004ea6:	d1e0      	bne.n	8004e6a <_free_r+0x22>
 8004ea8:	6818      	ldr	r0, [r3, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	6053      	str	r3, [r2, #4]
 8004eae:	4408      	add	r0, r1
 8004eb0:	6010      	str	r0, [r2, #0]
 8004eb2:	e7da      	b.n	8004e6a <_free_r+0x22>
 8004eb4:	d902      	bls.n	8004ebc <_free_r+0x74>
 8004eb6:	230c      	movs	r3, #12
 8004eb8:	602b      	str	r3, [r5, #0]
 8004eba:	e7d6      	b.n	8004e6a <_free_r+0x22>
 8004ebc:	6820      	ldr	r0, [r4, #0]
 8004ebe:	1821      	adds	r1, r4, r0
 8004ec0:	428b      	cmp	r3, r1
 8004ec2:	bf04      	itt	eq
 8004ec4:	6819      	ldreq	r1, [r3, #0]
 8004ec6:	685b      	ldreq	r3, [r3, #4]
 8004ec8:	6063      	str	r3, [r4, #4]
 8004eca:	bf04      	itt	eq
 8004ecc:	1809      	addeq	r1, r1, r0
 8004ece:	6021      	streq	r1, [r4, #0]
 8004ed0:	6054      	str	r4, [r2, #4]
 8004ed2:	e7ca      	b.n	8004e6a <_free_r+0x22>
 8004ed4:	bd38      	pop	{r3, r4, r5, pc}
 8004ed6:	bf00      	nop
 8004ed8:	200002f8 	.word	0x200002f8

08004edc <_init>:
 8004edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ede:	bf00      	nop
 8004ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee2:	bc08      	pop	{r3}
 8004ee4:	469e      	mov	lr, r3
 8004ee6:	4770      	bx	lr

08004ee8 <_fini>:
 8004ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eea:	bf00      	nop
 8004eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eee:	bc08      	pop	{r3}
 8004ef0:	469e      	mov	lr, r3
 8004ef2:	4770      	bx	lr
