{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640621333652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640621333661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 21:38:53 2021 " "Processing started: Mon Dec 27 21:38:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640621333661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621333661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621333661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640621334378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640621334378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/Team1/uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TB " "Found entity 1: UART_TB" {  } { { "src/Team1/UART_TB.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/UART_TB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_port " "Found entity 1: uart_port" {  } { { "src/Team1/uart_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2_tb " "Found entity 1: top2_tb" {  } { { "src/Team1/top2_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "src/Team1/top_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Team1/top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/tester.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "src/Team1/tester.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "src/Team1/slave_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_slow " "Found entity 1: slave_port_slow" {  } { { "src/Team1/slave_port_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port_slow.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350446 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.v(106) " "Verilog HDL information at slave_port.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640621350454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "src/Team1/slave_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "src/Team1/slave_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "src/Team1/slave_4k_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_slow " "Found entity 1: slave_4k_slow" {  } { { "src/Team1/slave_4k_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k_slow.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "src/Team1/slave_4k.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "src/Team1/reset_delay.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_tb " "Found entity 1: master_port_tb" {  } { { "src/Team1/master_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "src/Team1/master_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port_tb " "Found entity 1: master_out_port_tb" {  } { { "src/Team1/master_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_4k_tb " "Found entity 1: master_4k_tb" {  } { { "src/Team1/master_module_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "src/Team1/master_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port_tb " "Found entity 1: master_in_port_tb" {  } { { "src/Team1/master_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "src/Team1/master_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST lcdlab3.v(3) " "Verilog HDL Declaration information at lcdlab3.v(3): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640621350605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640621350606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640621350606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcd_in.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/lcd_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_in " "Found entity 1: LCD_in" {  } { { "src/Team1/LCD_in.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_in.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file src/team1/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "src/Team1/LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350627 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "src/Team1/LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_Display.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/increment_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/increment_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_module " "Found entity 1: increment_module" {  } { { "src/Team1/increment_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY_COUNT delay_count increment.v(14) " "Verilog HDL Declaration information at increment.v(14): object \"DELAY_COUNT\" differs only in case from object \"delay_count\" in the same scope" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640621350637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/increment.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/command_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/command_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_processor " "Found entity 1: command_processor" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/button_event1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/button_event1.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_event1 " "Found entity 1: button_event1" {  } { { "src/Team1/button_event1.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/button_event1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux_tb " "Found entity 1: Bus_mux_tb" {  } { { "src/Team1/Bus_mux_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_mux_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "src/Team1/Bus_mux.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_interconnect_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_interconnect_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect_tb " "Found entity 1: Bus_interconnect_tb" {  } { { "src/Team1/Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect " "Found entity 1: Bus_interconnect" {  } { { "src/Team1/Bus_interconnect.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter_tb " "Found entity 1: Bus_Arbiter_tb" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350692 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(69) " "Verilog HDL information at Bus_Arbiter.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640621350700 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(112) " "Verilog HDL information at Bus_Arbiter.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640621350700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter " "Found entity 1: Bus_Arbiter" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bridge_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bridge_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_module " "Found entity 1: bridge_module" {  } { { "src/Team1/bridge_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge " "Found entity 1: bridge" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "src/Team1/BRAM_test.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "src/Team1/BRAM.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file src/team1/bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/Team1/bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350744 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "src/Team1/bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tops_combined_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tops_combined_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tops_combined_tb " "Found entity 1: tops_combined_tb" {  } { { "tops_combined_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tops_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file tops_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 tops_combined " "Found entity 1: tops_combined" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640621350758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621350758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_busy Bus_interconnect_tb.v(65) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for \"bus_busy\"" {  } { { "src/Team1/Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect_tb.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1_split_enabled Bus_Arbiter_tb.v(32) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for \"s1_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2_split_enabled Bus_Arbiter_tb.v(33) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for \"s2_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_split_enabled Bus_Arbiter_tb.v(34) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for \"s3_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tops_combined_tb.v(15) " "Verilog HDL Implicit Net warning at tops_combined_tb.v(15): created implicit net for \"reset\"" {  } { { "tops_combined_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350759 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(22) " "Verilog HDL Parameter Declaration warning at uart_tx.v(22): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_tx.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350760 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(19) " "Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350762 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(49) " "Verilog HDL Parameter Declaration warning at top2.v(49): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(50) " "Verilog HDL Parameter Declaration warning at top2.v(50): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(51) " "Verilog HDL Parameter Declaration warning at top2.v(51): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(52) " "Verilog HDL Parameter Declaration warning at top2.v(52): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(61) " "Verilog HDL Parameter Declaration warning at top2.v(61): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(62) " "Verilog HDL Parameter Declaration warning at top2.v(62): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(63) " "Verilog HDL Parameter Declaration warning at top2.v(63): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(64) " "Verilog HDL Parameter Declaration warning at top2.v(64): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.v(34) " "Verilog HDL Parameter Declaration warning at master_in_port.v(34): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350770 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(47) " "Verilog HDL Parameter Declaration warning at master_out_port.v(47): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350772 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(49) " "Verilog HDL Parameter Declaration warning at master_out_port.v(49): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350772 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bridge bridge.v(52) " "Verilog HDL Parameter Declaration warning at bridge.v(52): Parameter Declaration in module \"bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350832 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bridge bridge.v(55) " "Verilog HDL Parameter Declaration warning at bridge.v(55): Parameter Declaration in module \"bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350832 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "increment increment.v(36) " "Verilog HDL Parameter Declaration warning at increment.v(36): Parameter Declaration in module \"increment\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350835 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "increment increment.v(37) " "Verilog HDL Parameter Declaration warning at increment.v(37): Parameter Declaration in module \"increment\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350835 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "increment increment.v(38) " "Verilog HDL Parameter Declaration warning at increment.v(38): Parameter Declaration in module \"increment\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350836 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "increment increment.v(40) " "Verilog HDL Parameter Declaration warning at increment.v(40): Parameter Declaration in module \"increment\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350836 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(67) " "Verilog HDL Parameter Declaration warning at command_processor.v(67): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350856 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(68) " "Verilog HDL Parameter Declaration warning at command_processor.v(68): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350856 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(72) " "Verilog HDL Parameter Declaration warning at command_processor.v(72): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350856 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "button_event1 button_event1.v(40) " "Verilog HDL Parameter Declaration warning at button_event1.v(40): Parameter Declaration in module \"button_event1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/button_event1.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/button_event1.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640621350861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tops_combined " "Elaborating entity \"tops_combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640621350949 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display1_pin tops_combined.v(54) " "Output port \"display1_pin\" at tops_combined.v(54) has no driver" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640621350960 "|tops_combined"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display2_pin tops_combined.v(55) " "Output port \"display2_pin\" at tops_combined.v(55) has no driver" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640621350960 "|tops_combined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"scaledclock:CLK_DIV\"" {  } { { "tops_combined.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_1 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_1\"" {  } { { "tops_combined.v" "top_module_1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621350971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock top2:top_module_1\|scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"top2:top_module_1\|scaledclock:CLK_DIV\"" {  } { { "src/Team1/top2.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_module top2:top_module_1\|bridge_module:INPUT_BRIDGE " "Elaborating entity \"bridge_module\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\"" {  } { { "src/Team1/top2.v" "INPUT_BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\"" {  } { { "src/Team1/bridge_module.v" "UART_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "src/Team1/uart_port.v" "UART_TX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "src/Team1/uart_port.v" "UART_RX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\"" {  } { { "src/Team1/bridge_module.v" "SLAVE_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.v(237) " "Verilog HDL assignment warning at slave_port.v(237): truncated value with size 32 to match size of target (5)" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351072 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.v(250) " "Verilog HDL assignment warning at slave_port.v(250): truncated value with size 32 to match size of target (5)" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351072 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "src/Team1/slave_port.v" "SLAVE_IN_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(121) " "Verilog HDL assignment warning at slave_in_port.v(121): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351080 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(129) " "Verilog HDL assignment warning at slave_in_port.v(129): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351080 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(135) " "Verilog HDL assignment warning at slave_in_port.v(135): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351080 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(176) " "Verilog HDL assignment warning at slave_in_port.v(176): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351080 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(177) " "Verilog HDL assignment warning at slave_in_port.v(177): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351081 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(185) " "Verilog HDL assignment warning at slave_in_port.v(185): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351081 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(186) " "Verilog HDL assignment warning at slave_in_port.v(186): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351081 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(255) " "Verilog HDL assignment warning at slave_in_port.v(255): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351081 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "src/Team1/slave_port.v" "SLAVE_OUT_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351084 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_out_port.v(48) " "Verilog HDL Case Statement information at slave_out_port.v(48): all case item expressions in this case statement are onehot" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640621351087 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\"" {  } { { "src/Team1/bridge_module.v" "MASTER_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "src/Team1/master_port.v" "MASTER_IN_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "src/Team1/master_port.v" "MASTER_OUT_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(399) " "Verilog HDL assignment warning at master_out_port.v(399): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351118 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(532) " "Verilog HDL assignment warning at master_out_port.v(532): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(547) " "Verilog HDL assignment warning at master_out_port.v(547): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(599) " "Verilog HDL assignment warning at master_out_port.v(599): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(696) " "Verilog HDL assignment warning at master_out_port.v(696): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(753) " "Verilog HDL assignment warning at master_out_port.v(753): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(768) " "Verilog HDL assignment warning at master_out_port.v(768): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(821) " "Verilog HDL assignment warning at master_out_port.v(821): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(858) " "Verilog HDL assignment warning at master_out_port.v(858): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(943) " "Verilog HDL assignment warning at master_out_port.v(943): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351119 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(1002) " "Verilog HDL assignment warning at master_out_port.v(1002): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351120 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(1175) " "Verilog HDL assignment warning at master_out_port.v(1175): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351120 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge top2:top_module_1\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE " "Elaborating entity \"bridge\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE\"" {  } { { "src/Team1/bridge_module.v" "BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(64) " "Verilog HDL assignment warning at bridge.v(64): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(86) " "Verilog HDL assignment warning at bridge.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(95) " "Verilog HDL assignment warning at bridge.v(95): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(108) " "Verilog HDL assignment warning at bridge.v(108): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(113) " "Verilog HDL assignment warning at bridge.v(113): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(124) " "Verilog HDL assignment warning at bridge.v(124): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain bridge.v(40) " "Output port \"s_datain\" at bridge.v(40) has no driver" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640621351131 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_module top2:top_module_1\|increment_module:INCREMENT " "Elaborating entity \"increment_module\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\"" {  } { { "src/Team1/top2.v" "INCREMENT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment top2:top_module_1\|increment_module:INCREMENT\|increment:inc1 " "Elaborating entity \"increment\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\"" {  } { { "src/Team1/increment_module.v" "inc1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 increment.v(86) " "Verilog HDL assignment warning at increment.v(86): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351192 "|tops_combined|top2:top_module_1|increment_module:INCREMENT|increment:inc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 increment.v(91) " "Verilog HDL assignment warning at increment.v(91): truncated value with size 32 to match size of target (6)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351193 "|tops_combined|top2:top_module_1|increment_module:INCREMENT|increment:inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1 " "Elaborating entity \"bin27\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\"" {  } { { "src/Team1/increment.v" "DISPLAY1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\|decoder:display " "Elaborating entity \"decoder\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\|decoder:display\"" {  } { { "src/Team1/bin27.v" "display" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_interconnect top2:top_module_1\|Bus_interconnect:BUS " "Elaborating entity \"Bus_interconnect\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\"" {  } { { "src/Team1/top2.v" "BUS" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Arbiter top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1 " "Elaborating entity \"Bus_Arbiter\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\"" {  } { { "src/Team1/Bus_interconnect.v" "Bus_Arbiter1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_enabled Bus_Arbiter.v(46) " "Verilog HDL or VHDL warning at Bus_Arbiter.v(46): object \"split_enabled\" assigned a value but never read" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640621351222 "|tops_combined|top2:top_module_1|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_mux top2:top_module_1\|Bus_interconnect:BUS\|Bus_mux:Bus_mux1 " "Elaborating entity \"Bus_mux\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\|Bus_mux:Bus_mux1\"" {  } { { "src/Team1/Bus_interconnect.v" "Bus_mux1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_2 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_2\"" {  } { { "tops_combined.v" "top_module_2" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock top2:top_module_2\|scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"top2:top_module_2\|scaledclock:CLK_DIV\"" {  } { { "src/Team1/top2.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_module top2:top_module_2\|increment_module:INCREMENT " "Elaborating entity \"increment_module\" for hierarchy \"top2:top_module_2\|increment_module:INCREMENT\"" {  } { { "src/Team1/top2.v" "INCREMENT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment top2:top_module_2\|increment_module:INCREMENT\|increment:inc1 " "Elaborating entity \"increment\" for hierarchy \"top2:top_module_2\|increment_module:INCREMENT\|increment:inc1\"" {  } { { "src/Team1/increment_module.v" "inc1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 increment.v(86) " "Verilog HDL assignment warning at increment.v(86): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351346 "|tops_combined|top2:top_module_2|increment_module:INCREMENT|increment:inc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 increment.v(91) " "Verilog HDL assignment warning at increment.v(91): truncated value with size 32 to match size of target (6)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351346 "|tops_combined|top2:top_module_2|increment_module:INCREMENT|increment:inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_3 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_3\"" {  } { { "tops_combined.v" "top_module_3" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_module top2:top_module_3\|bridge_module:INPUT_BRIDGE " "Elaborating entity \"bridge_module\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\"" {  } { { "src/Team1/top2.v" "INPUT_BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\"" {  } { { "src/Team1/bridge_module.v" "UART_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "src/Team1/uart_port.v" "UART_TX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "src/Team1/uart_port.v" "UART_RX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge top2:top_module_3\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE " "Elaborating entity \"bridge\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE\"" {  } { { "src/Team1/bridge_module.v" "BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(64) " "Verilog HDL assignment warning at bridge.v(64): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351501 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(86) " "Verilog HDL assignment warning at bridge.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351502 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(95) " "Verilog HDL assignment warning at bridge.v(95): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351503 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(108) " "Verilog HDL assignment warning at bridge.v(108): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351503 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(113) " "Verilog HDL assignment warning at bridge.v(113): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351503 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(124) " "Verilog HDL assignment warning at bridge.v(124): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351503 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain bridge.v(40) " "Output port \"s_datain\" at bridge.v(40) has no driver" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640621351503 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_module top2:top_module_3\|increment_module:INCREMENT " "Elaborating entity \"increment_module\" for hierarchy \"top2:top_module_3\|increment_module:INCREMENT\"" {  } { { "src/Team1/top2.v" "INCREMENT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment top2:top_module_3\|increment_module:INCREMENT\|increment:inc1 " "Elaborating entity \"increment\" for hierarchy \"top2:top_module_3\|increment_module:INCREMENT\|increment:inc1\"" {  } { { "src/Team1/increment_module.v" "inc1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621351590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 increment.v(86) " "Verilog HDL assignment warning at increment.v(86): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351596 "|tops_combined|top2:top_module_3|increment_module:INCREMENT|increment:inc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 increment.v(91) " "Verilog HDL assignment warning at increment.v(91): truncated value with size 32 to match size of target (6)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640621351596 "|tops_combined|top2:top_module_3|increment_module:INCREMENT|increment:inc1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640621365278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 41 -1 0 } } { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 42 -1 0 } } { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 31 -1 0 } } { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 41 -1 0 } } { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 27 -1 0 } } { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640621365488 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640621365488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[0\] GND " "Pin \"display1_pin\[0\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[1\] GND " "Pin \"display1_pin\[1\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[2\] GND " "Pin \"display1_pin\[2\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[3\] GND " "Pin \"display1_pin\[3\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[4\] GND " "Pin \"display1_pin\[4\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[5\] GND " "Pin \"display1_pin\[5\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[6\] GND " "Pin \"display1_pin\[6\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display1_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[0\] GND " "Pin \"display2_pin\[0\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[1\] GND " "Pin \"display2_pin\[1\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[2\] GND " "Pin \"display2_pin\[2\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[3\] GND " "Pin \"display2_pin\[3\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[4\] GND " "Pin \"display2_pin\[4\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[5\] GND " "Pin \"display2_pin\[5\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[6\] GND " "Pin \"display2_pin\[6\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640621368052 "|tops_combined|display2_pin[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640621368052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640621368471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1248 " "1248 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640621374566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.map.smsg " "Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621375092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640621375975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640621375975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4427 " "Implemented 4427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640621376667 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640621376667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4346 " "Implemented 4346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640621376667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640621376667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640621376798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 21:39:36 2021 " "Processing ended: Mon Dec 27 21:39:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640621376798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640621376798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640621376798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640621376798 ""}
