// Seed: 238455191
module module_0 ();
  wire id_1;
  always_ff @* begin
    $display(1 < 1);
  end
  byte id_4;
  wire id_5;
  tri0 id_6;
  assign id_3 = id_4[1 : 1>1] ==? id_6;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7
);
  assign id_2 = 1;
  assign id_2 = id_6 == 1;
  module_0();
  assign id_2 = 1;
endmodule
