Vivado Simulator v2024.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot MainDesign_wrapper_func_impl xil_defaultlib.MainDesign_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.MainDesign_ClockDivider_1_0_Cloc...
Compiling module xil_defaultlib.MainDesign_ClockDivider_1_0
Compiling module xil_defaultlib.MainDesign_ClockDivider_2_0_Cloc...
Compiling module xil_defaultlib.MainDesign_ClockDivider_2_0
Compiling module xil_defaultlib.MainDesign_ClockDivider_3_0_Cloc...
Compiling module xil_defaultlib.MainDesign_ClockDivider_3_0
Compiling module unisims_ver.LUT4(INIT=16'b0111011101111111)
Compiling module xil_defaultlib.MainDesign_ClockDivider_0_0_Cloc...
Compiling module xil_defaultlib.MainDesign_ClockDivider_0_0
Compiling module xil_defaultlib.MainDesign
Compiling module xil_defaultlib.MainDesign_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot MainDesign_wrapper_func_impl
