module InstructionDecoder(instr, rd, rs1, rs2, imm); 

output rd, rs1, rs2, imm;
input [31:0]instr; 
reg [4:0]rd;
reg [4:0]rs1;
reg [4:0]rs2;
reg [11:0]imm;

always @(instr)   begin 

	assign rd = instr[11:7];
	assign rs1 = instr[19:15];
	assign rs2 = instr[24:20];
	assign imm = instr[31:20];

end 
endmodule
