{
  "Top": "rtl_kernel_wizard_1",
  "RtlTop": "rtl_kernel_wizard_1",
  "RtlPrefix": "",
  "RtlSubPrefix": "rtl_kernel_wizard_1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mac0_m": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<qdma_axis<512, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "mac0_m",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mac0_s": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<qdma_axis<512, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "mac0_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mac1_m": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<qdma_axis<512, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "mac1_m",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mac1_s": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<qdma_axis<512, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "mac1_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_offset=slave",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": ["set_directive_top rtl_kernel_wizard_1 -name rtl_kernel_wizard_1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "rtl_kernel_wizard_1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rtl_kernel_wizard_1",
    "Version": "1.0",
    "DisplayName": "Rtl_kernel_wizard_1",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_rtl_kernel_wizard_1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/rtl_kernel_wizard_1_cmodel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/rtl_kernel_wizard_1_control_s_axi.vhd",
      "impl\/vhdl\/rtl_kernel_wizard_1_example_stream_plus1_512_512_s.vhd",
      "impl\/vhdl\/rtl_kernel_wizard_1_regslice_both.vhd",
      "impl\/vhdl\/rtl_kernel_wizard_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rtl_kernel_wizard_1_control_s_axi.v",
      "impl\/verilog\/rtl_kernel_wizard_1_example_stream_plus1_512_512_s.v",
      "impl\/verilog\/rtl_kernel_wizard_1_regslice_both.v",
      "impl\/verilog\/rtl_kernel_wizard_1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/data\/rtl_kernel_wizard_1.mdd",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/data\/rtl_kernel_wizard_1.tcl",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/xrtl_kernel_wizard_1.c",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/xrtl_kernel_wizard_1.h",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/xrtl_kernel_wizard_1_hw.h",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/xrtl_kernel_wizard_1_linux.c",
      "impl\/misc\/drivers\/rtl_kernel_wizard_1_v1_0\/src\/xrtl_kernel_wizard_1_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/rtl_kernel_wizard_1.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/.aux_mnt\/fpgdeva\/casperlibs\/vitis\/workspace\/rtl_u280_kernel\/vivado_rtl_kernel\/rtl_kernel_wizard_1_ex\/imports\/hls\/prj\/sol\/.debug\/rtl_kernel_wizard_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:mac0_m:mac0_s:mac1_m:mac1_s",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "mac0_m": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "mac0_m_",
      "ports": [
        "mac0_m_TDATA",
        "mac0_m_TKEEP",
        "mac0_m_TLAST",
        "mac0_m_TREADY",
        "mac0_m_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mac0_m"
        }]
    },
    "mac0_s": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "mac0_s_",
      "ports": [
        "mac0_s_TDATA",
        "mac0_s_TKEEP",
        "mac0_s_TLAST",
        "mac0_s_TREADY",
        "mac0_s_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mac0_s"
        }]
    },
    "mac1_m": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "mac1_m_",
      "ports": [
        "mac1_m_TDATA",
        "mac1_m_TKEEP",
        "mac1_m_TLAST",
        "mac1_m_TREADY",
        "mac1_m_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mac1_m"
        }]
    },
    "mac1_s": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "mac1_s_",
      "ports": [
        "mac1_s_TDATA",
        "mac1_s_TKEEP",
        "mac1_s_TLAST",
        "mac1_s_TREADY",
        "mac1_s_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mac1_s"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "mac0_m_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "mac0_m_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "mac0_m_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "mac0_m_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "mac0_m_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "mac0_s_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "mac0_s_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "mac0_s_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "mac0_s_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "mac0_s_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "mac1_m_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "mac1_m_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "mac1_m_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "mac1_m_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "mac1_m_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "mac1_s_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "mac1_s_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "mac1_s_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "mac1_s_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "mac1_s_TKEEP": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rtl_kernel_wizard_1",
      "Instances": [
        {
          "ModuleName": "example_stream_plus1_512_512_s",
          "InstanceName": "grp_example_stream_plus1_512_512_s_fu_50"
        },
        {
          "ModuleName": "example_stream_plus1_512_512_s",
          "InstanceName": "grp_example_stream_plus1_512_512_s_fu_66"
        }
      ]
    },
    "Info": {
      "example_stream_plus1_512_512_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rtl_kernel_wizard_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "example_stream_plus1_512_512_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.880"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_95_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "664",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "rtl_kernel_wizard_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.267"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "51",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1420",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-19 09:41:02 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
