INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.sim/sim_1/synth/func/xsim/clock_divider_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module dff_0
INFO: [VRFC 10-311] analyzing module dff_1
INFO: [VRFC 10-311] analyzing module dff_10
INFO: [VRFC 10-311] analyzing module dff_11
INFO: [VRFC 10-311] analyzing module dff_12
INFO: [VRFC 10-311] analyzing module dff_13
INFO: [VRFC 10-311] analyzing module dff_14
INFO: [VRFC 10-311] analyzing module dff_15
INFO: [VRFC 10-311] analyzing module dff_16
INFO: [VRFC 10-311] analyzing module dff_17
INFO: [VRFC 10-311] analyzing module dff_18
INFO: [VRFC 10-311] analyzing module dff_19
INFO: [VRFC 10-311] analyzing module dff_2
INFO: [VRFC 10-311] analyzing module dff_20
INFO: [VRFC 10-311] analyzing module dff_21
INFO: [VRFC 10-311] analyzing module dff_22
INFO: [VRFC 10-311] analyzing module dff_23
INFO: [VRFC 10-311] analyzing module dff_24
INFO: [VRFC 10-311] analyzing module dff_25
INFO: [VRFC 10-311] analyzing module dff_3
INFO: [VRFC 10-311] analyzing module dff_4
INFO: [VRFC 10-311] analyzing module dff_5
INFO: [VRFC 10-311] analyzing module dff_6
INFO: [VRFC 10-311] analyzing module dff_7
INFO: [VRFC 10-311] analyzing module dff_8
INFO: [VRFC 10-311] analyzing module dff_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
