{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496610388582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496610388583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 18:06:28 2017 " "Processing started: Sun Jun 04 18:06:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496610388583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496610388583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestDrive -c TestDrive " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestDrive -c TestDrive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496610388584 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496610389536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/topo_comparators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/topo_comparators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATORS-topo_COMPARATORS " "Found design unit 1: COMPARATORS-topo_COMPARATORS" {  } { { "Comparators/topo_COMPARATORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/topo_COMPARATORS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390660 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATORS " "Found entity 1: COMPARATORS" {  } { { "Comparators/topo_COMPARATORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/topo_COMPARATORS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer/buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer/buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "Debouncer/ButtonSync.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Debouncer/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "Debouncer/ButtonSync.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Debouncer/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topo_stru " "Found design unit 1: topo-topo_stru" {  } { { "topo.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390680 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map4-map4_struct " "Found design unit 1: map4-map4_struct" {  } { { "Maps/map4.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390688 ""} { "Info" "ISGN_ENTITY_NAME" "1 map4 " "Found entity 1: map4" {  } { { "Maps/map4.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map3-map3_struct " "Found design unit 1: map3-map3_struct" {  } { { "Maps/map3.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390696 ""} { "Info" "ISGN_ENTITY_NAME" "1 map3 " "Found entity 1: map3" {  } { { "Maps/map3.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map2-map2_struct " "Found design unit 1: map2-map2_struct" {  } { { "Maps/map2.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390703 ""} { "Info" "ISGN_ENTITY_NAME" "1 map2 " "Found entity 1: map2" {  } { { "Maps/map2.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map1-map1_struct " "Found design unit 1: map1-map1_struct" {  } { { "Maps/map1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390713 ""} { "Info" "ISGN_ENTITY_NAME" "1 map1 " "Found entity 1: map1" {  } { { "Maps/map1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/map1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/comparator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/comparator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator1-compare1 " "Found design unit 1: Comparator1-compare1" {  } { { "Comparators/Comparator1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator1 " "Found entity 1: Comparator1" {  } { { "Comparators/Comparator1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/comparator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator2-compare2 " "Found design unit 1: Comparator2-compare2" {  } { { "Comparators/Comparator2.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator2 " "Found entity 1: Comparator2" {  } { { "Comparators/Comparator2.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/comparator3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/comparator3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator3-compare3 " "Found design unit 1: Comparator3-compare3" {  } { { "Comparators/Comparator3.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator3 " "Found entity 1: Comparator3" {  } { { "Comparators/Comparator3.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Comparator3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-add " "Found design unit 1: Adder-add" {  } { { "Comparators/Adder.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Comparators/Adder.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Comparators/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/fsm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/fsm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Clock-bhv " "Found design unit 1: FSM_Clock-bhv" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390752 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Clock " "Found entity 1: FSM_Clock" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/topo_maps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/topo_maps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo_MAPS-topo_map " "Found design unit 1: topo_MAPS-topo_map" {  } { { "Maps/topo_MAPS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390760 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo_MAPS " "Found entity 1: topo_MAPS" {  } { { "Maps/topo_MAPS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-bhv " "Found design unit 1: FSM_Control-bhv" {  } { { "Controller/FSM_Control.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Controller/FSM_Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390767 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "Controller/FSM_Control.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Controller/FSM_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/conta_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/conta_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA_DES-bhv " "Found design unit 1: CONTA_DES-bhv" {  } { { "Counters/CONTA_DES.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_DES.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390774 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA_DES " "Found entity 1: CONTA_DES" {  } { { "Counters/CONTA_DES.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_DES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/conta_asc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/conta_asc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA_ASC-bhv " "Found design unit 1: CONTA_ASC-bhv" {  } { { "Counters/CONTA_ASC.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_ASC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390781 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA_ASC " "Found entity 1: CONTA_ASC" {  } { { "Counters/CONTA_ASC.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_ASC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/conta_bonus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/conta_bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA_BONUS-bhv " "Found design unit 1: CONTA_BONUS-bhv" {  } { { "Counters/CONTA_BONUS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_BONUS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390790 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA_BONUS " "Found entity 1: CONTA_BONUS" {  } { { "Counters/CONTA_BONUS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_BONUS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/topo_counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/topo_counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo_COUNTERS-topo_stru " "Found design unit 1: topo_COUNTERS-topo_stru" {  } { { "Counters/topo_COUNTERS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390799 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo_COUNTERS " "Found entity 1: topo_COUNTERS" {  } { { "Counters/topo_COUNTERS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/fsm_position.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/fsm_position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Position-bhv " "Found design unit 1: FSM_Position-bhv" {  } { { "Registers/FSM_Position.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Position.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390808 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Position " "Found entity 1: FSM_Position" {  } { { "Registers/FSM_Position.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Position.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/fsm_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/fsm_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Speed-bhv " "Found design unit 1: FSM_Speed-bhv" {  } { { "Registers/FSM_Speed.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Speed.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390817 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Speed " "Found entity 1: FSM_Speed" {  } { { "Registers/FSM_Speed.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Speed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/reg_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_IN_15-bhv " "Found design unit 1: REG_IN_15-bhv" {  } { { "Registers/REG_IN.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/REG_IN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390825 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_IN_15 " "Found entity 1: REG_IN_15" {  } { { "Registers/REG_IN.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/REG_IN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/topo_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/topo_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo_REGISTERS-topo " "Found design unit 1: topo_REGISTERS-topo" {  } { { "Registers/topo_REGISTERS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/topo_REGISTERS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390833 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo_REGISTERS " "Found entity 1: topo_REGISTERS" {  } { { "Registers/topo_REGISTERS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/topo_REGISTERS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/mux8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1-mux " "Found design unit 1: mux8x1-mux" {  } { { "Selectors and Decoders/mux8x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux8x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "Selectors and Decoders/mux8x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/mux4x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/mux4x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32-mux " "Found design unit 1: mux4x1_32-mux" {  } { { "Selectors and Decoders/mux4x1_32.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux4x1_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32 " "Found entity 1: mux4x1_32" {  } { { "Selectors and Decoders/mux4x1_32.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux4x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1-mux " "Found design unit 1: mux16x1-mux" {  } { { "Selectors and Decoders/mux16x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux16x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390856 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "Selectors and Decoders/mux16x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux16x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-mux " "Found design unit 1: mux2x1-mux" {  } { { "Selectors and Decoders/mux2x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390864 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "Selectors and Decoders/mux2x1.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Selectors and Decoders/Decod7seg.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/Decod7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Selectors and Decoders/Decod7seg.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/mux4x1_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/mux4x1_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_30-mux " "Found design unit 1: mux4x1_30-mux" {  } { { "Selectors and Decoders/mux4x1_30.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux4x1_30.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390878 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_30 " "Found entity 1: mux4x1_30" {  } { { "Selectors and Decoders/mux4x1_30.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/mux4x1_30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors and decoders/topo_selectors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectors and decoders/topo_selectors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo_SELECTORS-topo " "Found design unit 1: topo_SELECTORS-topo" {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390886 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo_SELECTORS " "Found entity 1: topo_SELECTORS" {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496610390886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496610390886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496610391001 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sREGROM topo.vhd(141) " "VHDL Signal Declaration warning at topo.vhd(141): used implicit default value for signal \"sREGROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496610391029 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sREGOUT topo.vhd(159) " "Verilog HDL or VHDL warning at topo.vhd(159): object \"sREGOUT\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496610391029 "|topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topo_REGISTERS topo_REGISTERS:L0 " "Elaborating entity \"topo_REGISTERS\" for hierarchy \"topo_REGISTERS:L0\"" {  } { { "topo.vhd" "L0" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPEED topo_REGISTERS.vhd(14) " "VHDL Signal Declaration warning at topo_REGISTERS.vhd(14): used implicit default value for signal \"SPEED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Registers/topo_REGISTERS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/topo_REGISTERS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496610391047 "|topo|topo_REGISTERS:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Position topo_REGISTERS:L0\|FSM_Position:L0 " "Elaborating entity \"FSM_Position\" for hierarchy \"topo_REGISTERS:L0\|FSM_Position:L0\"" {  } { { "Registers/topo_REGISTERS.vhd" "L0" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/topo_REGISTERS.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter FSM_Position.vhd(25) " "VHDL Process Statement warning at FSM_Position.vhd(25): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Registers/FSM_Position.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Position.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391052 "|topo|topo_REGISTERS:L0|FSM_Position:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Speed topo_REGISTERS:L0\|FSM_Speed:L1 " "Elaborating entity \"FSM_Speed\" for hierarchy \"topo_REGISTERS:L0\|FSM_Speed:L1\"" {  } { { "Registers/topo_REGISTERS.vhd" "L1" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/topo_REGISTERS.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391056 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_TIME FSM_Speed.vhd(22) " "VHDL Process Statement warning at FSM_Speed.vhd(22): signal \"EN_TIME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Registers/FSM_Speed.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Registers/FSM_Speed.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391058 "|topo|topo_REGISTERS:L0|FSM_Speed:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topo_COUNTERS topo_COUNTERS:L1 " "Elaborating entity \"topo_COUNTERS\" for hierarchy \"topo_COUNTERS:L1\"" {  } { { "topo.vhd" "L1" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Clock topo_COUNTERS:L1\|FSM_Clock:L0 " "Elaborating entity \"FSM_Clock\" for hierarchy \"topo_COUNTERS:L1\|FSM_Clock:L0\"" {  } { { "Counters/topo_COUNTERS.vhd" "L0" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont1 FSM_Clock.vhd(18) " "VHDL Process Statement warning at FSM_Clock.vhd(18): signal \"cont1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391387 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont2 FSM_Clock.vhd(19) " "VHDL Process Statement warning at FSM_Clock.vhd(19): signal \"cont2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391387 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont3 FSM_Clock.vhd(20) " "VHDL Process Statement warning at FSM_Clock.vhd(20): signal \"cont3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391387 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4 FSM_Clock.vhd(21) " "VHDL Process Statement warning at FSM_Clock.vhd(21): signal \"cont4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391387 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont5 FSM_Clock.vhd(22) " "VHDL Process Statement warning at FSM_Clock.vhd(22): signal \"cont5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391387 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont1 FSM_Clock.vhd(24) " "VHDL Process Statement warning at FSM_Clock.vhd(24): signal \"cont1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391388 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont2 FSM_Clock.vhd(31) " "VHDL Process Statement warning at FSM_Clock.vhd(31): signal \"cont2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391388 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont3 FSM_Clock.vhd(38) " "VHDL Process Statement warning at FSM_Clock.vhd(38): signal \"cont3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391388 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4 FSM_Clock.vhd(45) " "VHDL Process Statement warning at FSM_Clock.vhd(45): signal \"cont4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391388 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont5 FSM_Clock.vhd(52) " "VHDL Process Statement warning at FSM_Clock.vhd(52): signal \"cont5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/FSM_Clock.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391388 "|topo|topo_COUNTERS:L1|FSM_Clock:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA_DES topo_COUNTERS:L1\|CONTA_DES:L1 " "Elaborating entity \"CONTA_DES\" for hierarchy \"topo_COUNTERS:L1\|CONTA_DES:L1\"" {  } { { "Counters/topo_COUNTERS.vhd" "L1" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391391 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_TIME CONTA_DES.vhd(20) " "VHDL Process Statement warning at CONTA_DES.vhd(20): signal \"EN_TIME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/CONTA_DES.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_DES.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391393 "|topo|topo_COUNTERS:L1|CONTA_DES:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA_ASC topo_COUNTERS:L1\|CONTA_ASC:L2 " "Elaborating entity \"CONTA_ASC\" for hierarchy \"topo_COUNTERS:L1\|CONTA_ASC:L2\"" {  } { { "Counters/topo_COUNTERS.vhd" "L2" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter CONTA_ASC.vhd(23) " "VHDL Process Statement warning at CONTA_ASC.vhd(23): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/CONTA_ASC.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_ASC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391397 "|topo|topo_COUNTERS:L1|CONTA_ASC:L2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA_BONUS topo_COUNTERS:L1\|CONTA_BONUS:L3 " "Elaborating entity \"CONTA_BONUS\" for hierarchy \"topo_COUNTERS:L1\|CONTA_BONUS:L3\"" {  } { { "Counters/topo_COUNTERS.vhd" "L3" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/topo_COUNTERS.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter CONTA_BONUS.vhd(22) " "VHDL Process Statement warning at CONTA_BONUS.vhd(22): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counters/CONTA_BONUS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/CONTA_BONUS.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391402 "|topo|topo_COUNTERS:L1|CONTA_BONUS:L3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topo_MAPS topo_MAPS:L3 " "Elaborating entity \"topo_MAPS\" for hierarchy \"topo_MAPS:L3\"" {  } { { "topo.vhd" "L3" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1 topo_MAPS:L3\|map1:L0 " "Elaborating entity \"map1\" for hierarchy \"topo_MAPS:L3\|map1:L0\"" {  } { { "Maps/topo_MAPS.vhd" "L0" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map2 topo_MAPS:L3\|map2:L1 " "Elaborating entity \"map2\" for hierarchy \"topo_MAPS:L3\|map2:L1\"" {  } { { "Maps/topo_MAPS.vhd" "L1" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map3 topo_MAPS:L3\|map3:L2 " "Elaborating entity \"map3\" for hierarchy \"topo_MAPS:L3\|map3:L2\"" {  } { { "Maps/topo_MAPS.vhd" "L2" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map4 topo_MAPS:L3\|map4:L3 " "Elaborating entity \"map4\" for hierarchy \"topo_MAPS:L3\|map4:L3\"" {  } { { "Maps/topo_MAPS.vhd" "L3" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Maps/topo_MAPS.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Control FSM_Control:L4 " "Elaborating entity \"FSM_Control\" for hierarchy \"FSM_Control:L4\"" {  } { { "topo.vhd" "L4" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TARGET FSM_Control.vhd(50) " "VHDL Process Statement warning at FSM_Control.vhd(50): signal \"TARGET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller/FSM_Control.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Controller/FSM_Control.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391490 "|topo|FSM_Control:L4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "END_TIME FSM_Control.vhd(50) " "VHDL Process Statement warning at FSM_Control.vhd(50): signal \"END_TIME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller/FSM_Control.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Controller/FSM_Control.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391490 "|topo|FSM_Control:L4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "END_BONUS FSM_Control.vhd(50) " "VHDL Process Statement warning at FSM_Control.vhd(50): signal \"END_BONUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller/FSM_Control.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Controller/FSM_Control.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496610391490 "|topo|FSM_Control:L4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topo_SELECTORS topo_SELECTORS:L5 " "Elaborating entity \"topo_SELECTORS\" for hierarchy \"topo_SELECTORS:L5\"" {  } { { "topo.vhd" "L5" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496610391501 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_OUT_EXIT topo_SELECTORS.vhd(47) " "VHDL Signal Declaration warning at topo_SELECTORS.vhd(47): used implicit default value for signal \"REG_OUT_EXIT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496610391535 "|topo|topo_SELECTORS:L5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signalspeed topo_SELECTORS.vhd(52) " "VHDL Signal Declaration warning at topo_SELECTORS.vhd(52): used implicit default value for signal \"signalspeed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496610391537 "|topo|topo_SELECTORS:L5"}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "30 9 downto 0 topo_SELECTORS.vhd(113) " "VHDL error at topo_SELECTORS.vhd(113): left bound (30) of slice must belong to range (9 downto 0) of corresponding object" {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 113 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Quartus II" 0 -1 1496610391539 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"&\" topo_SELECTORS.vhd(113) " "VHDL Operator error at topo_SELECTORS.vhd(113): failed to evaluate call to operator \"\"&\"\"" {  } { { "Selectors and Decoders/topo_SELECTORS.vhd" "" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/Selectors and Decoders/topo_SELECTORS.vhd" 113 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496610391539 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "topo_SELECTORS:L5 " "Can't elaborate user hierarchy \"topo_SELECTORS:L5\"" {  } { { "topo.vhd" "L5" { Text "C:/Users/artur/Documents/GitHub/TestDrive/Files/topo.vhd" 208 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496610391546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496610391994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 04 18:06:31 2017 " "Processing ended: Sun Jun 04 18:06:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496610391994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496610391994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496610391994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496610391994 ""}
