#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5647330dcde0 .scope module, "SimulacaoGeral" "SimulacaoGeral" 2 5;
 .timescale 0 0;
v0x56473310a650_0 .var "Clock", 0 0;
v0x56473310a710_0 .net "DadoEscrito", 7 0, L_0x56473310ba80;  1 drivers
v0x56473310a820_0 .net "DadoLido", 7 0, v0x5647330a5ab0_0;  1 drivers
v0x56473310a8c0_0 .net "EnderecoDados", 7 0, L_0x56473310ba10;  1 drivers
v0x56473310a9d0_0 .net "InstrucaoLida", 7 0, v0x5647330fc0e0_0;  1 drivers
v0x56473310ab30_0 .var "Reset", 0 0;
v0x56473310abd0_0 .var "counter", 15 0;
E_0x564733097940 .event posedge, v0x564733109310_0;
S_0x5647330d5a40 .scope module, "memoriaDados" "MemoriaDados" 2 19, 3 1 0, S_0x5647330dcde0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x5647330acc00_0 .net "Clock", 0 0, v0x56473310a650_0;  1 drivers
v0x5647330a2270_0 .net "DadoEscr", 7 0, L_0x56473310ba80;  alias, 1 drivers
v0x5647330a5ab0_0 .var "DadoLido", 7 0;
v0x5647330e2d50 .array "Dados", 255 0, 7 0;
v0x5647330e03d0_0 .net "Endereco", 7 0, L_0x56473310ba10;  alias, 1 drivers
v0x5647330d6270_0 .net "MenRead", 0 0, v0x5647331074a0_0;  1 drivers
o0x7f995cc3b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5647330fb360_0 .net "MenWrite", 0 0, o0x7f995cc3b108;  0 drivers
v0x5647330e2d50_0 .array/port v0x5647330e2d50, 0;
v0x5647330e2d50_1 .array/port v0x5647330e2d50, 1;
E_0x5647330e2770/0 .event edge, v0x5647330d6270_0, v0x5647330e03d0_0, v0x5647330e2d50_0, v0x5647330e2d50_1;
v0x5647330e2d50_2 .array/port v0x5647330e2d50, 2;
v0x5647330e2d50_3 .array/port v0x5647330e2d50, 3;
v0x5647330e2d50_4 .array/port v0x5647330e2d50, 4;
v0x5647330e2d50_5 .array/port v0x5647330e2d50, 5;
E_0x5647330e2770/1 .event edge, v0x5647330e2d50_2, v0x5647330e2d50_3, v0x5647330e2d50_4, v0x5647330e2d50_5;
v0x5647330e2d50_6 .array/port v0x5647330e2d50, 6;
v0x5647330e2d50_7 .array/port v0x5647330e2d50, 7;
v0x5647330e2d50_8 .array/port v0x5647330e2d50, 8;
v0x5647330e2d50_9 .array/port v0x5647330e2d50, 9;
E_0x5647330e2770/2 .event edge, v0x5647330e2d50_6, v0x5647330e2d50_7, v0x5647330e2d50_8, v0x5647330e2d50_9;
v0x5647330e2d50_10 .array/port v0x5647330e2d50, 10;
v0x5647330e2d50_11 .array/port v0x5647330e2d50, 11;
v0x5647330e2d50_12 .array/port v0x5647330e2d50, 12;
v0x5647330e2d50_13 .array/port v0x5647330e2d50, 13;
E_0x5647330e2770/3 .event edge, v0x5647330e2d50_10, v0x5647330e2d50_11, v0x5647330e2d50_12, v0x5647330e2d50_13;
v0x5647330e2d50_14 .array/port v0x5647330e2d50, 14;
v0x5647330e2d50_15 .array/port v0x5647330e2d50, 15;
v0x5647330e2d50_16 .array/port v0x5647330e2d50, 16;
v0x5647330e2d50_17 .array/port v0x5647330e2d50, 17;
E_0x5647330e2770/4 .event edge, v0x5647330e2d50_14, v0x5647330e2d50_15, v0x5647330e2d50_16, v0x5647330e2d50_17;
v0x5647330e2d50_18 .array/port v0x5647330e2d50, 18;
v0x5647330e2d50_19 .array/port v0x5647330e2d50, 19;
v0x5647330e2d50_20 .array/port v0x5647330e2d50, 20;
v0x5647330e2d50_21 .array/port v0x5647330e2d50, 21;
E_0x5647330e2770/5 .event edge, v0x5647330e2d50_18, v0x5647330e2d50_19, v0x5647330e2d50_20, v0x5647330e2d50_21;
v0x5647330e2d50_22 .array/port v0x5647330e2d50, 22;
v0x5647330e2d50_23 .array/port v0x5647330e2d50, 23;
v0x5647330e2d50_24 .array/port v0x5647330e2d50, 24;
v0x5647330e2d50_25 .array/port v0x5647330e2d50, 25;
E_0x5647330e2770/6 .event edge, v0x5647330e2d50_22, v0x5647330e2d50_23, v0x5647330e2d50_24, v0x5647330e2d50_25;
v0x5647330e2d50_26 .array/port v0x5647330e2d50, 26;
v0x5647330e2d50_27 .array/port v0x5647330e2d50, 27;
v0x5647330e2d50_28 .array/port v0x5647330e2d50, 28;
v0x5647330e2d50_29 .array/port v0x5647330e2d50, 29;
E_0x5647330e2770/7 .event edge, v0x5647330e2d50_26, v0x5647330e2d50_27, v0x5647330e2d50_28, v0x5647330e2d50_29;
v0x5647330e2d50_30 .array/port v0x5647330e2d50, 30;
v0x5647330e2d50_31 .array/port v0x5647330e2d50, 31;
v0x5647330e2d50_32 .array/port v0x5647330e2d50, 32;
v0x5647330e2d50_33 .array/port v0x5647330e2d50, 33;
E_0x5647330e2770/8 .event edge, v0x5647330e2d50_30, v0x5647330e2d50_31, v0x5647330e2d50_32, v0x5647330e2d50_33;
v0x5647330e2d50_34 .array/port v0x5647330e2d50, 34;
v0x5647330e2d50_35 .array/port v0x5647330e2d50, 35;
v0x5647330e2d50_36 .array/port v0x5647330e2d50, 36;
v0x5647330e2d50_37 .array/port v0x5647330e2d50, 37;
E_0x5647330e2770/9 .event edge, v0x5647330e2d50_34, v0x5647330e2d50_35, v0x5647330e2d50_36, v0x5647330e2d50_37;
v0x5647330e2d50_38 .array/port v0x5647330e2d50, 38;
v0x5647330e2d50_39 .array/port v0x5647330e2d50, 39;
v0x5647330e2d50_40 .array/port v0x5647330e2d50, 40;
v0x5647330e2d50_41 .array/port v0x5647330e2d50, 41;
E_0x5647330e2770/10 .event edge, v0x5647330e2d50_38, v0x5647330e2d50_39, v0x5647330e2d50_40, v0x5647330e2d50_41;
v0x5647330e2d50_42 .array/port v0x5647330e2d50, 42;
v0x5647330e2d50_43 .array/port v0x5647330e2d50, 43;
v0x5647330e2d50_44 .array/port v0x5647330e2d50, 44;
v0x5647330e2d50_45 .array/port v0x5647330e2d50, 45;
E_0x5647330e2770/11 .event edge, v0x5647330e2d50_42, v0x5647330e2d50_43, v0x5647330e2d50_44, v0x5647330e2d50_45;
v0x5647330e2d50_46 .array/port v0x5647330e2d50, 46;
v0x5647330e2d50_47 .array/port v0x5647330e2d50, 47;
v0x5647330e2d50_48 .array/port v0x5647330e2d50, 48;
v0x5647330e2d50_49 .array/port v0x5647330e2d50, 49;
E_0x5647330e2770/12 .event edge, v0x5647330e2d50_46, v0x5647330e2d50_47, v0x5647330e2d50_48, v0x5647330e2d50_49;
v0x5647330e2d50_50 .array/port v0x5647330e2d50, 50;
v0x5647330e2d50_51 .array/port v0x5647330e2d50, 51;
v0x5647330e2d50_52 .array/port v0x5647330e2d50, 52;
v0x5647330e2d50_53 .array/port v0x5647330e2d50, 53;
E_0x5647330e2770/13 .event edge, v0x5647330e2d50_50, v0x5647330e2d50_51, v0x5647330e2d50_52, v0x5647330e2d50_53;
v0x5647330e2d50_54 .array/port v0x5647330e2d50, 54;
v0x5647330e2d50_55 .array/port v0x5647330e2d50, 55;
v0x5647330e2d50_56 .array/port v0x5647330e2d50, 56;
v0x5647330e2d50_57 .array/port v0x5647330e2d50, 57;
E_0x5647330e2770/14 .event edge, v0x5647330e2d50_54, v0x5647330e2d50_55, v0x5647330e2d50_56, v0x5647330e2d50_57;
v0x5647330e2d50_58 .array/port v0x5647330e2d50, 58;
v0x5647330e2d50_59 .array/port v0x5647330e2d50, 59;
v0x5647330e2d50_60 .array/port v0x5647330e2d50, 60;
v0x5647330e2d50_61 .array/port v0x5647330e2d50, 61;
E_0x5647330e2770/15 .event edge, v0x5647330e2d50_58, v0x5647330e2d50_59, v0x5647330e2d50_60, v0x5647330e2d50_61;
v0x5647330e2d50_62 .array/port v0x5647330e2d50, 62;
v0x5647330e2d50_63 .array/port v0x5647330e2d50, 63;
v0x5647330e2d50_64 .array/port v0x5647330e2d50, 64;
v0x5647330e2d50_65 .array/port v0x5647330e2d50, 65;
E_0x5647330e2770/16 .event edge, v0x5647330e2d50_62, v0x5647330e2d50_63, v0x5647330e2d50_64, v0x5647330e2d50_65;
v0x5647330e2d50_66 .array/port v0x5647330e2d50, 66;
v0x5647330e2d50_67 .array/port v0x5647330e2d50, 67;
v0x5647330e2d50_68 .array/port v0x5647330e2d50, 68;
v0x5647330e2d50_69 .array/port v0x5647330e2d50, 69;
E_0x5647330e2770/17 .event edge, v0x5647330e2d50_66, v0x5647330e2d50_67, v0x5647330e2d50_68, v0x5647330e2d50_69;
v0x5647330e2d50_70 .array/port v0x5647330e2d50, 70;
v0x5647330e2d50_71 .array/port v0x5647330e2d50, 71;
v0x5647330e2d50_72 .array/port v0x5647330e2d50, 72;
v0x5647330e2d50_73 .array/port v0x5647330e2d50, 73;
E_0x5647330e2770/18 .event edge, v0x5647330e2d50_70, v0x5647330e2d50_71, v0x5647330e2d50_72, v0x5647330e2d50_73;
v0x5647330e2d50_74 .array/port v0x5647330e2d50, 74;
v0x5647330e2d50_75 .array/port v0x5647330e2d50, 75;
v0x5647330e2d50_76 .array/port v0x5647330e2d50, 76;
v0x5647330e2d50_77 .array/port v0x5647330e2d50, 77;
E_0x5647330e2770/19 .event edge, v0x5647330e2d50_74, v0x5647330e2d50_75, v0x5647330e2d50_76, v0x5647330e2d50_77;
v0x5647330e2d50_78 .array/port v0x5647330e2d50, 78;
v0x5647330e2d50_79 .array/port v0x5647330e2d50, 79;
v0x5647330e2d50_80 .array/port v0x5647330e2d50, 80;
v0x5647330e2d50_81 .array/port v0x5647330e2d50, 81;
E_0x5647330e2770/20 .event edge, v0x5647330e2d50_78, v0x5647330e2d50_79, v0x5647330e2d50_80, v0x5647330e2d50_81;
v0x5647330e2d50_82 .array/port v0x5647330e2d50, 82;
v0x5647330e2d50_83 .array/port v0x5647330e2d50, 83;
v0x5647330e2d50_84 .array/port v0x5647330e2d50, 84;
v0x5647330e2d50_85 .array/port v0x5647330e2d50, 85;
E_0x5647330e2770/21 .event edge, v0x5647330e2d50_82, v0x5647330e2d50_83, v0x5647330e2d50_84, v0x5647330e2d50_85;
v0x5647330e2d50_86 .array/port v0x5647330e2d50, 86;
v0x5647330e2d50_87 .array/port v0x5647330e2d50, 87;
v0x5647330e2d50_88 .array/port v0x5647330e2d50, 88;
v0x5647330e2d50_89 .array/port v0x5647330e2d50, 89;
E_0x5647330e2770/22 .event edge, v0x5647330e2d50_86, v0x5647330e2d50_87, v0x5647330e2d50_88, v0x5647330e2d50_89;
v0x5647330e2d50_90 .array/port v0x5647330e2d50, 90;
v0x5647330e2d50_91 .array/port v0x5647330e2d50, 91;
v0x5647330e2d50_92 .array/port v0x5647330e2d50, 92;
v0x5647330e2d50_93 .array/port v0x5647330e2d50, 93;
E_0x5647330e2770/23 .event edge, v0x5647330e2d50_90, v0x5647330e2d50_91, v0x5647330e2d50_92, v0x5647330e2d50_93;
v0x5647330e2d50_94 .array/port v0x5647330e2d50, 94;
v0x5647330e2d50_95 .array/port v0x5647330e2d50, 95;
v0x5647330e2d50_96 .array/port v0x5647330e2d50, 96;
v0x5647330e2d50_97 .array/port v0x5647330e2d50, 97;
E_0x5647330e2770/24 .event edge, v0x5647330e2d50_94, v0x5647330e2d50_95, v0x5647330e2d50_96, v0x5647330e2d50_97;
v0x5647330e2d50_98 .array/port v0x5647330e2d50, 98;
v0x5647330e2d50_99 .array/port v0x5647330e2d50, 99;
v0x5647330e2d50_100 .array/port v0x5647330e2d50, 100;
v0x5647330e2d50_101 .array/port v0x5647330e2d50, 101;
E_0x5647330e2770/25 .event edge, v0x5647330e2d50_98, v0x5647330e2d50_99, v0x5647330e2d50_100, v0x5647330e2d50_101;
v0x5647330e2d50_102 .array/port v0x5647330e2d50, 102;
v0x5647330e2d50_103 .array/port v0x5647330e2d50, 103;
v0x5647330e2d50_104 .array/port v0x5647330e2d50, 104;
v0x5647330e2d50_105 .array/port v0x5647330e2d50, 105;
E_0x5647330e2770/26 .event edge, v0x5647330e2d50_102, v0x5647330e2d50_103, v0x5647330e2d50_104, v0x5647330e2d50_105;
v0x5647330e2d50_106 .array/port v0x5647330e2d50, 106;
v0x5647330e2d50_107 .array/port v0x5647330e2d50, 107;
v0x5647330e2d50_108 .array/port v0x5647330e2d50, 108;
v0x5647330e2d50_109 .array/port v0x5647330e2d50, 109;
E_0x5647330e2770/27 .event edge, v0x5647330e2d50_106, v0x5647330e2d50_107, v0x5647330e2d50_108, v0x5647330e2d50_109;
v0x5647330e2d50_110 .array/port v0x5647330e2d50, 110;
v0x5647330e2d50_111 .array/port v0x5647330e2d50, 111;
v0x5647330e2d50_112 .array/port v0x5647330e2d50, 112;
v0x5647330e2d50_113 .array/port v0x5647330e2d50, 113;
E_0x5647330e2770/28 .event edge, v0x5647330e2d50_110, v0x5647330e2d50_111, v0x5647330e2d50_112, v0x5647330e2d50_113;
v0x5647330e2d50_114 .array/port v0x5647330e2d50, 114;
v0x5647330e2d50_115 .array/port v0x5647330e2d50, 115;
v0x5647330e2d50_116 .array/port v0x5647330e2d50, 116;
v0x5647330e2d50_117 .array/port v0x5647330e2d50, 117;
E_0x5647330e2770/29 .event edge, v0x5647330e2d50_114, v0x5647330e2d50_115, v0x5647330e2d50_116, v0x5647330e2d50_117;
v0x5647330e2d50_118 .array/port v0x5647330e2d50, 118;
v0x5647330e2d50_119 .array/port v0x5647330e2d50, 119;
v0x5647330e2d50_120 .array/port v0x5647330e2d50, 120;
v0x5647330e2d50_121 .array/port v0x5647330e2d50, 121;
E_0x5647330e2770/30 .event edge, v0x5647330e2d50_118, v0x5647330e2d50_119, v0x5647330e2d50_120, v0x5647330e2d50_121;
v0x5647330e2d50_122 .array/port v0x5647330e2d50, 122;
v0x5647330e2d50_123 .array/port v0x5647330e2d50, 123;
v0x5647330e2d50_124 .array/port v0x5647330e2d50, 124;
v0x5647330e2d50_125 .array/port v0x5647330e2d50, 125;
E_0x5647330e2770/31 .event edge, v0x5647330e2d50_122, v0x5647330e2d50_123, v0x5647330e2d50_124, v0x5647330e2d50_125;
v0x5647330e2d50_126 .array/port v0x5647330e2d50, 126;
v0x5647330e2d50_127 .array/port v0x5647330e2d50, 127;
v0x5647330e2d50_128 .array/port v0x5647330e2d50, 128;
v0x5647330e2d50_129 .array/port v0x5647330e2d50, 129;
E_0x5647330e2770/32 .event edge, v0x5647330e2d50_126, v0x5647330e2d50_127, v0x5647330e2d50_128, v0x5647330e2d50_129;
v0x5647330e2d50_130 .array/port v0x5647330e2d50, 130;
v0x5647330e2d50_131 .array/port v0x5647330e2d50, 131;
v0x5647330e2d50_132 .array/port v0x5647330e2d50, 132;
v0x5647330e2d50_133 .array/port v0x5647330e2d50, 133;
E_0x5647330e2770/33 .event edge, v0x5647330e2d50_130, v0x5647330e2d50_131, v0x5647330e2d50_132, v0x5647330e2d50_133;
v0x5647330e2d50_134 .array/port v0x5647330e2d50, 134;
v0x5647330e2d50_135 .array/port v0x5647330e2d50, 135;
v0x5647330e2d50_136 .array/port v0x5647330e2d50, 136;
v0x5647330e2d50_137 .array/port v0x5647330e2d50, 137;
E_0x5647330e2770/34 .event edge, v0x5647330e2d50_134, v0x5647330e2d50_135, v0x5647330e2d50_136, v0x5647330e2d50_137;
v0x5647330e2d50_138 .array/port v0x5647330e2d50, 138;
v0x5647330e2d50_139 .array/port v0x5647330e2d50, 139;
v0x5647330e2d50_140 .array/port v0x5647330e2d50, 140;
v0x5647330e2d50_141 .array/port v0x5647330e2d50, 141;
E_0x5647330e2770/35 .event edge, v0x5647330e2d50_138, v0x5647330e2d50_139, v0x5647330e2d50_140, v0x5647330e2d50_141;
v0x5647330e2d50_142 .array/port v0x5647330e2d50, 142;
v0x5647330e2d50_143 .array/port v0x5647330e2d50, 143;
v0x5647330e2d50_144 .array/port v0x5647330e2d50, 144;
v0x5647330e2d50_145 .array/port v0x5647330e2d50, 145;
E_0x5647330e2770/36 .event edge, v0x5647330e2d50_142, v0x5647330e2d50_143, v0x5647330e2d50_144, v0x5647330e2d50_145;
v0x5647330e2d50_146 .array/port v0x5647330e2d50, 146;
v0x5647330e2d50_147 .array/port v0x5647330e2d50, 147;
v0x5647330e2d50_148 .array/port v0x5647330e2d50, 148;
v0x5647330e2d50_149 .array/port v0x5647330e2d50, 149;
E_0x5647330e2770/37 .event edge, v0x5647330e2d50_146, v0x5647330e2d50_147, v0x5647330e2d50_148, v0x5647330e2d50_149;
v0x5647330e2d50_150 .array/port v0x5647330e2d50, 150;
v0x5647330e2d50_151 .array/port v0x5647330e2d50, 151;
v0x5647330e2d50_152 .array/port v0x5647330e2d50, 152;
v0x5647330e2d50_153 .array/port v0x5647330e2d50, 153;
E_0x5647330e2770/38 .event edge, v0x5647330e2d50_150, v0x5647330e2d50_151, v0x5647330e2d50_152, v0x5647330e2d50_153;
v0x5647330e2d50_154 .array/port v0x5647330e2d50, 154;
v0x5647330e2d50_155 .array/port v0x5647330e2d50, 155;
v0x5647330e2d50_156 .array/port v0x5647330e2d50, 156;
v0x5647330e2d50_157 .array/port v0x5647330e2d50, 157;
E_0x5647330e2770/39 .event edge, v0x5647330e2d50_154, v0x5647330e2d50_155, v0x5647330e2d50_156, v0x5647330e2d50_157;
v0x5647330e2d50_158 .array/port v0x5647330e2d50, 158;
v0x5647330e2d50_159 .array/port v0x5647330e2d50, 159;
v0x5647330e2d50_160 .array/port v0x5647330e2d50, 160;
v0x5647330e2d50_161 .array/port v0x5647330e2d50, 161;
E_0x5647330e2770/40 .event edge, v0x5647330e2d50_158, v0x5647330e2d50_159, v0x5647330e2d50_160, v0x5647330e2d50_161;
v0x5647330e2d50_162 .array/port v0x5647330e2d50, 162;
v0x5647330e2d50_163 .array/port v0x5647330e2d50, 163;
v0x5647330e2d50_164 .array/port v0x5647330e2d50, 164;
v0x5647330e2d50_165 .array/port v0x5647330e2d50, 165;
E_0x5647330e2770/41 .event edge, v0x5647330e2d50_162, v0x5647330e2d50_163, v0x5647330e2d50_164, v0x5647330e2d50_165;
v0x5647330e2d50_166 .array/port v0x5647330e2d50, 166;
v0x5647330e2d50_167 .array/port v0x5647330e2d50, 167;
v0x5647330e2d50_168 .array/port v0x5647330e2d50, 168;
v0x5647330e2d50_169 .array/port v0x5647330e2d50, 169;
E_0x5647330e2770/42 .event edge, v0x5647330e2d50_166, v0x5647330e2d50_167, v0x5647330e2d50_168, v0x5647330e2d50_169;
v0x5647330e2d50_170 .array/port v0x5647330e2d50, 170;
v0x5647330e2d50_171 .array/port v0x5647330e2d50, 171;
v0x5647330e2d50_172 .array/port v0x5647330e2d50, 172;
v0x5647330e2d50_173 .array/port v0x5647330e2d50, 173;
E_0x5647330e2770/43 .event edge, v0x5647330e2d50_170, v0x5647330e2d50_171, v0x5647330e2d50_172, v0x5647330e2d50_173;
v0x5647330e2d50_174 .array/port v0x5647330e2d50, 174;
v0x5647330e2d50_175 .array/port v0x5647330e2d50, 175;
v0x5647330e2d50_176 .array/port v0x5647330e2d50, 176;
v0x5647330e2d50_177 .array/port v0x5647330e2d50, 177;
E_0x5647330e2770/44 .event edge, v0x5647330e2d50_174, v0x5647330e2d50_175, v0x5647330e2d50_176, v0x5647330e2d50_177;
v0x5647330e2d50_178 .array/port v0x5647330e2d50, 178;
v0x5647330e2d50_179 .array/port v0x5647330e2d50, 179;
v0x5647330e2d50_180 .array/port v0x5647330e2d50, 180;
v0x5647330e2d50_181 .array/port v0x5647330e2d50, 181;
E_0x5647330e2770/45 .event edge, v0x5647330e2d50_178, v0x5647330e2d50_179, v0x5647330e2d50_180, v0x5647330e2d50_181;
v0x5647330e2d50_182 .array/port v0x5647330e2d50, 182;
v0x5647330e2d50_183 .array/port v0x5647330e2d50, 183;
v0x5647330e2d50_184 .array/port v0x5647330e2d50, 184;
v0x5647330e2d50_185 .array/port v0x5647330e2d50, 185;
E_0x5647330e2770/46 .event edge, v0x5647330e2d50_182, v0x5647330e2d50_183, v0x5647330e2d50_184, v0x5647330e2d50_185;
v0x5647330e2d50_186 .array/port v0x5647330e2d50, 186;
v0x5647330e2d50_187 .array/port v0x5647330e2d50, 187;
v0x5647330e2d50_188 .array/port v0x5647330e2d50, 188;
v0x5647330e2d50_189 .array/port v0x5647330e2d50, 189;
E_0x5647330e2770/47 .event edge, v0x5647330e2d50_186, v0x5647330e2d50_187, v0x5647330e2d50_188, v0x5647330e2d50_189;
v0x5647330e2d50_190 .array/port v0x5647330e2d50, 190;
v0x5647330e2d50_191 .array/port v0x5647330e2d50, 191;
v0x5647330e2d50_192 .array/port v0x5647330e2d50, 192;
v0x5647330e2d50_193 .array/port v0x5647330e2d50, 193;
E_0x5647330e2770/48 .event edge, v0x5647330e2d50_190, v0x5647330e2d50_191, v0x5647330e2d50_192, v0x5647330e2d50_193;
v0x5647330e2d50_194 .array/port v0x5647330e2d50, 194;
v0x5647330e2d50_195 .array/port v0x5647330e2d50, 195;
v0x5647330e2d50_196 .array/port v0x5647330e2d50, 196;
v0x5647330e2d50_197 .array/port v0x5647330e2d50, 197;
E_0x5647330e2770/49 .event edge, v0x5647330e2d50_194, v0x5647330e2d50_195, v0x5647330e2d50_196, v0x5647330e2d50_197;
v0x5647330e2d50_198 .array/port v0x5647330e2d50, 198;
v0x5647330e2d50_199 .array/port v0x5647330e2d50, 199;
v0x5647330e2d50_200 .array/port v0x5647330e2d50, 200;
v0x5647330e2d50_201 .array/port v0x5647330e2d50, 201;
E_0x5647330e2770/50 .event edge, v0x5647330e2d50_198, v0x5647330e2d50_199, v0x5647330e2d50_200, v0x5647330e2d50_201;
v0x5647330e2d50_202 .array/port v0x5647330e2d50, 202;
v0x5647330e2d50_203 .array/port v0x5647330e2d50, 203;
v0x5647330e2d50_204 .array/port v0x5647330e2d50, 204;
v0x5647330e2d50_205 .array/port v0x5647330e2d50, 205;
E_0x5647330e2770/51 .event edge, v0x5647330e2d50_202, v0x5647330e2d50_203, v0x5647330e2d50_204, v0x5647330e2d50_205;
v0x5647330e2d50_206 .array/port v0x5647330e2d50, 206;
v0x5647330e2d50_207 .array/port v0x5647330e2d50, 207;
v0x5647330e2d50_208 .array/port v0x5647330e2d50, 208;
v0x5647330e2d50_209 .array/port v0x5647330e2d50, 209;
E_0x5647330e2770/52 .event edge, v0x5647330e2d50_206, v0x5647330e2d50_207, v0x5647330e2d50_208, v0x5647330e2d50_209;
v0x5647330e2d50_210 .array/port v0x5647330e2d50, 210;
v0x5647330e2d50_211 .array/port v0x5647330e2d50, 211;
v0x5647330e2d50_212 .array/port v0x5647330e2d50, 212;
v0x5647330e2d50_213 .array/port v0x5647330e2d50, 213;
E_0x5647330e2770/53 .event edge, v0x5647330e2d50_210, v0x5647330e2d50_211, v0x5647330e2d50_212, v0x5647330e2d50_213;
v0x5647330e2d50_214 .array/port v0x5647330e2d50, 214;
v0x5647330e2d50_215 .array/port v0x5647330e2d50, 215;
v0x5647330e2d50_216 .array/port v0x5647330e2d50, 216;
v0x5647330e2d50_217 .array/port v0x5647330e2d50, 217;
E_0x5647330e2770/54 .event edge, v0x5647330e2d50_214, v0x5647330e2d50_215, v0x5647330e2d50_216, v0x5647330e2d50_217;
v0x5647330e2d50_218 .array/port v0x5647330e2d50, 218;
v0x5647330e2d50_219 .array/port v0x5647330e2d50, 219;
v0x5647330e2d50_220 .array/port v0x5647330e2d50, 220;
v0x5647330e2d50_221 .array/port v0x5647330e2d50, 221;
E_0x5647330e2770/55 .event edge, v0x5647330e2d50_218, v0x5647330e2d50_219, v0x5647330e2d50_220, v0x5647330e2d50_221;
v0x5647330e2d50_222 .array/port v0x5647330e2d50, 222;
v0x5647330e2d50_223 .array/port v0x5647330e2d50, 223;
v0x5647330e2d50_224 .array/port v0x5647330e2d50, 224;
v0x5647330e2d50_225 .array/port v0x5647330e2d50, 225;
E_0x5647330e2770/56 .event edge, v0x5647330e2d50_222, v0x5647330e2d50_223, v0x5647330e2d50_224, v0x5647330e2d50_225;
v0x5647330e2d50_226 .array/port v0x5647330e2d50, 226;
v0x5647330e2d50_227 .array/port v0x5647330e2d50, 227;
v0x5647330e2d50_228 .array/port v0x5647330e2d50, 228;
v0x5647330e2d50_229 .array/port v0x5647330e2d50, 229;
E_0x5647330e2770/57 .event edge, v0x5647330e2d50_226, v0x5647330e2d50_227, v0x5647330e2d50_228, v0x5647330e2d50_229;
v0x5647330e2d50_230 .array/port v0x5647330e2d50, 230;
v0x5647330e2d50_231 .array/port v0x5647330e2d50, 231;
v0x5647330e2d50_232 .array/port v0x5647330e2d50, 232;
v0x5647330e2d50_233 .array/port v0x5647330e2d50, 233;
E_0x5647330e2770/58 .event edge, v0x5647330e2d50_230, v0x5647330e2d50_231, v0x5647330e2d50_232, v0x5647330e2d50_233;
v0x5647330e2d50_234 .array/port v0x5647330e2d50, 234;
v0x5647330e2d50_235 .array/port v0x5647330e2d50, 235;
v0x5647330e2d50_236 .array/port v0x5647330e2d50, 236;
v0x5647330e2d50_237 .array/port v0x5647330e2d50, 237;
E_0x5647330e2770/59 .event edge, v0x5647330e2d50_234, v0x5647330e2d50_235, v0x5647330e2d50_236, v0x5647330e2d50_237;
v0x5647330e2d50_238 .array/port v0x5647330e2d50, 238;
v0x5647330e2d50_239 .array/port v0x5647330e2d50, 239;
v0x5647330e2d50_240 .array/port v0x5647330e2d50, 240;
v0x5647330e2d50_241 .array/port v0x5647330e2d50, 241;
E_0x5647330e2770/60 .event edge, v0x5647330e2d50_238, v0x5647330e2d50_239, v0x5647330e2d50_240, v0x5647330e2d50_241;
v0x5647330e2d50_242 .array/port v0x5647330e2d50, 242;
v0x5647330e2d50_243 .array/port v0x5647330e2d50, 243;
v0x5647330e2d50_244 .array/port v0x5647330e2d50, 244;
v0x5647330e2d50_245 .array/port v0x5647330e2d50, 245;
E_0x5647330e2770/61 .event edge, v0x5647330e2d50_242, v0x5647330e2d50_243, v0x5647330e2d50_244, v0x5647330e2d50_245;
v0x5647330e2d50_246 .array/port v0x5647330e2d50, 246;
v0x5647330e2d50_247 .array/port v0x5647330e2d50, 247;
v0x5647330e2d50_248 .array/port v0x5647330e2d50, 248;
v0x5647330e2d50_249 .array/port v0x5647330e2d50, 249;
E_0x5647330e2770/62 .event edge, v0x5647330e2d50_246, v0x5647330e2d50_247, v0x5647330e2d50_248, v0x5647330e2d50_249;
v0x5647330e2d50_250 .array/port v0x5647330e2d50, 250;
v0x5647330e2d50_251 .array/port v0x5647330e2d50, 251;
v0x5647330e2d50_252 .array/port v0x5647330e2d50, 252;
v0x5647330e2d50_253 .array/port v0x5647330e2d50, 253;
E_0x5647330e2770/63 .event edge, v0x5647330e2d50_250, v0x5647330e2d50_251, v0x5647330e2d50_252, v0x5647330e2d50_253;
v0x5647330e2d50_254 .array/port v0x5647330e2d50, 254;
v0x5647330e2d50_255 .array/port v0x5647330e2d50, 255;
E_0x5647330e2770/64 .event edge, v0x5647330e2d50_254, v0x5647330e2d50_255;
E_0x5647330e2770 .event/or E_0x5647330e2770/0, E_0x5647330e2770/1, E_0x5647330e2770/2, E_0x5647330e2770/3, E_0x5647330e2770/4, E_0x5647330e2770/5, E_0x5647330e2770/6, E_0x5647330e2770/7, E_0x5647330e2770/8, E_0x5647330e2770/9, E_0x5647330e2770/10, E_0x5647330e2770/11, E_0x5647330e2770/12, E_0x5647330e2770/13, E_0x5647330e2770/14, E_0x5647330e2770/15, E_0x5647330e2770/16, E_0x5647330e2770/17, E_0x5647330e2770/18, E_0x5647330e2770/19, E_0x5647330e2770/20, E_0x5647330e2770/21, E_0x5647330e2770/22, E_0x5647330e2770/23, E_0x5647330e2770/24, E_0x5647330e2770/25, E_0x5647330e2770/26, E_0x5647330e2770/27, E_0x5647330e2770/28, E_0x5647330e2770/29, E_0x5647330e2770/30, E_0x5647330e2770/31, E_0x5647330e2770/32, E_0x5647330e2770/33, E_0x5647330e2770/34, E_0x5647330e2770/35, E_0x5647330e2770/36, E_0x5647330e2770/37, E_0x5647330e2770/38, E_0x5647330e2770/39, E_0x5647330e2770/40, E_0x5647330e2770/41, E_0x5647330e2770/42, E_0x5647330e2770/43, E_0x5647330e2770/44, E_0x5647330e2770/45, E_0x5647330e2770/46, E_0x5647330e2770/47, E_0x5647330e2770/48, E_0x5647330e2770/49, E_0x5647330e2770/50, E_0x5647330e2770/51, E_0x5647330e2770/52, E_0x5647330e2770/53, E_0x5647330e2770/54, E_0x5647330e2770/55, E_0x5647330e2770/56, E_0x5647330e2770/57, E_0x5647330e2770/58, E_0x5647330e2770/59, E_0x5647330e2770/60, E_0x5647330e2770/61, E_0x5647330e2770/62, E_0x5647330e2770/63, E_0x5647330e2770/64;
E_0x5647330e18d0 .event posedge, v0x5647330acc00_0;
S_0x5647330fb4e0 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 2 27, 4 1 0, S_0x5647330dcde0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x5647330fbf60_0 .net "Clock", 0 0, v0x56473310a650_0;  alias, 1 drivers
v0x5647330fc020_0 .net "Endereco", 7 0, v0x564733105ec0_0;  1 drivers
v0x5647330fc0e0_0 .var "Instrucao", 7 0;
v0x5647330fc1a0 .array "Instrucoes", 255 0, 7 0;
v0x5647330fc1a0_0 .array/port v0x5647330fc1a0, 0;
v0x5647330fc1a0_1 .array/port v0x5647330fc1a0, 1;
v0x5647330fc1a0_2 .array/port v0x5647330fc1a0, 2;
E_0x5647330599f0/0 .event edge, v0x5647330fc020_0, v0x5647330fc1a0_0, v0x5647330fc1a0_1, v0x5647330fc1a0_2;
v0x5647330fc1a0_3 .array/port v0x5647330fc1a0, 3;
v0x5647330fc1a0_4 .array/port v0x5647330fc1a0, 4;
v0x5647330fc1a0_5 .array/port v0x5647330fc1a0, 5;
v0x5647330fc1a0_6 .array/port v0x5647330fc1a0, 6;
E_0x5647330599f0/1 .event edge, v0x5647330fc1a0_3, v0x5647330fc1a0_4, v0x5647330fc1a0_5, v0x5647330fc1a0_6;
v0x5647330fc1a0_7 .array/port v0x5647330fc1a0, 7;
v0x5647330fc1a0_8 .array/port v0x5647330fc1a0, 8;
v0x5647330fc1a0_9 .array/port v0x5647330fc1a0, 9;
v0x5647330fc1a0_10 .array/port v0x5647330fc1a0, 10;
E_0x5647330599f0/2 .event edge, v0x5647330fc1a0_7, v0x5647330fc1a0_8, v0x5647330fc1a0_9, v0x5647330fc1a0_10;
v0x5647330fc1a0_11 .array/port v0x5647330fc1a0, 11;
v0x5647330fc1a0_12 .array/port v0x5647330fc1a0, 12;
v0x5647330fc1a0_13 .array/port v0x5647330fc1a0, 13;
v0x5647330fc1a0_14 .array/port v0x5647330fc1a0, 14;
E_0x5647330599f0/3 .event edge, v0x5647330fc1a0_11, v0x5647330fc1a0_12, v0x5647330fc1a0_13, v0x5647330fc1a0_14;
v0x5647330fc1a0_15 .array/port v0x5647330fc1a0, 15;
v0x5647330fc1a0_16 .array/port v0x5647330fc1a0, 16;
v0x5647330fc1a0_17 .array/port v0x5647330fc1a0, 17;
v0x5647330fc1a0_18 .array/port v0x5647330fc1a0, 18;
E_0x5647330599f0/4 .event edge, v0x5647330fc1a0_15, v0x5647330fc1a0_16, v0x5647330fc1a0_17, v0x5647330fc1a0_18;
v0x5647330fc1a0_19 .array/port v0x5647330fc1a0, 19;
v0x5647330fc1a0_20 .array/port v0x5647330fc1a0, 20;
v0x5647330fc1a0_21 .array/port v0x5647330fc1a0, 21;
v0x5647330fc1a0_22 .array/port v0x5647330fc1a0, 22;
E_0x5647330599f0/5 .event edge, v0x5647330fc1a0_19, v0x5647330fc1a0_20, v0x5647330fc1a0_21, v0x5647330fc1a0_22;
v0x5647330fc1a0_23 .array/port v0x5647330fc1a0, 23;
v0x5647330fc1a0_24 .array/port v0x5647330fc1a0, 24;
v0x5647330fc1a0_25 .array/port v0x5647330fc1a0, 25;
v0x5647330fc1a0_26 .array/port v0x5647330fc1a0, 26;
E_0x5647330599f0/6 .event edge, v0x5647330fc1a0_23, v0x5647330fc1a0_24, v0x5647330fc1a0_25, v0x5647330fc1a0_26;
v0x5647330fc1a0_27 .array/port v0x5647330fc1a0, 27;
v0x5647330fc1a0_28 .array/port v0x5647330fc1a0, 28;
v0x5647330fc1a0_29 .array/port v0x5647330fc1a0, 29;
v0x5647330fc1a0_30 .array/port v0x5647330fc1a0, 30;
E_0x5647330599f0/7 .event edge, v0x5647330fc1a0_27, v0x5647330fc1a0_28, v0x5647330fc1a0_29, v0x5647330fc1a0_30;
v0x5647330fc1a0_31 .array/port v0x5647330fc1a0, 31;
v0x5647330fc1a0_32 .array/port v0x5647330fc1a0, 32;
v0x5647330fc1a0_33 .array/port v0x5647330fc1a0, 33;
v0x5647330fc1a0_34 .array/port v0x5647330fc1a0, 34;
E_0x5647330599f0/8 .event edge, v0x5647330fc1a0_31, v0x5647330fc1a0_32, v0x5647330fc1a0_33, v0x5647330fc1a0_34;
v0x5647330fc1a0_35 .array/port v0x5647330fc1a0, 35;
v0x5647330fc1a0_36 .array/port v0x5647330fc1a0, 36;
v0x5647330fc1a0_37 .array/port v0x5647330fc1a0, 37;
v0x5647330fc1a0_38 .array/port v0x5647330fc1a0, 38;
E_0x5647330599f0/9 .event edge, v0x5647330fc1a0_35, v0x5647330fc1a0_36, v0x5647330fc1a0_37, v0x5647330fc1a0_38;
v0x5647330fc1a0_39 .array/port v0x5647330fc1a0, 39;
v0x5647330fc1a0_40 .array/port v0x5647330fc1a0, 40;
v0x5647330fc1a0_41 .array/port v0x5647330fc1a0, 41;
v0x5647330fc1a0_42 .array/port v0x5647330fc1a0, 42;
E_0x5647330599f0/10 .event edge, v0x5647330fc1a0_39, v0x5647330fc1a0_40, v0x5647330fc1a0_41, v0x5647330fc1a0_42;
v0x5647330fc1a0_43 .array/port v0x5647330fc1a0, 43;
v0x5647330fc1a0_44 .array/port v0x5647330fc1a0, 44;
v0x5647330fc1a0_45 .array/port v0x5647330fc1a0, 45;
v0x5647330fc1a0_46 .array/port v0x5647330fc1a0, 46;
E_0x5647330599f0/11 .event edge, v0x5647330fc1a0_43, v0x5647330fc1a0_44, v0x5647330fc1a0_45, v0x5647330fc1a0_46;
v0x5647330fc1a0_47 .array/port v0x5647330fc1a0, 47;
v0x5647330fc1a0_48 .array/port v0x5647330fc1a0, 48;
v0x5647330fc1a0_49 .array/port v0x5647330fc1a0, 49;
v0x5647330fc1a0_50 .array/port v0x5647330fc1a0, 50;
E_0x5647330599f0/12 .event edge, v0x5647330fc1a0_47, v0x5647330fc1a0_48, v0x5647330fc1a0_49, v0x5647330fc1a0_50;
v0x5647330fc1a0_51 .array/port v0x5647330fc1a0, 51;
v0x5647330fc1a0_52 .array/port v0x5647330fc1a0, 52;
v0x5647330fc1a0_53 .array/port v0x5647330fc1a0, 53;
v0x5647330fc1a0_54 .array/port v0x5647330fc1a0, 54;
E_0x5647330599f0/13 .event edge, v0x5647330fc1a0_51, v0x5647330fc1a0_52, v0x5647330fc1a0_53, v0x5647330fc1a0_54;
v0x5647330fc1a0_55 .array/port v0x5647330fc1a0, 55;
v0x5647330fc1a0_56 .array/port v0x5647330fc1a0, 56;
v0x5647330fc1a0_57 .array/port v0x5647330fc1a0, 57;
v0x5647330fc1a0_58 .array/port v0x5647330fc1a0, 58;
E_0x5647330599f0/14 .event edge, v0x5647330fc1a0_55, v0x5647330fc1a0_56, v0x5647330fc1a0_57, v0x5647330fc1a0_58;
v0x5647330fc1a0_59 .array/port v0x5647330fc1a0, 59;
v0x5647330fc1a0_60 .array/port v0x5647330fc1a0, 60;
v0x5647330fc1a0_61 .array/port v0x5647330fc1a0, 61;
v0x5647330fc1a0_62 .array/port v0x5647330fc1a0, 62;
E_0x5647330599f0/15 .event edge, v0x5647330fc1a0_59, v0x5647330fc1a0_60, v0x5647330fc1a0_61, v0x5647330fc1a0_62;
v0x5647330fc1a0_63 .array/port v0x5647330fc1a0, 63;
v0x5647330fc1a0_64 .array/port v0x5647330fc1a0, 64;
v0x5647330fc1a0_65 .array/port v0x5647330fc1a0, 65;
v0x5647330fc1a0_66 .array/port v0x5647330fc1a0, 66;
E_0x5647330599f0/16 .event edge, v0x5647330fc1a0_63, v0x5647330fc1a0_64, v0x5647330fc1a0_65, v0x5647330fc1a0_66;
v0x5647330fc1a0_67 .array/port v0x5647330fc1a0, 67;
v0x5647330fc1a0_68 .array/port v0x5647330fc1a0, 68;
v0x5647330fc1a0_69 .array/port v0x5647330fc1a0, 69;
v0x5647330fc1a0_70 .array/port v0x5647330fc1a0, 70;
E_0x5647330599f0/17 .event edge, v0x5647330fc1a0_67, v0x5647330fc1a0_68, v0x5647330fc1a0_69, v0x5647330fc1a0_70;
v0x5647330fc1a0_71 .array/port v0x5647330fc1a0, 71;
v0x5647330fc1a0_72 .array/port v0x5647330fc1a0, 72;
v0x5647330fc1a0_73 .array/port v0x5647330fc1a0, 73;
v0x5647330fc1a0_74 .array/port v0x5647330fc1a0, 74;
E_0x5647330599f0/18 .event edge, v0x5647330fc1a0_71, v0x5647330fc1a0_72, v0x5647330fc1a0_73, v0x5647330fc1a0_74;
v0x5647330fc1a0_75 .array/port v0x5647330fc1a0, 75;
v0x5647330fc1a0_76 .array/port v0x5647330fc1a0, 76;
v0x5647330fc1a0_77 .array/port v0x5647330fc1a0, 77;
v0x5647330fc1a0_78 .array/port v0x5647330fc1a0, 78;
E_0x5647330599f0/19 .event edge, v0x5647330fc1a0_75, v0x5647330fc1a0_76, v0x5647330fc1a0_77, v0x5647330fc1a0_78;
v0x5647330fc1a0_79 .array/port v0x5647330fc1a0, 79;
v0x5647330fc1a0_80 .array/port v0x5647330fc1a0, 80;
v0x5647330fc1a0_81 .array/port v0x5647330fc1a0, 81;
v0x5647330fc1a0_82 .array/port v0x5647330fc1a0, 82;
E_0x5647330599f0/20 .event edge, v0x5647330fc1a0_79, v0x5647330fc1a0_80, v0x5647330fc1a0_81, v0x5647330fc1a0_82;
v0x5647330fc1a0_83 .array/port v0x5647330fc1a0, 83;
v0x5647330fc1a0_84 .array/port v0x5647330fc1a0, 84;
v0x5647330fc1a0_85 .array/port v0x5647330fc1a0, 85;
v0x5647330fc1a0_86 .array/port v0x5647330fc1a0, 86;
E_0x5647330599f0/21 .event edge, v0x5647330fc1a0_83, v0x5647330fc1a0_84, v0x5647330fc1a0_85, v0x5647330fc1a0_86;
v0x5647330fc1a0_87 .array/port v0x5647330fc1a0, 87;
v0x5647330fc1a0_88 .array/port v0x5647330fc1a0, 88;
v0x5647330fc1a0_89 .array/port v0x5647330fc1a0, 89;
v0x5647330fc1a0_90 .array/port v0x5647330fc1a0, 90;
E_0x5647330599f0/22 .event edge, v0x5647330fc1a0_87, v0x5647330fc1a0_88, v0x5647330fc1a0_89, v0x5647330fc1a0_90;
v0x5647330fc1a0_91 .array/port v0x5647330fc1a0, 91;
v0x5647330fc1a0_92 .array/port v0x5647330fc1a0, 92;
v0x5647330fc1a0_93 .array/port v0x5647330fc1a0, 93;
v0x5647330fc1a0_94 .array/port v0x5647330fc1a0, 94;
E_0x5647330599f0/23 .event edge, v0x5647330fc1a0_91, v0x5647330fc1a0_92, v0x5647330fc1a0_93, v0x5647330fc1a0_94;
v0x5647330fc1a0_95 .array/port v0x5647330fc1a0, 95;
v0x5647330fc1a0_96 .array/port v0x5647330fc1a0, 96;
v0x5647330fc1a0_97 .array/port v0x5647330fc1a0, 97;
v0x5647330fc1a0_98 .array/port v0x5647330fc1a0, 98;
E_0x5647330599f0/24 .event edge, v0x5647330fc1a0_95, v0x5647330fc1a0_96, v0x5647330fc1a0_97, v0x5647330fc1a0_98;
v0x5647330fc1a0_99 .array/port v0x5647330fc1a0, 99;
v0x5647330fc1a0_100 .array/port v0x5647330fc1a0, 100;
v0x5647330fc1a0_101 .array/port v0x5647330fc1a0, 101;
v0x5647330fc1a0_102 .array/port v0x5647330fc1a0, 102;
E_0x5647330599f0/25 .event edge, v0x5647330fc1a0_99, v0x5647330fc1a0_100, v0x5647330fc1a0_101, v0x5647330fc1a0_102;
v0x5647330fc1a0_103 .array/port v0x5647330fc1a0, 103;
v0x5647330fc1a0_104 .array/port v0x5647330fc1a0, 104;
v0x5647330fc1a0_105 .array/port v0x5647330fc1a0, 105;
v0x5647330fc1a0_106 .array/port v0x5647330fc1a0, 106;
E_0x5647330599f0/26 .event edge, v0x5647330fc1a0_103, v0x5647330fc1a0_104, v0x5647330fc1a0_105, v0x5647330fc1a0_106;
v0x5647330fc1a0_107 .array/port v0x5647330fc1a0, 107;
v0x5647330fc1a0_108 .array/port v0x5647330fc1a0, 108;
v0x5647330fc1a0_109 .array/port v0x5647330fc1a0, 109;
v0x5647330fc1a0_110 .array/port v0x5647330fc1a0, 110;
E_0x5647330599f0/27 .event edge, v0x5647330fc1a0_107, v0x5647330fc1a0_108, v0x5647330fc1a0_109, v0x5647330fc1a0_110;
v0x5647330fc1a0_111 .array/port v0x5647330fc1a0, 111;
v0x5647330fc1a0_112 .array/port v0x5647330fc1a0, 112;
v0x5647330fc1a0_113 .array/port v0x5647330fc1a0, 113;
v0x5647330fc1a0_114 .array/port v0x5647330fc1a0, 114;
E_0x5647330599f0/28 .event edge, v0x5647330fc1a0_111, v0x5647330fc1a0_112, v0x5647330fc1a0_113, v0x5647330fc1a0_114;
v0x5647330fc1a0_115 .array/port v0x5647330fc1a0, 115;
v0x5647330fc1a0_116 .array/port v0x5647330fc1a0, 116;
v0x5647330fc1a0_117 .array/port v0x5647330fc1a0, 117;
v0x5647330fc1a0_118 .array/port v0x5647330fc1a0, 118;
E_0x5647330599f0/29 .event edge, v0x5647330fc1a0_115, v0x5647330fc1a0_116, v0x5647330fc1a0_117, v0x5647330fc1a0_118;
v0x5647330fc1a0_119 .array/port v0x5647330fc1a0, 119;
v0x5647330fc1a0_120 .array/port v0x5647330fc1a0, 120;
v0x5647330fc1a0_121 .array/port v0x5647330fc1a0, 121;
v0x5647330fc1a0_122 .array/port v0x5647330fc1a0, 122;
E_0x5647330599f0/30 .event edge, v0x5647330fc1a0_119, v0x5647330fc1a0_120, v0x5647330fc1a0_121, v0x5647330fc1a0_122;
v0x5647330fc1a0_123 .array/port v0x5647330fc1a0, 123;
v0x5647330fc1a0_124 .array/port v0x5647330fc1a0, 124;
v0x5647330fc1a0_125 .array/port v0x5647330fc1a0, 125;
v0x5647330fc1a0_126 .array/port v0x5647330fc1a0, 126;
E_0x5647330599f0/31 .event edge, v0x5647330fc1a0_123, v0x5647330fc1a0_124, v0x5647330fc1a0_125, v0x5647330fc1a0_126;
v0x5647330fc1a0_127 .array/port v0x5647330fc1a0, 127;
v0x5647330fc1a0_128 .array/port v0x5647330fc1a0, 128;
v0x5647330fc1a0_129 .array/port v0x5647330fc1a0, 129;
v0x5647330fc1a0_130 .array/port v0x5647330fc1a0, 130;
E_0x5647330599f0/32 .event edge, v0x5647330fc1a0_127, v0x5647330fc1a0_128, v0x5647330fc1a0_129, v0x5647330fc1a0_130;
v0x5647330fc1a0_131 .array/port v0x5647330fc1a0, 131;
v0x5647330fc1a0_132 .array/port v0x5647330fc1a0, 132;
v0x5647330fc1a0_133 .array/port v0x5647330fc1a0, 133;
v0x5647330fc1a0_134 .array/port v0x5647330fc1a0, 134;
E_0x5647330599f0/33 .event edge, v0x5647330fc1a0_131, v0x5647330fc1a0_132, v0x5647330fc1a0_133, v0x5647330fc1a0_134;
v0x5647330fc1a0_135 .array/port v0x5647330fc1a0, 135;
v0x5647330fc1a0_136 .array/port v0x5647330fc1a0, 136;
v0x5647330fc1a0_137 .array/port v0x5647330fc1a0, 137;
v0x5647330fc1a0_138 .array/port v0x5647330fc1a0, 138;
E_0x5647330599f0/34 .event edge, v0x5647330fc1a0_135, v0x5647330fc1a0_136, v0x5647330fc1a0_137, v0x5647330fc1a0_138;
v0x5647330fc1a0_139 .array/port v0x5647330fc1a0, 139;
v0x5647330fc1a0_140 .array/port v0x5647330fc1a0, 140;
v0x5647330fc1a0_141 .array/port v0x5647330fc1a0, 141;
v0x5647330fc1a0_142 .array/port v0x5647330fc1a0, 142;
E_0x5647330599f0/35 .event edge, v0x5647330fc1a0_139, v0x5647330fc1a0_140, v0x5647330fc1a0_141, v0x5647330fc1a0_142;
v0x5647330fc1a0_143 .array/port v0x5647330fc1a0, 143;
v0x5647330fc1a0_144 .array/port v0x5647330fc1a0, 144;
v0x5647330fc1a0_145 .array/port v0x5647330fc1a0, 145;
v0x5647330fc1a0_146 .array/port v0x5647330fc1a0, 146;
E_0x5647330599f0/36 .event edge, v0x5647330fc1a0_143, v0x5647330fc1a0_144, v0x5647330fc1a0_145, v0x5647330fc1a0_146;
v0x5647330fc1a0_147 .array/port v0x5647330fc1a0, 147;
v0x5647330fc1a0_148 .array/port v0x5647330fc1a0, 148;
v0x5647330fc1a0_149 .array/port v0x5647330fc1a0, 149;
v0x5647330fc1a0_150 .array/port v0x5647330fc1a0, 150;
E_0x5647330599f0/37 .event edge, v0x5647330fc1a0_147, v0x5647330fc1a0_148, v0x5647330fc1a0_149, v0x5647330fc1a0_150;
v0x5647330fc1a0_151 .array/port v0x5647330fc1a0, 151;
v0x5647330fc1a0_152 .array/port v0x5647330fc1a0, 152;
v0x5647330fc1a0_153 .array/port v0x5647330fc1a0, 153;
v0x5647330fc1a0_154 .array/port v0x5647330fc1a0, 154;
E_0x5647330599f0/38 .event edge, v0x5647330fc1a0_151, v0x5647330fc1a0_152, v0x5647330fc1a0_153, v0x5647330fc1a0_154;
v0x5647330fc1a0_155 .array/port v0x5647330fc1a0, 155;
v0x5647330fc1a0_156 .array/port v0x5647330fc1a0, 156;
v0x5647330fc1a0_157 .array/port v0x5647330fc1a0, 157;
v0x5647330fc1a0_158 .array/port v0x5647330fc1a0, 158;
E_0x5647330599f0/39 .event edge, v0x5647330fc1a0_155, v0x5647330fc1a0_156, v0x5647330fc1a0_157, v0x5647330fc1a0_158;
v0x5647330fc1a0_159 .array/port v0x5647330fc1a0, 159;
v0x5647330fc1a0_160 .array/port v0x5647330fc1a0, 160;
v0x5647330fc1a0_161 .array/port v0x5647330fc1a0, 161;
v0x5647330fc1a0_162 .array/port v0x5647330fc1a0, 162;
E_0x5647330599f0/40 .event edge, v0x5647330fc1a0_159, v0x5647330fc1a0_160, v0x5647330fc1a0_161, v0x5647330fc1a0_162;
v0x5647330fc1a0_163 .array/port v0x5647330fc1a0, 163;
v0x5647330fc1a0_164 .array/port v0x5647330fc1a0, 164;
v0x5647330fc1a0_165 .array/port v0x5647330fc1a0, 165;
v0x5647330fc1a0_166 .array/port v0x5647330fc1a0, 166;
E_0x5647330599f0/41 .event edge, v0x5647330fc1a0_163, v0x5647330fc1a0_164, v0x5647330fc1a0_165, v0x5647330fc1a0_166;
v0x5647330fc1a0_167 .array/port v0x5647330fc1a0, 167;
v0x5647330fc1a0_168 .array/port v0x5647330fc1a0, 168;
v0x5647330fc1a0_169 .array/port v0x5647330fc1a0, 169;
v0x5647330fc1a0_170 .array/port v0x5647330fc1a0, 170;
E_0x5647330599f0/42 .event edge, v0x5647330fc1a0_167, v0x5647330fc1a0_168, v0x5647330fc1a0_169, v0x5647330fc1a0_170;
v0x5647330fc1a0_171 .array/port v0x5647330fc1a0, 171;
v0x5647330fc1a0_172 .array/port v0x5647330fc1a0, 172;
v0x5647330fc1a0_173 .array/port v0x5647330fc1a0, 173;
v0x5647330fc1a0_174 .array/port v0x5647330fc1a0, 174;
E_0x5647330599f0/43 .event edge, v0x5647330fc1a0_171, v0x5647330fc1a0_172, v0x5647330fc1a0_173, v0x5647330fc1a0_174;
v0x5647330fc1a0_175 .array/port v0x5647330fc1a0, 175;
v0x5647330fc1a0_176 .array/port v0x5647330fc1a0, 176;
v0x5647330fc1a0_177 .array/port v0x5647330fc1a0, 177;
v0x5647330fc1a0_178 .array/port v0x5647330fc1a0, 178;
E_0x5647330599f0/44 .event edge, v0x5647330fc1a0_175, v0x5647330fc1a0_176, v0x5647330fc1a0_177, v0x5647330fc1a0_178;
v0x5647330fc1a0_179 .array/port v0x5647330fc1a0, 179;
v0x5647330fc1a0_180 .array/port v0x5647330fc1a0, 180;
v0x5647330fc1a0_181 .array/port v0x5647330fc1a0, 181;
v0x5647330fc1a0_182 .array/port v0x5647330fc1a0, 182;
E_0x5647330599f0/45 .event edge, v0x5647330fc1a0_179, v0x5647330fc1a0_180, v0x5647330fc1a0_181, v0x5647330fc1a0_182;
v0x5647330fc1a0_183 .array/port v0x5647330fc1a0, 183;
v0x5647330fc1a0_184 .array/port v0x5647330fc1a0, 184;
v0x5647330fc1a0_185 .array/port v0x5647330fc1a0, 185;
v0x5647330fc1a0_186 .array/port v0x5647330fc1a0, 186;
E_0x5647330599f0/46 .event edge, v0x5647330fc1a0_183, v0x5647330fc1a0_184, v0x5647330fc1a0_185, v0x5647330fc1a0_186;
v0x5647330fc1a0_187 .array/port v0x5647330fc1a0, 187;
v0x5647330fc1a0_188 .array/port v0x5647330fc1a0, 188;
v0x5647330fc1a0_189 .array/port v0x5647330fc1a0, 189;
v0x5647330fc1a0_190 .array/port v0x5647330fc1a0, 190;
E_0x5647330599f0/47 .event edge, v0x5647330fc1a0_187, v0x5647330fc1a0_188, v0x5647330fc1a0_189, v0x5647330fc1a0_190;
v0x5647330fc1a0_191 .array/port v0x5647330fc1a0, 191;
v0x5647330fc1a0_192 .array/port v0x5647330fc1a0, 192;
v0x5647330fc1a0_193 .array/port v0x5647330fc1a0, 193;
v0x5647330fc1a0_194 .array/port v0x5647330fc1a0, 194;
E_0x5647330599f0/48 .event edge, v0x5647330fc1a0_191, v0x5647330fc1a0_192, v0x5647330fc1a0_193, v0x5647330fc1a0_194;
v0x5647330fc1a0_195 .array/port v0x5647330fc1a0, 195;
v0x5647330fc1a0_196 .array/port v0x5647330fc1a0, 196;
v0x5647330fc1a0_197 .array/port v0x5647330fc1a0, 197;
v0x5647330fc1a0_198 .array/port v0x5647330fc1a0, 198;
E_0x5647330599f0/49 .event edge, v0x5647330fc1a0_195, v0x5647330fc1a0_196, v0x5647330fc1a0_197, v0x5647330fc1a0_198;
v0x5647330fc1a0_199 .array/port v0x5647330fc1a0, 199;
v0x5647330fc1a0_200 .array/port v0x5647330fc1a0, 200;
v0x5647330fc1a0_201 .array/port v0x5647330fc1a0, 201;
v0x5647330fc1a0_202 .array/port v0x5647330fc1a0, 202;
E_0x5647330599f0/50 .event edge, v0x5647330fc1a0_199, v0x5647330fc1a0_200, v0x5647330fc1a0_201, v0x5647330fc1a0_202;
v0x5647330fc1a0_203 .array/port v0x5647330fc1a0, 203;
v0x5647330fc1a0_204 .array/port v0x5647330fc1a0, 204;
v0x5647330fc1a0_205 .array/port v0x5647330fc1a0, 205;
v0x5647330fc1a0_206 .array/port v0x5647330fc1a0, 206;
E_0x5647330599f0/51 .event edge, v0x5647330fc1a0_203, v0x5647330fc1a0_204, v0x5647330fc1a0_205, v0x5647330fc1a0_206;
v0x5647330fc1a0_207 .array/port v0x5647330fc1a0, 207;
v0x5647330fc1a0_208 .array/port v0x5647330fc1a0, 208;
v0x5647330fc1a0_209 .array/port v0x5647330fc1a0, 209;
v0x5647330fc1a0_210 .array/port v0x5647330fc1a0, 210;
E_0x5647330599f0/52 .event edge, v0x5647330fc1a0_207, v0x5647330fc1a0_208, v0x5647330fc1a0_209, v0x5647330fc1a0_210;
v0x5647330fc1a0_211 .array/port v0x5647330fc1a0, 211;
v0x5647330fc1a0_212 .array/port v0x5647330fc1a0, 212;
v0x5647330fc1a0_213 .array/port v0x5647330fc1a0, 213;
v0x5647330fc1a0_214 .array/port v0x5647330fc1a0, 214;
E_0x5647330599f0/53 .event edge, v0x5647330fc1a0_211, v0x5647330fc1a0_212, v0x5647330fc1a0_213, v0x5647330fc1a0_214;
v0x5647330fc1a0_215 .array/port v0x5647330fc1a0, 215;
v0x5647330fc1a0_216 .array/port v0x5647330fc1a0, 216;
v0x5647330fc1a0_217 .array/port v0x5647330fc1a0, 217;
v0x5647330fc1a0_218 .array/port v0x5647330fc1a0, 218;
E_0x5647330599f0/54 .event edge, v0x5647330fc1a0_215, v0x5647330fc1a0_216, v0x5647330fc1a0_217, v0x5647330fc1a0_218;
v0x5647330fc1a0_219 .array/port v0x5647330fc1a0, 219;
v0x5647330fc1a0_220 .array/port v0x5647330fc1a0, 220;
v0x5647330fc1a0_221 .array/port v0x5647330fc1a0, 221;
v0x5647330fc1a0_222 .array/port v0x5647330fc1a0, 222;
E_0x5647330599f0/55 .event edge, v0x5647330fc1a0_219, v0x5647330fc1a0_220, v0x5647330fc1a0_221, v0x5647330fc1a0_222;
v0x5647330fc1a0_223 .array/port v0x5647330fc1a0, 223;
v0x5647330fc1a0_224 .array/port v0x5647330fc1a0, 224;
v0x5647330fc1a0_225 .array/port v0x5647330fc1a0, 225;
v0x5647330fc1a0_226 .array/port v0x5647330fc1a0, 226;
E_0x5647330599f0/56 .event edge, v0x5647330fc1a0_223, v0x5647330fc1a0_224, v0x5647330fc1a0_225, v0x5647330fc1a0_226;
v0x5647330fc1a0_227 .array/port v0x5647330fc1a0, 227;
v0x5647330fc1a0_228 .array/port v0x5647330fc1a0, 228;
v0x5647330fc1a0_229 .array/port v0x5647330fc1a0, 229;
v0x5647330fc1a0_230 .array/port v0x5647330fc1a0, 230;
E_0x5647330599f0/57 .event edge, v0x5647330fc1a0_227, v0x5647330fc1a0_228, v0x5647330fc1a0_229, v0x5647330fc1a0_230;
v0x5647330fc1a0_231 .array/port v0x5647330fc1a0, 231;
v0x5647330fc1a0_232 .array/port v0x5647330fc1a0, 232;
v0x5647330fc1a0_233 .array/port v0x5647330fc1a0, 233;
v0x5647330fc1a0_234 .array/port v0x5647330fc1a0, 234;
E_0x5647330599f0/58 .event edge, v0x5647330fc1a0_231, v0x5647330fc1a0_232, v0x5647330fc1a0_233, v0x5647330fc1a0_234;
v0x5647330fc1a0_235 .array/port v0x5647330fc1a0, 235;
v0x5647330fc1a0_236 .array/port v0x5647330fc1a0, 236;
v0x5647330fc1a0_237 .array/port v0x5647330fc1a0, 237;
v0x5647330fc1a0_238 .array/port v0x5647330fc1a0, 238;
E_0x5647330599f0/59 .event edge, v0x5647330fc1a0_235, v0x5647330fc1a0_236, v0x5647330fc1a0_237, v0x5647330fc1a0_238;
v0x5647330fc1a0_239 .array/port v0x5647330fc1a0, 239;
v0x5647330fc1a0_240 .array/port v0x5647330fc1a0, 240;
v0x5647330fc1a0_241 .array/port v0x5647330fc1a0, 241;
v0x5647330fc1a0_242 .array/port v0x5647330fc1a0, 242;
E_0x5647330599f0/60 .event edge, v0x5647330fc1a0_239, v0x5647330fc1a0_240, v0x5647330fc1a0_241, v0x5647330fc1a0_242;
v0x5647330fc1a0_243 .array/port v0x5647330fc1a0, 243;
v0x5647330fc1a0_244 .array/port v0x5647330fc1a0, 244;
v0x5647330fc1a0_245 .array/port v0x5647330fc1a0, 245;
v0x5647330fc1a0_246 .array/port v0x5647330fc1a0, 246;
E_0x5647330599f0/61 .event edge, v0x5647330fc1a0_243, v0x5647330fc1a0_244, v0x5647330fc1a0_245, v0x5647330fc1a0_246;
v0x5647330fc1a0_247 .array/port v0x5647330fc1a0, 247;
v0x5647330fc1a0_248 .array/port v0x5647330fc1a0, 248;
v0x5647330fc1a0_249 .array/port v0x5647330fc1a0, 249;
v0x5647330fc1a0_250 .array/port v0x5647330fc1a0, 250;
E_0x5647330599f0/62 .event edge, v0x5647330fc1a0_247, v0x5647330fc1a0_248, v0x5647330fc1a0_249, v0x5647330fc1a0_250;
v0x5647330fc1a0_251 .array/port v0x5647330fc1a0, 251;
v0x5647330fc1a0_252 .array/port v0x5647330fc1a0, 252;
v0x5647330fc1a0_253 .array/port v0x5647330fc1a0, 253;
v0x5647330fc1a0_254 .array/port v0x5647330fc1a0, 254;
E_0x5647330599f0/63 .event edge, v0x5647330fc1a0_251, v0x5647330fc1a0_252, v0x5647330fc1a0_253, v0x5647330fc1a0_254;
v0x5647330fc1a0_255 .array/port v0x5647330fc1a0, 255;
E_0x5647330599f0/64 .event edge, v0x5647330fc1a0_255;
E_0x5647330599f0 .event/or E_0x5647330599f0/0, E_0x5647330599f0/1, E_0x5647330599f0/2, E_0x5647330599f0/3, E_0x5647330599f0/4, E_0x5647330599f0/5, E_0x5647330599f0/6, E_0x5647330599f0/7, E_0x5647330599f0/8, E_0x5647330599f0/9, E_0x5647330599f0/10, E_0x5647330599f0/11, E_0x5647330599f0/12, E_0x5647330599f0/13, E_0x5647330599f0/14, E_0x5647330599f0/15, E_0x5647330599f0/16, E_0x5647330599f0/17, E_0x5647330599f0/18, E_0x5647330599f0/19, E_0x5647330599f0/20, E_0x5647330599f0/21, E_0x5647330599f0/22, E_0x5647330599f0/23, E_0x5647330599f0/24, E_0x5647330599f0/25, E_0x5647330599f0/26, E_0x5647330599f0/27, E_0x5647330599f0/28, E_0x5647330599f0/29, E_0x5647330599f0/30, E_0x5647330599f0/31, E_0x5647330599f0/32, E_0x5647330599f0/33, E_0x5647330599f0/34, E_0x5647330599f0/35, E_0x5647330599f0/36, E_0x5647330599f0/37, E_0x5647330599f0/38, E_0x5647330599f0/39, E_0x5647330599f0/40, E_0x5647330599f0/41, E_0x5647330599f0/42, E_0x5647330599f0/43, E_0x5647330599f0/44, E_0x5647330599f0/45, E_0x5647330599f0/46, E_0x5647330599f0/47, E_0x5647330599f0/48, E_0x5647330599f0/49, E_0x5647330599f0/50, E_0x5647330599f0/51, E_0x5647330599f0/52, E_0x5647330599f0/53, E_0x5647330599f0/54, E_0x5647330599f0/55, E_0x5647330599f0/56, E_0x5647330599f0/57, E_0x5647330599f0/58, E_0x5647330599f0/59, E_0x5647330599f0/60, E_0x5647330599f0/61, E_0x5647330599f0/62, E_0x5647330599f0/63, E_0x5647330599f0/64;
S_0x5647330feaf0 .scope module, "nrisc" "nRisc" 2 32, 5 13 0, S_0x5647330dcde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "InstrucaoLida";
    .port_info 3 /INOUT 8 "EnderecoDados";
    .port_info 4 /INOUT 8 "DadoEscrito";
    .port_info 5 /INPUT 8 "DadoLido";
L_0x56473310ba10 .functor BUFZ 8, v0x564733100410_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56473310ba80 .functor BUFZ 8, v0x5647331004b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x564733107df0_0 .net "ALUOp", 1 0, v0x564733106ec0_0;  1 drivers
v0x564733107ed0_0 .net "ALUSrc1", 0 0, v0x564733106fa0_0;  1 drivers
v0x564733107fe0_0 .net "ALUSrc2", 1 0, v0x564733107070_0;  1 drivers
v0x5647331080d0_0 .net "Clock", 0 0, v0x56473310a650_0;  alias, 1 drivers
v0x564733108170_0 .net "Cond", 0 0, v0x564733107170_0;  1 drivers
v0x564733108260_0 .net "Dado1", 7 0, v0x564733100410_0;  1 drivers
v0x564733108300_0 .net "Dado2", 7 0, v0x5647331004b0_0;  1 drivers
v0x564733108410_0 .net "DadoEscrito", 7 0, L_0x56473310ba80;  alias, 1 drivers
v0x5647331084d0_0 .net "DadoLido", 7 0, v0x5647330a5ab0_0;  alias, 1 drivers
v0x564733108600_0 .net "EnderecoDados", 7 0, L_0x56473310ba10;  alias, 1 drivers
v0x5647331086c0_0 .net "ImediatoExtendido", 7 0, L_0x56473310bcd0;  1 drivers
v0x5647331087b0_0 .net "InstrucaoLida", 7 0, v0x5647330fc0e0_0;  alias, 1 drivers
v0x564733108870_0 .net "Jump", 0 0, v0x564733107330_0;  1 drivers
v0x564733108960_0 .net "JumpValue", 1 0, v0x5647331073d0_0;  1 drivers
v0x564733108a50_0 .net "MemRead", 0 0, v0x5647331074a0_0;  alias, 1 drivers
v0x564733108b40_0 .net "MemToReg", 0 0, v0x564733107570_0;  1 drivers
v0x564733108c30_0 .net "MemWrite", 0 0, o0x7f995cc3b108;  alias, 0 drivers
v0x564733108cd0_0 .net "MenWrite", 0 0, v0x5647331076d0_0;  1 drivers
v0x564733108d70_0 .net "PCOut", 7 0, v0x5647331060b0_0;  1 drivers
v0x564733108e60_0 .net "PCWrite", 0 0, v0x564733107810_0;  1 drivers
v0x564733108f50_0 .net "RegDst", 0 0, v0x5647331078e0_0;  1 drivers
v0x564733109040_0 .net "RegOrg1", 0 0, v0x5647331079b0_0;  1 drivers
v0x564733109130_0 .net "RegOrg2", 1 0, v0x564733107a80_0;  1 drivers
v0x564733109220_0 .net "RegWrite", 0 0, v0x564733107b50_0;  1 drivers
v0x564733109310_0 .net "Reset", 0 0, v0x56473310ab30_0;  1 drivers
v0x5647331093d0_0 .net "ResultadoALU", 7 0, v0x5647331068a0_0;  1 drivers
v0x5647331094e0_0 .net "ResultadoAND", 0 0, L_0x56473310c030;  1 drivers
v0x5647331095d0_0 .net "ResultadoSomador1", 7 0, L_0x56473310bf90;  1 drivers
v0x564733109690_0 .net "ResultadoSomador2", 7 0, L_0x56473310ce20;  1 drivers
v0x564733109750_0 .net "SaidaMuxALUSrc1", 7 0, L_0x56473310c610;  1 drivers
v0x564733109860_0 .net "SaidaMuxALUSrc2", 7 0, L_0x56473310ca10;  1 drivers
v0x564733109970_0 .net "SaidaMuxEntradaJump", 7 0, L_0x56473310cf50;  1 drivers
v0x564733109a80_0 .net "SaidaMuxJump", 7 0, L_0x56473310d110;  1 drivers
v0x564733109b90_0 .net "SaidaMuxJumpValue", 7 0, L_0x56473310c440;  1 drivers
v0x564733109ca0_0 .net "SaidaMuxMemToReg", 7 0, L_0x56473310d2c0;  1 drivers
v0x564733109db0_0 .net "SaidaMuxRegDst", 2 0, L_0x56473310b6b0;  1 drivers
v0x564733109ec0_0 .net "SaidaMuxRegOrg1", 2 0, L_0x56473310ac90;  1 drivers
v0x564733109fd0_0 .net "SaidaMuxRegOrg2", 2 0, L_0x56473310b170;  1 drivers
v0x56473310a0e0_0 .net "ZeroALU", 0 0, v0x564733106970_0;  1 drivers
L_0x7f995c9b73c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56473310a1d0_0 .net/2u *"_ivl_34", 2 0, L_0x7f995c9b73c0;  1 drivers
v0x56473310a2b0_0 .net *"_ivl_37", 4 0, L_0x56473310cbe0;  1 drivers
L_0x7f995c9b70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56473310a390_0 .net/2u *"_ivl_6", 0 0, L_0x7f995c9b70f0;  1 drivers
v0x56473310a470_0 .net *"_ivl_9", 1 0, L_0x56473310b430;  1 drivers
L_0x56473310ad70 .part v0x5647330fc0e0_0, 3, 3;
L_0x56473310b2b0 .part v0x5647330fc0e0_0, 0, 3;
L_0x56473310b430 .part v0x5647330fc0e0_0, 1, 2;
L_0x56473310b4d0 .concat [ 2 1 0 0], L_0x56473310b430, L_0x7f995c9b70f0;
L_0x56473310b750 .part v0x5647330fc0e0_0, 3, 3;
L_0x56473310b890 .part v0x5647330fc0e0_0, 6, 2;
L_0x56473310b970 .part v0x5647330fc0e0_0, 0, 3;
L_0x56473310bea0 .part v0x5647330fc0e0_0, 1, 5;
L_0x56473310cbe0 .part v0x5647330fc0e0_0, 1, 5;
L_0x56473310cc80 .concat [ 5 3 0 0], L_0x56473310cbe0, L_0x7f995c9b73c0;
S_0x5647330fed70 .scope module, "Somador1" "Somador" 5 110, 6 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x5647330fefa0_0 .net/s "Entrada1", 7 0, v0x5647331060b0_0;  alias, 1 drivers
L_0x7f995c9b71c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5647330ff0a0_0 .net/s "Entrada2", 7 0, L_0x7f995c9b71c8;  1 drivers
v0x5647330ff180_0 .net/s "Resultado", 7 0, L_0x56473310bf90;  alias, 1 drivers
L_0x56473310bf90 .arith/sum 8, v0x5647331060b0_0, L_0x7f995c9b71c8;
S_0x5647330ff2c0 .scope module, "Somador2" "Somador" 5 134, 6 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x5647330ff4f0_0 .net/s "Entrada1", 7 0, L_0x56473310bf90;  alias, 1 drivers
v0x5647330ff5d0_0 .net/s "Entrada2", 7 0, L_0x56473310c440;  alias, 1 drivers
v0x5647330ff690_0 .net/s "Resultado", 7 0, L_0x56473310ce20;  alias, 1 drivers
L_0x56473310ce20 .arith/sum 8, L_0x56473310bf90, L_0x56473310c440;
S_0x5647330ff800 .scope module, "andCond" "AND" 5 146, 7 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Entrada1";
    .port_info 1 /INPUT 1 "Entrada2";
    .port_info 2 /OUTPUT 1 "Resultado";
L_0x56473310c030 .functor AND 1, v0x564733107170_0, v0x564733106970_0, C4<1>, C4<1>;
v0x5647330ffa60_0 .net "Entrada1", 0 0, v0x564733107170_0;  alias, 1 drivers
v0x5647330ffb20_0 .net "Entrada2", 0 0, v0x564733106970_0;  alias, 1 drivers
v0x5647330ffbe0_0 .net "Resultado", 0 0, L_0x56473310c030;  alias, 1 drivers
S_0x5647330ffd30 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 5 92, 8 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x5647331000d0 .array "BR", 0 7, 7 0;
v0x564733100300_0 .net "Clock", 0 0, v0x56473310a650_0;  alias, 1 drivers
v0x564733100410_0 .var "Dado1", 7 0;
v0x5647331004b0_0 .var "Dado2", 7 0;
v0x564733100590_0 .net "DadoEscr", 7 0, L_0x56473310d2c0;  alias, 1 drivers
v0x5647331006c0_0 .net "RegEscr", 2 0, L_0x56473310b6b0;  alias, 1 drivers
v0x5647331007a0_0 .net "RegLido1", 2 0, L_0x56473310ac90;  alias, 1 drivers
v0x564733100880_0 .net "RegLido2", 2 0, L_0x56473310b170;  alias, 1 drivers
v0x564733100960_0 .net "RegWrite", 0 0, v0x564733107b50_0;  alias, 1 drivers
v0x5647331000d0_0 .array/port v0x5647331000d0, 0;
v0x5647331000d0_1 .array/port v0x5647331000d0, 1;
v0x5647331000d0_2 .array/port v0x5647331000d0, 2;
E_0x564733100030/0 .event edge, v0x5647331007a0_0, v0x5647331000d0_0, v0x5647331000d0_1, v0x5647331000d0_2;
v0x5647331000d0_3 .array/port v0x5647331000d0, 3;
v0x5647331000d0_4 .array/port v0x5647331000d0, 4;
v0x5647331000d0_5 .array/port v0x5647331000d0, 5;
v0x5647331000d0_6 .array/port v0x5647331000d0, 6;
E_0x564733100030/1 .event edge, v0x5647331000d0_3, v0x5647331000d0_4, v0x5647331000d0_5, v0x5647331000d0_6;
v0x5647331000d0_7 .array/port v0x5647331000d0, 7;
E_0x564733100030/2 .event edge, v0x5647331000d0_7, v0x564733100880_0;
E_0x564733100030 .event/or E_0x564733100030/0, E_0x564733100030/1, E_0x564733100030/2;
S_0x564733100b20 .scope module, "extensorDeSinal" "ExtensorDeSinal" 5 106, 9 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x564733100d60_0 .net/s "Entrada", 4 0, L_0x56473310bea0;  1 drivers
v0x564733100e60_0 .net/s "Resultado", 7 0, L_0x56473310bcd0;  alias, 1 drivers
v0x564733100f40_0 .net *"_ivl_1", 0 0, L_0x56473310baf0;  1 drivers
v0x564733101000_0 .net *"_ivl_3", 0 0, L_0x56473310bb90;  1 drivers
v0x5647331010e0_0 .net *"_ivl_5", 0 0, L_0x56473310bc30;  1 drivers
L_0x56473310baf0 .part L_0x56473310bea0, 4, 1;
L_0x56473310bb90 .part L_0x56473310bea0, 4, 1;
L_0x56473310bc30 .part L_0x56473310bea0, 4, 1;
L_0x56473310bcd0 .concat [ 5 1 1 1], L_0x56473310bea0, L_0x56473310bc30, L_0x56473310bb90, L_0x56473310baf0;
S_0x564733101270 .scope module, "muxALUSrc1" "MUX2_8" 5 121, 10 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x564733101450_0 .net "Controle", 0 0, v0x564733106fa0_0;  alias, 1 drivers
L_0x7f995c9b72e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x564733101510_0 .net "Entrada0", 7 0, L_0x7f995c9b72e8;  1 drivers
v0x5647331015f0_0 .net "Entrada1", 7 0, v0x564733100410_0;  alias, 1 drivers
v0x5647331016c0_0 .net "Resultado", 7 0, L_0x56473310c610;  alias, 1 drivers
L_0x56473310c610 .functor MUXZ 8, L_0x7f995c9b72e8, v0x564733100410_0, v0x564733106fa0_0, C4<>;
S_0x564733101830 .scope module, "muxALUSrc2" "MUX3_8" 5 127, 11 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x564733101a90_0 .net "Controle", 1 0, v0x564733107070_0;  alias, 1 drivers
v0x564733101b90_0 .net "Entrada0", 7 0, v0x5647331004b0_0;  alias, 1 drivers
v0x564733101c80_0 .net "Entrada1", 7 0, L_0x56473310cc80;  1 drivers
L_0x7f995c9b7408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x564733101d50_0 .net "Entrada2", 7 0, L_0x7f995c9b7408;  1 drivers
v0x564733101e30_0 .net "Resultado", 7 0, L_0x56473310ca10;  alias, 1 drivers
L_0x7f995c9b7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564733101f60_0 .net/2u *"_ivl_0", 1 0, L_0x7f995c9b7330;  1 drivers
v0x564733102040_0 .net *"_ivl_2", 0 0, L_0x56473310c700;  1 drivers
L_0x7f995c9b7378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564733102100_0 .net/2u *"_ivl_4", 1 0, L_0x7f995c9b7378;  1 drivers
v0x5647331021e0_0 .net *"_ivl_6", 0 0, L_0x56473310c7f0;  1 drivers
v0x5647331022a0_0 .net *"_ivl_8", 7 0, L_0x56473310c920;  1 drivers
L_0x56473310c700 .cmp/eq 2, v0x564733107070_0, L_0x7f995c9b7330;
L_0x56473310c7f0 .cmp/eq 2, v0x564733107070_0, L_0x7f995c9b7378;
L_0x56473310c920 .functor MUXZ 8, L_0x7f995c9b7408, L_0x56473310cc80, L_0x56473310c7f0, C4<>;
L_0x56473310ca10 .functor MUXZ 8, L_0x56473310c920, v0x5647331004b0_0, L_0x56473310c700, C4<>;
S_0x564733102420 .scope module, "muxEntradaJump" "MUX2_8" 5 151, 10 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x5647331025b0_0 .net "Controle", 0 0, L_0x56473310c030;  alias, 1 drivers
v0x5647331026a0_0 .net "Entrada0", 7 0, L_0x56473310ce20;  alias, 1 drivers
v0x564733102770_0 .net "Entrada1", 7 0, L_0x56473310bf90;  alias, 1 drivers
v0x564733102890_0 .net "Resultado", 7 0, L_0x56473310cf50;  alias, 1 drivers
L_0x56473310cf50 .functor MUXZ 8, L_0x56473310ce20, L_0x56473310bf90, L_0x56473310c030, C4<>;
S_0x5647331029d0 .scope module, "muxJump" "MUX2_8" 5 157, 10 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x564733102bb0_0 .net "Controle", 0 0, v0x564733107330_0;  alias, 1 drivers
v0x564733102c90_0 .net "Entrada0", 7 0, L_0x56473310bf90;  alias, 1 drivers
v0x564733102d50_0 .net "Entrada1", 7 0, L_0x56473310cf50;  alias, 1 drivers
v0x564733102e50_0 .net "Resultado", 7 0, L_0x56473310d110;  alias, 1 drivers
L_0x56473310d110 .functor MUXZ 8, L_0x56473310bf90, L_0x56473310cf50, v0x564733107330_0, C4<>;
S_0x564733102fc0 .scope module, "muxJumpValue" "MUX3_8" 5 115, 11 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x5647331031d0_0 .net "Controle", 1 0, v0x5647331073d0_0;  alias, 1 drivers
v0x5647331032d0_0 .net "Entrada0", 7 0, L_0x56473310bcd0;  alias, 1 drivers
v0x5647331033c0_0 .net "Entrada1", 7 0, v0x564733100410_0;  alias, 1 drivers
L_0x7f995c9b72a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5647331034e0_0 .net "Entrada2", 7 0, L_0x7f995c9b72a0;  1 drivers
v0x5647331035a0_0 .net "Resultado", 7 0, L_0x56473310c440;  alias, 1 drivers
L_0x7f995c9b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647331036b0_0 .net/2u *"_ivl_0", 1 0, L_0x7f995c9b7210;  1 drivers
v0x564733103770_0 .net *"_ivl_2", 0 0, L_0x56473310c0f0;  1 drivers
L_0x7f995c9b7258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564733103830_0 .net/2u *"_ivl_4", 1 0, L_0x7f995c9b7258;  1 drivers
v0x564733103910_0 .net *"_ivl_6", 0 0, L_0x56473310c270;  1 drivers
v0x564733103a60_0 .net *"_ivl_8", 7 0, L_0x56473310c3a0;  1 drivers
L_0x56473310c0f0 .cmp/eq 2, v0x5647331073d0_0, L_0x7f995c9b7210;
L_0x56473310c270 .cmp/eq 2, v0x5647331073d0_0, L_0x7f995c9b7258;
L_0x56473310c3a0 .functor MUXZ 8, L_0x7f995c9b72a0, v0x564733100410_0, L_0x56473310c270, C4<>;
L_0x56473310c440 .functor MUXZ 8, L_0x56473310c3a0, L_0x56473310bcd0, L_0x56473310c0f0, C4<>;
S_0x564733103be0 .scope module, "muxMemToReg" "MUX2_8" 5 163, 10 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x564733103de0_0 .net "Controle", 0 0, v0x564733107570_0;  alias, 1 drivers
v0x564733103ec0_0 .net "Entrada0", 7 0, v0x5647331068a0_0;  alias, 1 drivers
v0x564733103fa0_0 .net "Entrada1", 7 0, v0x5647330a5ab0_0;  alias, 1 drivers
v0x5647331040a0_0 .net "Resultado", 7 0, L_0x56473310d2c0;  alias, 1 drivers
L_0x56473310d2c0 .functor MUXZ 8, v0x5647331068a0_0, v0x5647330a5ab0_0, v0x564733107570_0, C4<>;
S_0x564733104200 .scope module, "muxRegDst" "MUX2_3" 5 68, 12 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x564733104450_0 .net "Controle", 0 0, v0x5647331078e0_0;  alias, 1 drivers
v0x564733104530_0 .net "Entrada0", 2 0, L_0x56473310b750;  1 drivers
L_0x7f995c9b7180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x564733104610_0 .net "Entrada1", 2 0, L_0x7f995c9b7180;  1 drivers
v0x564733104700_0 .net "Resultado", 2 0, L_0x56473310b6b0;  alias, 1 drivers
L_0x56473310b6b0 .functor MUXZ 3, L_0x56473310b750, L_0x7f995c9b7180, v0x5647331078e0_0, C4<>;
S_0x564733104880 .scope module, "muxRegOrg1" "MUX2_3" 5 55, 12 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x564733104ad0_0 .net "Controle", 0 0, v0x5647331079b0_0;  alias, 1 drivers
v0x564733104bb0_0 .net "Entrada0", 2 0, L_0x56473310ad70;  1 drivers
L_0x7f995c9b7018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x564733104c90_0 .net "Entrada1", 2 0, L_0x7f995c9b7018;  1 drivers
v0x564733104d80_0 .net "Resultado", 2 0, L_0x56473310ac90;  alias, 1 drivers
L_0x56473310ac90 .functor MUXZ 3, L_0x56473310ad70, L_0x7f995c9b7018, v0x5647331079b0_0, C4<>;
S_0x564733104f00 .scope module, "muxRegOrg2" "MUX3_3" 5 61, 13 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x564733105160_0 .net "Controle", 1 0, v0x564733107a80_0;  alias, 1 drivers
v0x564733105260_0 .net "Entrada0", 2 0, L_0x56473310b2b0;  1 drivers
v0x564733105340_0 .net "Entrada1", 2 0, L_0x56473310b4d0;  1 drivers
L_0x7f995c9b7138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x564733105430_0 .net "Entrada2", 2 0, L_0x7f995c9b7138;  1 drivers
v0x564733105510_0 .net "Resultado", 2 0, L_0x56473310b170;  alias, 1 drivers
L_0x7f995c9b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564733105620_0 .net/2u *"_ivl_0", 1 0, L_0x7f995c9b7060;  1 drivers
v0x5647331056e0_0 .net *"_ivl_2", 0 0, L_0x56473310ae60;  1 drivers
L_0x7f995c9b70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5647331057a0_0 .net/2u *"_ivl_4", 1 0, L_0x7f995c9b70a8;  1 drivers
v0x564733105880_0 .net *"_ivl_6", 0 0, L_0x56473310af50;  1 drivers
v0x5647331059d0_0 .net *"_ivl_8", 2 0, L_0x56473310b080;  1 drivers
L_0x56473310ae60 .cmp/eq 2, v0x564733107a80_0, L_0x7f995c9b7060;
L_0x56473310af50 .cmp/eq 2, v0x564733107a80_0, L_0x7f995c9b70a8;
L_0x56473310b080 .functor MUXZ 3, L_0x7f995c9b7138, L_0x56473310b4d0, L_0x56473310af50, C4<>;
L_0x56473310b170 .functor MUXZ 3, L_0x56473310b080, L_0x56473310b2b0, L_0x56473310ae60, C4<>;
S_0x564733105b80 .scope module, "pc1" "PC" 5 169, 14 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "PCIn";
    .port_info 1 /OUTPUT 8 "PCOut";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "Clock";
v0x564733105e00_0 .net "Clock", 0 0, v0x56473310a650_0;  alias, 1 drivers
v0x564733105ec0_0 .var "PC", 7 0;
v0x564733105fb0_0 .net "PCIn", 7 0, L_0x56473310d110;  alias, 1 drivers
v0x5647331060b0_0 .var "PCOut", 7 0;
v0x564733106180_0 .net "PCWrite", 0 0, v0x564733107810_0;  alias, 1 drivers
E_0x564733105d80 .event negedge, v0x5647330acc00_0;
S_0x5647331062d0 .scope module, "ula" "ULA" 5 139, 15 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 8 "Resultado";
    .port_info 4 /INPUT 2 "ALUOp";
v0x5647331065b0_0 .net "ALUOp", 1 0, v0x564733106ec0_0;  alias, 1 drivers
v0x5647331066b0_0 .net/s "Entrada1", 7 0, L_0x56473310c610;  alias, 1 drivers
v0x5647331067a0_0 .net/s "Entrada2", 7 0, L_0x56473310ca10;  alias, 1 drivers
v0x5647331068a0_0 .var "Resultado", 7 0;
v0x564733106970_0 .var "Zero", 0 0;
E_0x564733106530 .event edge, v0x564733101e30_0, v0x5647331016c0_0;
S_0x564733106ad0 .scope module, "unidadeControle" "UnidadeControle" 5 74, 16 1 0, S_0x5647330feaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x564733106ec0_0 .var "ALUOp", 1 0;
v0x564733106fa0_0 .var "ALUSrc1", 0 0;
v0x564733107070_0 .var "ALUSrc2", 1 0;
v0x564733107170_0 .var "Cond", 0 0;
v0x564733107240_0 .net "Funct", 2 0, L_0x56473310b970;  1 drivers
v0x564733107330_0 .var "Jump", 0 0;
v0x5647331073d0_0 .var "JumpValue", 1 0;
v0x5647331074a0_0 .var "MenRead", 0 0;
v0x564733107570_0 .var "MenToReg", 0 0;
v0x5647331076d0_0 .var "MenWrite", 0 0;
v0x564733107770_0 .net "Opcode", 1 0, L_0x56473310b890;  1 drivers
v0x564733107810_0 .var "PCWrite", 0 0;
v0x5647331078e0_0 .var "RegDst", 0 0;
v0x5647331079b0_0 .var "RegOrg1", 0 0;
v0x564733107a80_0 .var "RegOrg2", 1 0;
v0x564733107b50_0 .var "RegWrite", 0 0;
E_0x564733106e40 .event edge, v0x564733107240_0, v0x564733107770_0;
    .scope S_0x5647330d5a40;
T_0 ;
    %wait E_0x5647330e18d0;
    %load/vec4 v0x5647330fb360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5647330a2270_0;
    %load/vec4 v0x5647330e03d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5647330e2d50, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5647330d5a40;
T_1 ;
    %wait E_0x5647330e2770;
    %load/vec4 v0x5647330d6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5647330e03d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5647330e2d50, 4;
    %store/vec4 v0x5647330a5ab0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5647330fb4e0;
T_2 ;
    %wait E_0x5647330599f0;
    %load/vec4 v0x5647330fc020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5647330fc1a0, 4;
    %store/vec4 v0x5647330fc0e0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564733106ad0;
T_3 ;
    %wait E_0x564733106e40;
    %load/vec4 v0x564733107770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x564733107240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x564733107240_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x564733107240_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331079b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564733107a80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647331078e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733107b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564733106fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564733107070_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564733106ec0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5647331073d0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x564733107170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331076d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647331074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564733107570_0, 0, 1;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5647330ffd30;
T_4 ;
    %wait E_0x5647330e18d0;
    %load/vec4 v0x564733100960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x564733100590_0;
    %load/vec4 v0x5647331006c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5647331000d0, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5647330ffd30;
T_5 ;
    %wait E_0x564733100030;
    %load/vec4 v0x5647331007a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5647331000d0, 4;
    %store/vec4 v0x564733100410_0, 0, 8;
    %load/vec4 v0x564733100880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5647331000d0, 4;
    %store/vec4 v0x5647331004b0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5647331062d0;
T_6 ;
    %wait E_0x564733106530;
    %load/vec4 v0x5647331065b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x5647331066b0_0;
    %load/vec4 v0x5647331067a0_0;
    %add;
    %store/vec4 v0x5647331068a0_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x5647331066b0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5647331068a0_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5647331066b0_0;
    %load/vec4 v0x5647331067a0_0;
    %sub;
    %store/vec4 v0x5647331068a0_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5647331066b0_0;
    %load/vec4 v0x5647331067a0_0;
    %sub;
    %store/vec4 v0x5647331068a0_0, 0, 8;
    %load/vec4 v0x5647331068a0_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5647331068a0_0, 4, 7;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5647331068a0_0;
    %or/r;
    %store/vec4 v0x564733106970_0, 0, 1;
    %load/vec4 v0x564733106970_0;
    %inv;
    %store/vec4 v0x564733106970_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564733105b80;
T_7 ;
    %wait E_0x5647330e18d0;
    %load/vec4 v0x564733106180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x564733105fb0_0;
    %store/vec4 v0x564733105ec0_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564733105b80;
T_8 ;
    %wait E_0x564733105d80;
    %load/vec4 v0x564733105ec0_0;
    %store/vec4 v0x5647331060b0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5647330dcde0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564733105ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56473310a650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473310ab30_0, 0, 1;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x56473310abd0_0, 0, 16;
    %vpi_call 2 46 "$readmemb", "assets/dados.txt", v0x5647330e2d50 {0 0 0};
    %vpi_call 2 47 "$readmemb", "assets/instrucoes.txt", v0x5647330fc1a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5647330dcde0;
T_10 ;
    %load/vec4 v0x564733108d70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5647330fc1a0, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 67 "$display", " " {0 0 0};
    %vpi_call 2 68 "$display", "Maior: %b | Menor: %b", &A<v0x5647331000d0, 2>, &A<v0x5647331000d0, 3> {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v0x56473310a650_0;
    %inv;
    %store/vec4 v0x56473310a650_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5647330dcde0;
T_11 ;
    %wait E_0x564733097940;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564733105ec0_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5647330dcde0;
T_12 ;
    %wait E_0x5647330e18d0;
    %load/vec4 v0x56473310abd0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x56473310abd0_0, 0, 16;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./src/nRisc.v";
    "./src/Somador.v";
    "./src/AND.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/PC.v";
    "./src/ULA.v";
    "./src/UnidadeControle.v";
