// Seed: 858512215
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  type_7(
      1, id_1
  );
  type_8 id_3 (
      .id_0(id_1),
      .id_1(1 - 1),
      .id_2(1'b0)
  );
  logic id_4;
endmodule
