// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018 Intel Corporation.
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
//#include <dt-bindings/clock/intel,lgm-clk.h>
//#include <dt-bindings/pinctrl/intel,equilibrium.h>
//#include "lightning_mountain_b.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>

#include "lightning_mountain_c.dtsi"


/ {
	model = "intel,lightning mountain", "mxl,lgm-haps";

	aliases {
		eth0_0 = &lan0;
		eth0_1 = &lan1;
		eth0_2 = &lan2;
		eth0_3 = &lan3;
		eth0_4 = &lan4;
		eth0_5 = &lan5;
		eth0_6 = &lan6;
		eth0_7 = &lan7;
		eth0_8 = &wan0;
	};

	chosen {
		/* ramfs */
		bootargs = "earlycon console=ttyLTQ0,86400n8r root=/dev/ram init=/init maxcpus=4 initcall_debug=0 clk_ignore_unused loglevel=8";
		/* emmc squashfs */
		/* bootargs = "earlycon console=ttyLTQ1,115200n8r root=/dev/mmcblk0gp1 rootfstype=squashfs rootwait maxcpus=4 initcall_debug=0 clk_ignore_unused loglevel=8"; */

		stdout-path = "serial0";
	};
};

&asc0 {
	intel,in-emulation;
};

&combophy0 {
	status = "disabled";
};

&pcie10 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&pcie11 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&cb1phy1 {
	status = "disabled";
	intel,mode = <0>; /* 0 - pcie, 1 - xpcs, 2 - sata */
};

&pcie30 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <2>;
};

&pcie31 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&combophy2 {
	status = "disabled";
};

&pcie20 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&pcie21 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&combophy3 {
	status = "disabled";
};

&pcie40 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&pcie41 {
	status = "disabled";
	intel,rst-interval = <100>;
	reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
	num-lanes = <1>;
};

&emmc {
	bus-width = <8>;
	non-removable;
	status = "disabled";
};

&emmc_phy {
	status = "disabled";
};

&ssc1 {
	ltq-spinand@0 {
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0>;
		compatible = "lantiq,spinand";
		linux,mtd-name = "nand.0";
		spi-max-frequency = <15384615>;

		/* Basic fallback partition layout. Real partition should be
		 * defined in kernel boot parameters by uboot.
		 */
		partition@0 {
			reg = <0x0 0x40000>;
			label = "uboot";
			read-only;
		};

		partition@40000 {
			reg = <0x40000 0x80000>;
			label = "uboot_env";
		};

		partition@C0000 {
			reg = <0xC0000 0x740000>;
			label = "image0";
		};

		partition@800000 {
			reg = <0x800000 0x800000>;
			label = "image1";
		};
	};

	mx25u12835f@1 {
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <15384615>;

		/* Basic fallback partition layout. Real partition should be
		 * defined in kernel boot parameters by uboot.
		 */
		partition@0 {
			reg = <0x0 0x40000>;
			label = "uboot";
			read-only;
		};

		partition@40000 {
			reg = <0x40000 0x80000>;
			label = "uboot_env";
		};

		partition@C0000 {
			reg = <0xC0000 0x740000>;
			label = "image0";
		};

		partition@800000 {
			reg = <0x800000 0x800000>;
			label = "image1";
		};
	};
};

/******************************************************************************
 ** Board configuration: Configure LAN/WAN interfaces
 ******************************************************************************/
&eth {
	status = "okay";

	lan0: interface@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <3>;
		mxl,dp-port-id = <3>;
		mxl,xgmac-id = <3>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan0_eth: ethernet@0 {
			compatible = "mxl,pdi-port";
			reg = <0>;
			phy-mode = "rgmii";
		};
	};

	lan1: interface@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <4>;
		mxl,dp-port-id = <4>;
		mxl,xgmac-id = <4>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan1_eth: ethernet@1 {
			compatible = "mxl,pdi-port";
			reg = <1>;
			phy-mode = "rgmii";
		};

	};

	lan2: interface@2 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <5>;
		mxl,dp-port-id = <5>;
		mxl,xgmac-id = <5>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan2_eth: ethernet@2 {
			compatible = "mxl,pdi-port";
			reg = <2>;
			phy-mode = "rgmii";
		};

	};

	lan3: interface@3 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <6>;
		mxl,dp-port-id = <6>;
		mxl,xgmac-id = <6>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan3_eth: ethernet@3 {
			compatible = "mxl,pdi-port";
			reg = <3>;
			phy-mode = "rgmii";
		};
	};

	lan4: interface@4 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <7>;
		mxl,dp-port-id = <7>;
		mxl,xgmac-id = <7>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan4_eth: ethernet@4 {
			compatible = "mxl,pdi-port";
			reg = <4>;
			phy-mode = "rgmii";
		};
	};

	lan5: interface@5 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <8>;
		mxl,dp-port-id = <8>;
		mxl,xgmac-id = <8>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		lan5_eth: ethernet@5 {
			compatible = "mxl,pdi-port";
			reg = <5>;
			phy-mode = "rgmii";
		};
	};

	lan6: interface@6 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		reg = <6>;
		intel,dp-dev-port = <9>;
		intel,dp-port-id = <9>;
		intel,xgmac-id = <9>;
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};

		lan6_eth: ethernet@6 {
			compatible = "mxl,pdi-port";
			reg = <6>;
			phy-mode = "rgmii";
		};
	};

	lan7: interface@7 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		reg = <7>;
		intel,dp-dev-port = <10>;
		intel,dp-port-id = <10>;
		intel,xgmac-id = <10>;
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};

		lan7_eth: ethernet@7 {
			compatible = "mxl,pdi-port";
			reg = <7>;
			phy-mode = "rgmii";
		};
	};

	wan0: interface@8 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,wan = <1>;
		mxl,dp-dev-port = <2>;
		mxl,dp-port-id = <2>;
		mxl,xgmac-id = <2>;
		phy-mode = "10gbase-kr";
		fixed-link {
			speed = <10000>;
			full-duplex;
			pause;
			asym-pause;
		};
		wan0_eth: ethernet@8 {
			compatible = "mxl,pdi-port";
			reg = <8>;
			phy-mode = "rgmii";
		};
	};
};

&vuni {
	status = "disabled";
	vani@0 {
	intel,extra-subif = <0>;
	};
};

&gsw {
	gsw_mac@0 {
		board_type = "haps";
	};
	gsw_mac@1 {
		board_type = "haps";
	};
	gsw_mac@2 {
		board_type = "haps";
	};
	gsw_mac@3 {
		board_type = "haps";
	};
	gsw_mac@4 {
		board_type = "haps";
	};
	gsw_mac@5 {
		board_type = "haps";
	};
	gsw_mac@6 {
		board_type = "haps";
	};
	gsw_mac@7 {
		board_type = "haps";
	};
	gsw_mac@8 {
		board_type = "haps";
	};
};

&adp {
	status = "disabled";
};

&epu {
	status = "disabled";
};

&gptc0 {
	status = "disabled";
};

&gptc1 {
	status = "disabled";
};

&gptc2 {
	status = "disabled";
};

&gptc3 {
	status = "disabled";
};

&toe {
	status = "disabled";
};

&toe_dma30 {
	status = "disabled";
};

&toe_dma31 {
	status = "disabled";
};

&dma3 {
	status = "disabled";
};

&mcpy {
	status = "disabled";
};

&crypto {
	status = "disabled";
};

&vpn {
	status = "disabled";
};

&pvt {
	status = "disabled";
};

&ppv4 {
	num-sessions = <64>;
	clock-frequency-mhz = <5>;
};

&soc {
	umt_test {
		compatible = "mxl,umt-test";
	};
};

