def tzcntq1 : instruction :=
  definst "tzcntq" $ do
    pattern fun (v_2585 : reg (bv 64)) (v_2586 : reg (bv 64)) => do
      v_4535 <- getRegister v_2585;
      v_4663 <- eval (mux (isBitSet v_4535 63) (expression.bv_nat 64 0) (mux (isBitSet v_4535 62) (expression.bv_nat 64 1) (mux (isBitSet v_4535 61) (expression.bv_nat 64 2) (mux (isBitSet v_4535 60) (expression.bv_nat 64 3) (mux (isBitSet v_4535 59) (expression.bv_nat 64 4) (mux (isBitSet v_4535 58) (expression.bv_nat 64 5) (mux (isBitSet v_4535 57) (expression.bv_nat 64 6) (mux (isBitSet v_4535 56) (expression.bv_nat 64 7) (mux (isBitSet v_4535 55) (expression.bv_nat 64 8) (mux (isBitSet v_4535 54) (expression.bv_nat 64 9) (mux (isBitSet v_4535 53) (expression.bv_nat 64 10) (mux (isBitSet v_4535 52) (expression.bv_nat 64 11) (mux (isBitSet v_4535 51) (expression.bv_nat 64 12) (mux (isBitSet v_4535 50) (expression.bv_nat 64 13) (mux (isBitSet v_4535 49) (expression.bv_nat 64 14) (mux (isBitSet v_4535 48) (expression.bv_nat 64 15) (mux (isBitSet v_4535 47) (expression.bv_nat 64 16) (mux (isBitSet v_4535 46) (expression.bv_nat 64 17) (mux (isBitSet v_4535 45) (expression.bv_nat 64 18) (mux (isBitSet v_4535 44) (expression.bv_nat 64 19) (mux (isBitSet v_4535 43) (expression.bv_nat 64 20) (mux (isBitSet v_4535 42) (expression.bv_nat 64 21) (mux (isBitSet v_4535 41) (expression.bv_nat 64 22) (mux (isBitSet v_4535 40) (expression.bv_nat 64 23) (mux (isBitSet v_4535 39) (expression.bv_nat 64 24) (mux (isBitSet v_4535 38) (expression.bv_nat 64 25) (mux (isBitSet v_4535 37) (expression.bv_nat 64 26) (mux (isBitSet v_4535 36) (expression.bv_nat 64 27) (mux (isBitSet v_4535 35) (expression.bv_nat 64 28) (mux (isBitSet v_4535 34) (expression.bv_nat 64 29) (mux (isBitSet v_4535 33) (expression.bv_nat 64 30) (mux (isBitSet v_4535 32) (expression.bv_nat 64 31) (mux (isBitSet v_4535 31) (expression.bv_nat 64 32) (mux (isBitSet v_4535 30) (expression.bv_nat 64 33) (mux (isBitSet v_4535 29) (expression.bv_nat 64 34) (mux (isBitSet v_4535 28) (expression.bv_nat 64 35) (mux (isBitSet v_4535 27) (expression.bv_nat 64 36) (mux (isBitSet v_4535 26) (expression.bv_nat 64 37) (mux (isBitSet v_4535 25) (expression.bv_nat 64 38) (mux (isBitSet v_4535 24) (expression.bv_nat 64 39) (mux (isBitSet v_4535 23) (expression.bv_nat 64 40) (mux (isBitSet v_4535 22) (expression.bv_nat 64 41) (mux (isBitSet v_4535 21) (expression.bv_nat 64 42) (mux (isBitSet v_4535 20) (expression.bv_nat 64 43) (mux (isBitSet v_4535 19) (expression.bv_nat 64 44) (mux (isBitSet v_4535 18) (expression.bv_nat 64 45) (mux (isBitSet v_4535 17) (expression.bv_nat 64 46) (mux (isBitSet v_4535 16) (expression.bv_nat 64 47) (mux (isBitSet v_4535 15) (expression.bv_nat 64 48) (mux (isBitSet v_4535 14) (expression.bv_nat 64 49) (mux (isBitSet v_4535 13) (expression.bv_nat 64 50) (mux (isBitSet v_4535 12) (expression.bv_nat 64 51) (mux (isBitSet v_4535 11) (expression.bv_nat 64 52) (mux (isBitSet v_4535 10) (expression.bv_nat 64 53) (mux (isBitSet v_4535 9) (expression.bv_nat 64 54) (mux (isBitSet v_4535 8) (expression.bv_nat 64 55) (mux (isBitSet v_4535 7) (expression.bv_nat 64 56) (mux (isBitSet v_4535 6) (expression.bv_nat 64 57) (mux (isBitSet v_4535 5) (expression.bv_nat 64 58) (mux (isBitSet v_4535 4) (expression.bv_nat 64 59) (mux (isBitSet v_4535 3) (expression.bv_nat 64 60) (mux (isBitSet v_4535 2) (expression.bv_nat 64 61) (mux (isBitSet v_4535 1) (expression.bv_nat 64 62) (mux (isBitSet v_4535 0) (expression.bv_nat 64 63) (expression.bv_nat 64 64)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
      setRegister (lhs.of_reg v_2586) v_4663;
      setRegister af undef;
      setRegister cf (eq v_4663 (expression.bv_nat 64 64));
      setRegister of undef;
      setRegister pf undef;
      setRegister sf undef;
      setRegister zf (zeroFlag v_4663);
      pure ()
    pat_end;
    pattern fun (v_2581 : Mem) (v_2582 : reg (bv 64)) => do
      v_8871 <- evaluateAddress v_2581;
      v_8872 <- load v_8871 8;
      v_9000 <- eval (mux (isBitSet v_8872 63) (expression.bv_nat 64 0) (mux (isBitSet v_8872 62) (expression.bv_nat 64 1) (mux (isBitSet v_8872 61) (expression.bv_nat 64 2) (mux (isBitSet v_8872 60) (expression.bv_nat 64 3) (mux (isBitSet v_8872 59) (expression.bv_nat 64 4) (mux (isBitSet v_8872 58) (expression.bv_nat 64 5) (mux (isBitSet v_8872 57) (expression.bv_nat 64 6) (mux (isBitSet v_8872 56) (expression.bv_nat 64 7) (mux (isBitSet v_8872 55) (expression.bv_nat 64 8) (mux (isBitSet v_8872 54) (expression.bv_nat 64 9) (mux (isBitSet v_8872 53) (expression.bv_nat 64 10) (mux (isBitSet v_8872 52) (expression.bv_nat 64 11) (mux (isBitSet v_8872 51) (expression.bv_nat 64 12) (mux (isBitSet v_8872 50) (expression.bv_nat 64 13) (mux (isBitSet v_8872 49) (expression.bv_nat 64 14) (mux (isBitSet v_8872 48) (expression.bv_nat 64 15) (mux (isBitSet v_8872 47) (expression.bv_nat 64 16) (mux (isBitSet v_8872 46) (expression.bv_nat 64 17) (mux (isBitSet v_8872 45) (expression.bv_nat 64 18) (mux (isBitSet v_8872 44) (expression.bv_nat 64 19) (mux (isBitSet v_8872 43) (expression.bv_nat 64 20) (mux (isBitSet v_8872 42) (expression.bv_nat 64 21) (mux (isBitSet v_8872 41) (expression.bv_nat 64 22) (mux (isBitSet v_8872 40) (expression.bv_nat 64 23) (mux (isBitSet v_8872 39) (expression.bv_nat 64 24) (mux (isBitSet v_8872 38) (expression.bv_nat 64 25) (mux (isBitSet v_8872 37) (expression.bv_nat 64 26) (mux (isBitSet v_8872 36) (expression.bv_nat 64 27) (mux (isBitSet v_8872 35) (expression.bv_nat 64 28) (mux (isBitSet v_8872 34) (expression.bv_nat 64 29) (mux (isBitSet v_8872 33) (expression.bv_nat 64 30) (mux (isBitSet v_8872 32) (expression.bv_nat 64 31) (mux (isBitSet v_8872 31) (expression.bv_nat 64 32) (mux (isBitSet v_8872 30) (expression.bv_nat 64 33) (mux (isBitSet v_8872 29) (expression.bv_nat 64 34) (mux (isBitSet v_8872 28) (expression.bv_nat 64 35) (mux (isBitSet v_8872 27) (expression.bv_nat 64 36) (mux (isBitSet v_8872 26) (expression.bv_nat 64 37) (mux (isBitSet v_8872 25) (expression.bv_nat 64 38) (mux (isBitSet v_8872 24) (expression.bv_nat 64 39) (mux (isBitSet v_8872 23) (expression.bv_nat 64 40) (mux (isBitSet v_8872 22) (expression.bv_nat 64 41) (mux (isBitSet v_8872 21) (expression.bv_nat 64 42) (mux (isBitSet v_8872 20) (expression.bv_nat 64 43) (mux (isBitSet v_8872 19) (expression.bv_nat 64 44) (mux (isBitSet v_8872 18) (expression.bv_nat 64 45) (mux (isBitSet v_8872 17) (expression.bv_nat 64 46) (mux (isBitSet v_8872 16) (expression.bv_nat 64 47) (mux (isBitSet v_8872 15) (expression.bv_nat 64 48) (mux (isBitSet v_8872 14) (expression.bv_nat 64 49) (mux (isBitSet v_8872 13) (expression.bv_nat 64 50) (mux (isBitSet v_8872 12) (expression.bv_nat 64 51) (mux (isBitSet v_8872 11) (expression.bv_nat 64 52) (mux (isBitSet v_8872 10) (expression.bv_nat 64 53) (mux (isBitSet v_8872 9) (expression.bv_nat 64 54) (mux (isBitSet v_8872 8) (expression.bv_nat 64 55) (mux (isBitSet v_8872 7) (expression.bv_nat 64 56) (mux (isBitSet v_8872 6) (expression.bv_nat 64 57) (mux (isBitSet v_8872 5) (expression.bv_nat 64 58) (mux (isBitSet v_8872 4) (expression.bv_nat 64 59) (mux (isBitSet v_8872 3) (expression.bv_nat 64 60) (mux (isBitSet v_8872 2) (expression.bv_nat 64 61) (mux (isBitSet v_8872 1) (expression.bv_nat 64 62) (mux (isBitSet v_8872 0) (expression.bv_nat 64 63) (expression.bv_nat 64 64)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
      setRegister (lhs.of_reg v_2582) v_9000;
      setRegister af undef;
      setRegister cf (eq v_9000 (expression.bv_nat 64 64));
      setRegister of undef;
      setRegister pf undef;
      setRegister sf undef;
      setRegister zf (zeroFlag v_9000);
      pure ()
    pat_end
