

================================================================
== Vitis HLS Report for 'fir_n11_strm_Pipeline_XFER_LOOP'
================================================================
* Date:           Tue Oct  3 13:58:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_FIR_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        15|         11|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 18 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_9, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmOutput_V_dest_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_user_V, i4 %pstrmOutput_V_strb_V, i4 %pstrmOutput_V_keep_V, i32 %pstrmOutput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmInput_V_dest_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_user_V, i4 %pstrmInput_V_strb_V, i4 %pstrmInput_V_keep_V, i32 %pstrmInput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln20"   --->   Operation 23 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n32XferCnt_load = load i31 %n32XferCnt"   --->   Operation 26 'load' 'n32XferCnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 27 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp_ult  i31 %n32XferCnt_load, i31 %zext_ln20_read" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub, void %SHIFT_ACC_LOOP.split" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 29 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 30 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 31 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 32 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 33 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 0" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 34 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 35 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 36 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 37 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 38 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 39 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 40 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 41 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 42 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 43 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 44 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 45 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 46 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 47 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 48 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.52ns)   --->   "%n32XferCnt_1 = add i31 %n32XferCnt_load, i31 1"   --->   Operation 49 'add' 'n32XferCnt_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V"   --->   Operation 50 'read' 'empty' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 51 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 52 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 53 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 54 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 55 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 56 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 57 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 58 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 59 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 59 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 60 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %tmp_data_V, i32 %an32ShiftReg_0" [hls_FIR_stream/FIR.cpp:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 62 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %tmp_last_V, void %for.inc20, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub"   --->   Operation 63 'br' 'br_ln293' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln22 = store i31 %n32XferCnt_1, i31 %n32XferCnt" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln22 = br void %SHIFT_ACC_LOOP" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 65 'br' 'br_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 66 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 67 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 68 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 69 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 70 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 72 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 73 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 74 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 75 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 76 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 78 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 79 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 80 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 80 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_9, i32 %mul_ln35_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 81 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, i32 %mul_ln35_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 82 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 83 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 84 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 85 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 86 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 87 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 88 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 89 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 89 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 90 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 91 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 92 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 93 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 94 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 95 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 96 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 97 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (2.32ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 98 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 99 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 100 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 101 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 102 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 103 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 104 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_3, i32 %mul_ln35_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 105 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, i32 %mul_ln35_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 106 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 107 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/2] (2.32ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 109 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 110 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 110 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [2/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 112 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 113 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 114 [2/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 114 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 115 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 116 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 116 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 117 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 118 [1/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 118 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 119 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln35_4 = add i32 %mul_ln35_6, i32 %mul_ln35_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 120 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, i32 %mul_ln35_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 121 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, i32 %add_ln35_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 122 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 123 [1/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 123 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.92>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_FIR_stream/FIR.cpp:17]   --->   Operation 124 'specloopname' 'specloopname_ln17' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %mul_ln35_1, i32 %mul_ln35" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 125 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, i32 %add_ln35" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 126 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 127 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_9 = add i32 %add_ln35_8, i32 %add_ln35_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 127 'add' 'add_ln35_9' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %add_ln35_9, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 128 'write' 'write_ln304' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (tmp_last_V) | (!icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.47ns
The critical path consists of the following:
	'alloca' operation ('n32XferCnt') [27]  (0 ns)
	'load' operation ('n32XferCnt_load') on local variable 'n32XferCnt' [36]  (0 ns)
	'icmp' operation ('icmp_ln22', hls_FIR_stream/FIR.cpp:22) [49]  (2.47 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_8', hls_FIR_stream/FIR.cpp:35) on array 'an32Coef' [95]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_1_load', hls_FIR_stream/FIR.cpp:32) on static variable 'an32ShiftReg_1' [93]  (0 ns)
	'mul' operation ('mul_ln35_8', hls_FIR_stream/FIR.cpp:35) [96]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_8', hls_FIR_stream/FIR.cpp:35) [96]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_9', hls_FIR_stream/FIR.cpp:35) [100]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_7_load', hls_FIR_stream/FIR.cpp:32) on static variable 'an32ShiftReg_7' [69]  (0 ns)
	'mul' operation ('mul_ln35_2', hls_FIR_stream/FIR.cpp:35) [72]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_2', hls_FIR_stream/FIR.cpp:35) [72]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_3', hls_FIR_stream/FIR.cpp:35) [76]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_4', hls_FIR_stream/FIR.cpp:35) [80]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_5', hls_FIR_stream/FIR.cpp:35) [84]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_6', hls_FIR_stream/FIR.cpp:35) [88]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_9_load', hls_FIR_stream/FIR.cpp:32) on static variable 'an32ShiftReg_9' [62]  (0 ns)
	'mul' operation ('mul_ln35', hls_FIR_stream/FIR.cpp:35) [64]  (6.91 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln35_4', hls_FIR_stream/FIR.cpp:35) [108]  (2.55 ns)
	'add' operation ('add_ln35_5', hls_FIR_stream/FIR.cpp:35) [109]  (0 ns)
	'add' operation ('add_ln35_8', hls_FIR_stream/FIR.cpp:35) [112]  (4.37 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_1', hls_FIR_stream/FIR.cpp:35) [68]  (6.91 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln35', hls_FIR_stream/FIR.cpp:35) [104]  (2.55 ns)
	'add' operation ('add_ln35_3', hls_FIR_stream/FIR.cpp:35) [107]  (0 ns)
	'add' operation ('add_ln35_9', hls_FIR_stream/FIR.cpp:35) [113]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
