INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/Butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/DelayBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/FFT1024_32B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/SdfUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SdfUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sources_1/imports/verilog/Twiddle1024_32B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twiddle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/r22sdf/r22sdf.srcs/sim_1/imports/fft_128_tc/TB128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
