Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:55:33 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[1]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[1]/QN (DFF_X2)                             0.3809     0.3809 f
  U726/ZN (INV_X8)                                      0.1799     0.5608 r
  U721/ZN (XNOR2_X2)                                    0.3253     0.8861 r
  U751/ZN (XNOR2_X1)                                    0.3497     1.2357 r
  U1114/ZN (XNOR2_X1)                                   0.4041     1.6398 r
  U682/ZN (INV_X2)                                      0.0764     1.7162 f
  U681/ZN (NAND2_X1)                                    0.1752     1.8914 r
  U680/ZN (NAND2_X2)                                    0.0819     1.9733 f
  U677/ZN (NAND2_X2)                                    0.0829     2.0563 r
  U736/ZN (NAND2_X2)                                    0.0591     2.1154 f
  U1133/ZN (NAND2_X2)                                   0.0805     2.1959 r
  dut_sram_write_data_reg[3]/D (DFF_X2)                 0.0000     2.1959 r
  data arrival time                                                2.1959

  clock clk (rise edge)                                 2.4320     2.4320
  clock network delay (ideal)                           0.0000     2.4320
  clock uncertainty                                    -0.0500     2.3820
  dut_sram_write_data_reg[3]/CK (DFF_X2)                0.0000     2.3820 r
  library setup time                                   -0.1846     2.1974
  data required time                                               2.1974
  --------------------------------------------------------------------------
  data required time                                               2.1974
  data arrival time                                               -2.1959
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0015


1
