

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Fri Dec  4 16:59:01 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      3.51|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    5|  16789505|    5|  16789505|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    4|  16789504| 4 ~ 4099 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    2|      4097|         3|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	2  / (!tmp_7)
	4  / (tmp_7)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: pixel_in_val [1/1] 0.00ns
entry:0  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

ST_1: empty_116 [1/1] 0.00ns
entry:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123) ; <i32> [#uses=0]

ST_1: empty_117 [1/1] 0.00ns
entry:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120) ; <i32> [#uses=0]

ST_1: empty_118 [1/1] 0.00ns
entry:4  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:5  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:6  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i4_cast [1/1] 0.00ns
entry:7  %retval_i4_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:8  %op2_assign = add i13 %retval_i4_cast, 1        ; <i13> [#uses=1]

ST_1: retval_i_cast [1/1] 0.00ns
entry:9  %retval_i_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
entry:10  %op2_assign_3 = add i13 %retval_i_cast, 1       ; <i13> [#uses=1]

ST_1: stg_17 [1/1] 1.39ns
entry:11  store i8 0, i8* %pixel_in_val

ST_1: stg_18 [1/1] 1.39ns
entry:12  br label %bb35


 <State 2>: 2.18ns
ST_2: t_V_5 [1/1] 0.00ns
bb35:0  %t_V_5 = phi i12 [ 0, %entry ], [ %i_V, %bb25 ] ; <i12> [#uses=4]

ST_2: tmp_cast [1/1] 0.00ns
bb35:1  %tmp_cast = zext i12 %t_V_5 to i13              ; <i13> [#uses=1]

ST_2: tmp_s [1/1] 2.18ns
bb35:2  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_22 [1/1] 0.00ns
bb35:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb35:4  %i_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_2: stg_24 [1/1] 0.00ns
bb35:5  br i1 %tmp_s, label %bb25.preheader, label %bb36

ST_2: not [1/1] 2.14ns
bb25.preheader:0  %not = icmp ult i12 %t_V_5, %src_rows_V_read_2  ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb25.preheader:1  %notrhs = icmp ne i12 %t_V_5, 0                 ; <i1> [#uses=1]

ST_2: stg_27 [1/1] 1.39ns
bb25.preheader:2  br label %bb25

ST_2: stg_28 [1/1] 0.00ns
bb36:0  ret void


 <State 3>: 3.51ns
ST_3: t_V [1/1] 0.00ns
bb25:0  %t_V = phi i12 [ %j_V, %bb24 ], [ 0, %bb25.preheader ] ; <i12> [#uses=4]

ST_3: tmp_9_cast [1/1] 0.00ns
bb25:1  %tmp_9_cast = zext i12 %t_V to i13              ; <i13> [#uses=1]

ST_3: tmp_7 [1/1] 2.18ns
bb25:2  %tmp_7 = icmp ult i13 %tmp_9_cast, %op2_assign_3 ; <i1> [#uses=1]

ST_3: stg_32 [1/1] 0.00ns
bb25:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb25:4  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_34 [1/1] 0.00ns
bb25:5  br i1 %tmp_7, label %bb1, label %bb35

ST_3: not4 [1/1] 2.14ns
bb1:2  %not4 = icmp ult i12 %t_V, %src_cols_V_read_2   ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb1:3  %or_cond = and i1 %not, %not4                   ; <i1> [#uses=1]

ST_3: stg_37 [1/1] 0.00ns
bb1:4  br i1 %or_cond, label %bb9, label %bb10_ifconv

ST_3: notlhs [1/1] 2.14ns
bb10_ifconv:0  %notlhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb10_ifconv:1  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_40 [1/1] 0.00ns
bb10_ifconv:2  br i1 %not_or_cond, label %bb23, label %bb24


 <State 4>: 3.09ns
ST_4: tmp [1/1] 1.70ns
bb9:0  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_42 [1/1] 1.39ns
bb9:1  store i8 %tmp, i8* %pixel_in_val


 <State 5>: 1.70ns
ST_5: tmp_9 [1/1] 0.00ns
bb1:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str45) ; <i32> [#uses=1]

ST_5: stg_44 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_5: stg_45 [1/1] 0.00ns
bb9:2  br label %bb10_ifconv

ST_5: pixel_in_val_load [1/1] 0.00ns
bb23:0  %pixel_in_val_load = load i8* %pixel_in_val     ; <i8> [#uses=3]

ST_5: stg_47 [1/1] 1.70ns
bb23:1  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_in_val_load)

ST_5: stg_48 [1/1] 1.70ns
bb23:2  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %pixel_in_val_load)

ST_5: stg_49 [1/1] 1.70ns
bb23:3  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %pixel_in_val_load)

ST_5: stg_50 [1/1] 0.00ns
bb23:4  br label %bb24

ST_5: empty_119 [1/1] 0.00ns
bb24:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str45, i32 %tmp_9) ; <i32> [#uses=0]

ST_5: stg_52 [1/1] 0.00ns
bb24:1  br label %bb25



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x16e98b30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x164df470; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x164aead0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x16c70150; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x164b7000; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x164b7980; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixel_in_val      (alloca           ) [ 011111]
empty             (specfifo         ) [ 000000]
empty_116         (specfifo         ) [ 000000]
empty_117         (specfifo         ) [ 000000]
empty_118         (specfifo         ) [ 000000]
src_cols_V_read_2 (wireread         ) [ 001111]
src_rows_V_read_2 (wireread         ) [ 001111]
retval_i4_cast    (zext             ) [ 000000]
op2_assign        (add              ) [ 001111]
retval_i_cast     (zext             ) [ 000000]
op2_assign_3      (add              ) [ 001111]
stg_17            (store            ) [ 000000]
stg_18            (br               ) [ 011111]
t_V_5             (phi              ) [ 001000]
tmp_cast          (zext             ) [ 000000]
tmp_s             (icmp             ) [ 001111]
stg_22            (speclooptripcount) [ 000000]
i_V               (add              ) [ 011111]
stg_24            (br               ) [ 000000]
not               (icmp             ) [ 000111]
notrhs            (icmp             ) [ 000111]
stg_27            (br               ) [ 001111]
stg_28            (ret              ) [ 000000]
t_V               (phi              ) [ 000100]
tmp_9_cast        (zext             ) [ 000000]
tmp_7             (icmp             ) [ 001111]
stg_32            (speclooptripcount) [ 000000]
j_V               (add              ) [ 001111]
stg_34            (br               ) [ 011111]
not4              (icmp             ) [ 000000]
or_cond           (and              ) [ 000111]
stg_37            (br               ) [ 000000]
notlhs            (icmp             ) [ 000000]
not_or_cond       (and              ) [ 000111]
stg_40            (br               ) [ 000000]
tmp               (fiforead         ) [ 000000]
stg_42            (store            ) [ 000000]
tmp_9             (specregionbegin  ) [ 000000]
stg_44            (specpipeline     ) [ 000000]
stg_45            (br               ) [ 000000]
pixel_in_val_load (load             ) [ 000000]
stg_47            (fifowrite        ) [ 000000]
stg_48            (fifowrite        ) [ 000000]
stg_49            (fifowrite        ) [ 000000]
stg_50            (br               ) [ 000000]
empty_119         (specregionend    ) [ 000000]
stg_52            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="pixel_in_val_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_in_val/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="src_cols_V_read_2_wireread_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_rows_V_read_2_wireread_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fiforead_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="stg_47_fifowrite_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_47/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="stg_48_fifowrite_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_48/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="stg_49_fifowrite_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_49/5 "/>
</bind>
</comp>

<comp id="101" class="1005" name="t_V_5_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="1"/>
<pin id="103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_V_5_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_5/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="t_V_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="1"/>
<pin id="114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="t_V_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="retval_i4_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i4_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="op2_assign_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="retval_i_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="op2_assign_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="stg_17_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="13" slack="1"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="not_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="notrhs_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_9_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_7_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="2"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="not4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="2"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not4/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_cond_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="notlhs_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="not_or_cond_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stg_42_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="3"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pixel_in_val_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="4"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_in_val_load/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="pixel_in_val_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixel_in_val "/>
</bind>
</comp>

<comp id="229" class="1005" name="src_cols_V_read_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="2"/>
<pin id="231" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="src_rows_V_read_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="1"/>
<pin id="236" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="op2_assign_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="244" class="1005" name="op2_assign_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="2"/>
<pin id="246" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="not_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not "/>
</bind>
</comp>

<comp id="262" class="1005" name="notrhs_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_7_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="or_cond_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="280" class="1005" name="not_or_cond_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="68" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="105" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="105" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="105" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="105" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="116" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="116" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="116" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="116" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="74" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="225"><net_src comp="58" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="62" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="237"><net_src comp="68" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="242"><net_src comp="128" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="247"><net_src comp="138" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="255"><net_src comp="158" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="260"><net_src comp="164" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="265"><net_src comp="169" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="270"><net_src comp="179" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="184" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="279"><net_src comp="195" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="206" pin="2"/><net_sink comp="280" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: dst_data_stream_1_V | {5 }
	Port: dst_data_stream_2_V | {5 }
  - Chain level:
	State 1
		op2_assign : 1
		op2_assign_3 : 1
		stg_17 : 1
	State 2
		tmp_cast : 1
		tmp_s : 2
		i_V : 1
		stg_24 : 3
		not : 1
		notrhs : 1
	State 3
		tmp_9_cast : 1
		tmp_7 : 2
		j_V : 1
		stg_34 : 3
		not4 : 1
		or_cond : 2
		stg_37 : 2
		notlhs : 1
		not_or_cond : 2
		stg_40 : 2
	State 4
	State 5
		stg_47 : 1
		stg_48 : 1
		stg_49 : 1
		empty_119 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           tmp_s_fu_153           |    0    |    16   |
|          |            not_fu_164            |    0    |    14   |
|   icmp   |           notrhs_fu_169          |    0    |    14   |
|          |           tmp_7_fu_179           |    0    |    16   |
|          |            not4_fu_190           |    0    |    14   |
|          |           notlhs_fu_200          |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |         op2_assign_fu_128        |    0    |    12   |
|    add   |        op2_assign_3_fu_138       |    0    |    12   |
|          |            i_V_fu_158            |    0    |    12   |
|          |            j_V_fu_184            |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    and   |          or_cond_fu_195          |    0    |    2    |
|          |        not_or_cond_fu_206        |    0    |    2    |
|----------|----------------------------------|---------|---------|
| wireread | src_cols_V_read_2_wireread_fu_62 |    0    |    0    |
|          | src_rows_V_read_2_wireread_fu_68 |    0    |    0    |
|----------|----------------------------------|---------|---------|
| fiforead |        tmp_fiforead_fu_74        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      stg_47_fifowrite_fu_80      |    0    |    0    |
| fifowrite|      stg_48_fifowrite_fu_87      |    0    |    0    |
|          |      stg_49_fifowrite_fu_94      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       retval_i4_cast_fu_124      |    0    |    0    |
|   zext   |       retval_i_cast_fu_134       |    0    |    0    |
|          |          tmp_cast_fu_149         |    0    |    0    |
|          |         tmp_9_cast_fu_175        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   140   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_V_reg_252       |   12   |
|       j_V_reg_271       |   12   |
|   not_or_cond_reg_280   |    1   |
|       not_reg_257       |    1   |
|      notrhs_reg_262     |    1   |
|   op2_assign_3_reg_244  |   13   |
|    op2_assign_reg_239   |   13   |
|     or_cond_reg_276     |    1   |
|   pixel_in_val_reg_222  |    8   |
|src_cols_V_read_2_reg_229|   12   |
|src_rows_V_read_2_reg_234|   12   |
|      t_V_5_reg_101      |   12   |
|       t_V_reg_112       |   12   |
|      tmp_7_reg_267      |    1   |
+-------------------------+--------+
|          Total          |   111  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   140  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   111  |    -   |
+-----------+--------+--------+
|   Total   |   111  |   140  |
+-----------+--------+--------+
