// Seed: 3656264322
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output wor id_14,
    output wire id_15
);
  assign id_8 = id_7 == id_13 ? 1 : id_3;
  tri0 id_17;
  assign id_2  = 1;
  assign id_17 = 1;
  module_0(
      id_17, id_17, id_17
  );
  assign id_15 = 1;
endmodule
