
Nucleo_U575_TFT16bit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000932c  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009660  08009660  00019660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009668  08009668  00019668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800966c  0800966c  0001966c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000009  20000000  08009670  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006a4  2000000c  08009679  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200006b0  08009679  000206b0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00020009  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a396  00000000  00000000  0002003f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003102  00000000  00000000  0003a3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000012f0  00000000  00000000  0003d4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000011d8  00000000  00000000  0003e7c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003748c  00000000  00000000  0003f9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017f29  00000000  00000000  00076e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e4c3  00000000  00000000  0008ed55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001ed218  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000050b4  00000000  00000000  001ed268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	2000000c 	.word	0x2000000c
 8000250:	00000000 	.word	0x00000000
 8000254:	08009548 	.word	0x08009548

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	20000010 	.word	0x20000010
 8000270:	08009548 	.word	0x08009548

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b982 	b.w	8000590 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80002aa:	4604      	mov	r4, r0
 80002ac:	460f      	mov	r7, r1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d148      	bne.n	8000344 <__udivmoddi4+0xa0>
 80002b2:	428a      	cmp	r2, r1
 80002b4:	4694      	mov	ip, r2
 80002b6:	d961      	bls.n	800037c <__udivmoddi4+0xd8>
 80002b8:	fab2 f382 	clz	r3, r2
 80002bc:	b143      	cbz	r3, 80002d0 <__udivmoddi4+0x2c>
 80002be:	f1c3 0120 	rsb	r1, r3, #32
 80002c2:	409f      	lsls	r7, r3
 80002c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c8:	409c      	lsls	r4, r3
 80002ca:	fa20 f101 	lsr.w	r1, r0, r1
 80002ce:	430f      	orrs	r7, r1
 80002d0:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80002d4:	fa1f fe8c 	uxth.w	lr, ip
 80002d8:	0c22      	lsrs	r2, r4, #16
 80002da:	fbb7 f6f1 	udiv	r6, r7, r1
 80002de:	fb01 7716 	mls	r7, r1, r6, r7
 80002e2:	fb06 f00e 	mul.w	r0, r6, lr
 80002e6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ea:	4290      	cmp	r0, r2
 80002ec:	d908      	bls.n	8000300 <__udivmoddi4+0x5c>
 80002ee:	eb1c 0202 	adds.w	r2, ip, r2
 80002f2:	f106 37ff 	add.w	r7, r6, #4294967295
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0x5a>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f200 8137 	bhi.w	800056c <__udivmoddi4+0x2c8>
 80002fe:	463e      	mov	r6, r7
 8000300:	1a12      	subs	r2, r2, r0
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb2 f0f1 	udiv	r0, r2, r1
 8000308:	fb01 2210 	mls	r2, r1, r0, r2
 800030c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000310:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000314:	45a6      	cmp	lr, r4
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x86>
 8000318:	eb1c 0404 	adds.w	r4, ip, r4
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x84>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f200 811c 	bhi.w	8000560 <__udivmoddi4+0x2bc>
 8000328:	4610      	mov	r0, r2
 800032a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032e:	eba4 040e 	sub.w	r4, r4, lr
 8000332:	2600      	movs	r6, #0
 8000334:	b11d      	cbz	r5, 800033e <__udivmoddi4+0x9a>
 8000336:	40dc      	lsrs	r4, r3
 8000338:	2300      	movs	r3, #0
 800033a:	e9c5 4300 	strd	r4, r3, [r5]
 800033e:	4631      	mov	r1, r6
 8000340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000344:	428b      	cmp	r3, r1
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0xb8>
 8000348:	2d00      	cmp	r5, #0
 800034a:	f000 80fd 	beq.w	8000548 <__udivmoddi4+0x2a4>
 800034e:	2600      	movs	r6, #0
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	4630      	mov	r0, r6
 8000356:	4631      	mov	r1, r6
 8000358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800035c:	fab3 f683 	clz	r6, r3
 8000360:	2e00      	cmp	r6, #0
 8000362:	d14b      	bne.n	80003fc <__udivmoddi4+0x158>
 8000364:	428b      	cmp	r3, r1
 8000366:	f0c0 80f2 	bcc.w	800054e <__udivmoddi4+0x2aa>
 800036a:	4282      	cmp	r2, r0
 800036c:	f240 80ef 	bls.w	800054e <__udivmoddi4+0x2aa>
 8000370:	4630      	mov	r0, r6
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e3      	beq.n	800033e <__udivmoddi4+0x9a>
 8000376:	e9c5 4700 	strd	r4, r7, [r5]
 800037a:	e7e0      	b.n	800033e <__udivmoddi4+0x9a>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xdc>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f382 	clz	r3, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 809d 	bne.w	80004c4 <__udivmoddi4+0x220>
 800038a:	1a89      	subs	r1, r1, r2
 800038c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000390:	b297      	uxth	r7, r2
 8000392:	2601      	movs	r6, #1
 8000394:	0c20      	lsrs	r0, r4, #16
 8000396:	fbb1 f2fe 	udiv	r2, r1, lr
 800039a:	fb0e 1112 	mls	r1, lr, r2, r1
 800039e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a2:	fb07 f002 	mul.w	r0, r7, r2
 80003a6:	4288      	cmp	r0, r1
 80003a8:	d90f      	bls.n	80003ca <__udivmoddi4+0x126>
 80003aa:	eb1c 0101 	adds.w	r1, ip, r1
 80003ae:	f102 38ff 	add.w	r8, r2, #4294967295
 80003b2:	bf2c      	ite	cs
 80003b4:	f04f 0901 	movcs.w	r9, #1
 80003b8:	f04f 0900 	movcc.w	r9, #0
 80003bc:	4288      	cmp	r0, r1
 80003be:	d903      	bls.n	80003c8 <__udivmoddi4+0x124>
 80003c0:	f1b9 0f00 	cmp.w	r9, #0
 80003c4:	f000 80cf 	beq.w	8000566 <__udivmoddi4+0x2c2>
 80003c8:	4642      	mov	r2, r8
 80003ca:	1a09      	subs	r1, r1, r0
 80003cc:	b2a4      	uxth	r4, r4
 80003ce:	fbb1 f0fe 	udiv	r0, r1, lr
 80003d2:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d6:	fb00 f707 	mul.w	r7, r0, r7
 80003da:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003de:	42a7      	cmp	r7, r4
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x150>
 80003e2:	eb1c 0404 	adds.w	r4, ip, r4
 80003e6:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x14e>
 80003ec:	42a7      	cmp	r7, r4
 80003ee:	f200 80b4 	bhi.w	800055a <__udivmoddi4+0x2b6>
 80003f2:	4608      	mov	r0, r1
 80003f4:	1be4      	subs	r4, r4, r7
 80003f6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003fa:	e79b      	b.n	8000334 <__udivmoddi4+0x90>
 80003fc:	f1c6 0720 	rsb	r7, r6, #32
 8000400:	40b3      	lsls	r3, r6
 8000402:	fa01 f406 	lsl.w	r4, r1, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	40f9      	lsrs	r1, r7
 800040c:	40b2      	lsls	r2, r6
 800040e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000412:	fa20 f307 	lsr.w	r3, r0, r7
 8000416:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041a:	431c      	orrs	r4, r3
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fa00 f306 	lsl.w	r3, r0, r6
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f8f9 	udiv	r8, r1, r9
 800042a:	fb09 1118 	mls	r1, r9, r8, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb08 f00e 	mul.w	r0, r8, lr
 8000436:	4288      	cmp	r0, r1
 8000438:	d90f      	bls.n	800045a <__udivmoddi4+0x1b6>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000442:	bf2c      	ite	cs
 8000444:	f04f 0b01 	movcs.w	fp, #1
 8000448:	f04f 0b00 	movcc.w	fp, #0
 800044c:	4288      	cmp	r0, r1
 800044e:	d903      	bls.n	8000458 <__udivmoddi4+0x1b4>
 8000450:	f1bb 0f00 	cmp.w	fp, #0
 8000454:	f000 808d 	beq.w	8000572 <__udivmoddi4+0x2ce>
 8000458:	46d0      	mov	r8, sl
 800045a:	1a09      	subs	r1, r1, r0
 800045c:	b2a4      	uxth	r4, r4
 800045e:	fbb1 f0f9 	udiv	r0, r1, r9
 8000462:	fb09 1110 	mls	r1, r9, r0, r1
 8000466:	fb00 fe0e 	mul.w	lr, r0, lr
 800046a:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1de>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 34ff 	add.w	r4, r0, #4294967295
 800047a:	d201      	bcs.n	8000480 <__udivmoddi4+0x1dc>
 800047c:	458e      	cmp	lr, r1
 800047e:	d87f      	bhi.n	8000580 <__udivmoddi4+0x2dc>
 8000480:	4620      	mov	r0, r4
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	eba1 010e 	sub.w	r1, r1, lr
 800048a:	fba0 9802 	umull	r9, r8, r0, r2
 800048e:	4541      	cmp	r1, r8
 8000490:	464c      	mov	r4, r9
 8000492:	46c6      	mov	lr, r8
 8000494:	d302      	bcc.n	800049c <__udivmoddi4+0x1f8>
 8000496:	d106      	bne.n	80004a6 <__udivmoddi4+0x202>
 8000498:	454b      	cmp	r3, r9
 800049a:	d204      	bcs.n	80004a6 <__udivmoddi4+0x202>
 800049c:	3801      	subs	r0, #1
 800049e:	ebb9 0402 	subs.w	r4, r9, r2
 80004a2:	eb68 0e0c 	sbc.w	lr, r8, ip
 80004a6:	2d00      	cmp	r5, #0
 80004a8:	d070      	beq.n	800058c <__udivmoddi4+0x2e8>
 80004aa:	1b1a      	subs	r2, r3, r4
 80004ac:	eb61 010e 	sbc.w	r1, r1, lr
 80004b0:	fa22 f306 	lsr.w	r3, r2, r6
 80004b4:	fa01 f707 	lsl.w	r7, r1, r7
 80004b8:	40f1      	lsrs	r1, r6
 80004ba:	2600      	movs	r6, #0
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	e73c      	b.n	800033e <__udivmoddi4+0x9a>
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	f1c3 0020 	rsb	r0, r3, #32
 80004cc:	fa01 f203 	lsl.w	r2, r1, r3
 80004d0:	fa21 f600 	lsr.w	r6, r1, r0
 80004d4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004d8:	fa24 f100 	lsr.w	r1, r4, r0
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	409c      	lsls	r4, r3
 80004e2:	4311      	orrs	r1, r2
 80004e4:	fbb6 f0fe 	udiv	r0, r6, lr
 80004e8:	0c0a      	lsrs	r2, r1, #16
 80004ea:	fb0e 6610 	mls	r6, lr, r0, r6
 80004ee:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80004f2:	fb00 f607 	mul.w	r6, r0, r7
 80004f6:	4296      	cmp	r6, r2
 80004f8:	d90e      	bls.n	8000518 <__udivmoddi4+0x274>
 80004fa:	eb1c 0202 	adds.w	r2, ip, r2
 80004fe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000502:	bf2c      	ite	cs
 8000504:	f04f 0901 	movcs.w	r9, #1
 8000508:	f04f 0900 	movcc.w	r9, #0
 800050c:	4296      	cmp	r6, r2
 800050e:	d902      	bls.n	8000516 <__udivmoddi4+0x272>
 8000510:	f1b9 0f00 	cmp.w	r9, #0
 8000514:	d031      	beq.n	800057a <__udivmoddi4+0x2d6>
 8000516:	4640      	mov	r0, r8
 8000518:	1b92      	subs	r2, r2, r6
 800051a:	b289      	uxth	r1, r1
 800051c:	fbb2 f6fe 	udiv	r6, r2, lr
 8000520:	fb0e 2216 	mls	r2, lr, r6, r2
 8000524:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000528:	fb06 f207 	mul.w	r2, r6, r7
 800052c:	428a      	cmp	r2, r1
 800052e:	d907      	bls.n	8000540 <__udivmoddi4+0x29c>
 8000530:	eb1c 0101 	adds.w	r1, ip, r1
 8000534:	f106 38ff 	add.w	r8, r6, #4294967295
 8000538:	d201      	bcs.n	800053e <__udivmoddi4+0x29a>
 800053a:	428a      	cmp	r2, r1
 800053c:	d823      	bhi.n	8000586 <__udivmoddi4+0x2e2>
 800053e:	4646      	mov	r6, r8
 8000540:	1a89      	subs	r1, r1, r2
 8000542:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000546:	e725      	b.n	8000394 <__udivmoddi4+0xf0>
 8000548:	462e      	mov	r6, r5
 800054a:	4628      	mov	r0, r5
 800054c:	e6f7      	b.n	800033e <__udivmoddi4+0x9a>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb61 0303 	sbc.w	r3, r1, r3
 8000554:	2001      	movs	r0, #1
 8000556:	461f      	mov	r7, r3
 8000558:	e70b      	b.n	8000372 <__udivmoddi4+0xce>
 800055a:	4464      	add	r4, ip
 800055c:	3802      	subs	r0, #2
 800055e:	e749      	b.n	80003f4 <__udivmoddi4+0x150>
 8000560:	4464      	add	r4, ip
 8000562:	3802      	subs	r0, #2
 8000564:	e6e1      	b.n	800032a <__udivmoddi4+0x86>
 8000566:	3a02      	subs	r2, #2
 8000568:	4461      	add	r1, ip
 800056a:	e72e      	b.n	80003ca <__udivmoddi4+0x126>
 800056c:	3e02      	subs	r6, #2
 800056e:	4462      	add	r2, ip
 8000570:	e6c6      	b.n	8000300 <__udivmoddi4+0x5c>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	e76f      	b.n	800045a <__udivmoddi4+0x1b6>
 800057a:	3802      	subs	r0, #2
 800057c:	4462      	add	r2, ip
 800057e:	e7cb      	b.n	8000518 <__udivmoddi4+0x274>
 8000580:	3802      	subs	r0, #2
 8000582:	4461      	add	r1, ip
 8000584:	e77d      	b.n	8000482 <__udivmoddi4+0x1de>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	e7d9      	b.n	8000540 <__udivmoddi4+0x29c>
 800058c:	462e      	mov	r6, r5
 800058e:	e6d6      	b.n	800033e <__udivmoddi4+0x9a>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <FMCSRAMInit>:

	// set to the maximum of the two
	timing->AddressSetupTime = (addset1 > addset2) ? addset1 : addset2;
}

void FMCSRAMInit(ExternalSRAMSpecStruct * sramSpec, uint8_t bank) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b0a0      	sub	sp, #128	; 0x80
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	70fb      	strb	r3, [r7, #3]
	/* FMC configuration */
	SRAM_HandleTypeDef sram;
	FMC_NORSRAM_TimingTypeDef timing = {0};
 80005a0:	f107 0308 	add.w	r3, r7, #8
 80005a4:	2220      	movs	r2, #32
 80005a6:	2100      	movs	r1, #0
 80005a8:	4618      	mov	r0, r3
 80005aa:	f008 ffc5 	bl	8009538 <memset>

	sram.Instance = FMC_NORSRAM_DEVICE;
 80005ae:	4b2a      	ldr	r3, [pc, #168]	; (8000658 <FMCSRAMInit+0xc4>)
 80005b0:	62bb      	str	r3, [r7, #40]	; 0x28
	sram.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80005b2:	4b2a      	ldr	r3, [pc, #168]	; (800065c <FMCSRAMInit+0xc8>)
 80005b4:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (bank==1) {
 80005b6:	78fb      	ldrb	r3, [r7, #3]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d102      	bne.n	80005c2 <FMCSRAMInit+0x2e>
		sram.Init.NSBank = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	633b      	str	r3, [r7, #48]	; 0x30
 80005c0:	e005      	b.n	80005ce <FMCSRAMInit+0x3a>
	} else {
		sram.Init.NSBank = 1 << (bank-1);
 80005c2:	78fb      	ldrb	r3, [r7, #3]
 80005c4:	3b01      	subs	r3, #1
 80005c6:	2201      	movs	r2, #1
 80005c8:	fa02 f303 	lsl.w	r3, r2, r3
 80005cc:	633b      	str	r3, [r7, #48]	; 0x30
	}

	if (sramSpec -> dataSize == 8) {
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b08      	cmp	r3, #8
 80005d4:	d102      	bne.n	80005dc <FMCSRAMInit+0x48>
		sram.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_8;
 80005d6:	2300      	movs	r3, #0
 80005d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80005da:	e008      	b.n	80005ee <FMCSRAMInit+0x5a>
	} else if (sramSpec -> dataSize == 16) {
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b10      	cmp	r3, #16
 80005e2:	d102      	bne.n	80005ea <FMCSRAMInit+0x56>
		sram.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80005e4:	2310      	movs	r3, #16
 80005e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80005e8:	e001      	b.n	80005ee <FMCSRAMInit+0x5a>
	} else {
		sram.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_32;
 80005ea:	2320      	movs	r3, #32
 80005ec:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	sram.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80005ee:	2300      	movs	r3, #0
 80005f0:	637b      	str	r3, [r7, #52]	; 0x34
	sram.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80005f2:	2300      	movs	r3, #0
 80005f4:	63bb      	str	r3, [r7, #56]	; 0x38
	sram.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80005f6:	2300      	movs	r3, #0
 80005f8:	643b      	str	r3, [r7, #64]	; 0x40
	sram.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80005fa:	2300      	movs	r3, #0
 80005fc:	647b      	str	r3, [r7, #68]	; 0x44
	sram.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80005fe:	2300      	movs	r3, #0
 8000600:	64bb      	str	r3, [r7, #72]	; 0x48
	sram.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000606:	64fb      	str	r3, [r7, #76]	; 0x4c
	sram.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000608:	2300      	movs	r3, #0
 800060a:	653b      	str	r3, [r7, #80]	; 0x50
	sram.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800060c:	2300      	movs	r3, #0
 800060e:	657b      	str	r3, [r7, #84]	; 0x54
	sram.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000610:	2300      	movs	r3, #0
 8000612:	65bb      	str	r3, [r7, #88]	; 0x58
	sram.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000614:	2300      	movs	r3, #0
 8000616:	65fb      	str	r3, [r7, #92]	; 0x5c
	sram.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000618:	2300      	movs	r3, #0
 800061a:	663b      	str	r3, [r7, #96]	; 0x60
	sram.Init.WriteFifo = FMC_WRITE_FIFO_DISABLE;
 800061c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000620:	667b      	str	r3, [r7, #100]	; 0x64
	sram.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000622:	2300      	movs	r3, #0
 8000624:	66bb      	str	r3, [r7, #104]	; 0x68

	/* Timing */
	timing.BusTurnAroundDuration = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	61bb      	str	r3, [r7, #24]
	timing.AccessMode = FMC_ACCESS_MODE_A;
 800062a:	2300      	movs	r3, #0
 800062c:	627b      	str	r3, [r7, #36]	; 0x24

	timing.AddressSetupTime = 6; //MAX_ADDSET_TIME;
 800062e:	2306      	movs	r3, #6
 8000630:	60bb      	str	r3, [r7, #8]
	timing.DataSetupTime = 6;//MAX_DATAST_TIME;
 8000632:	2306      	movs	r3, #6
 8000634:	613b      	str	r3, [r7, #16]

	//FMCComputeAddsetDatast(sramSpec, &timing);

	if (HAL_SRAM_Init(&sram, &timing, NULL) != HAL_OK)
 8000636:	f107 0108 	add.w	r1, r7, #8
 800063a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800063e:	2200      	movs	r2, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f007 f959 	bl	80078f8 <HAL_SRAM_Init>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <FMCSRAMInit+0xbc>
	{
		FMC_Error_Handler( );
 800064c:	f000 f808 	bl	8000660 <FMC_Error_Handler>
	}

#if MEM_SWAPPING
	HAL_EnableFMCMemorySwapping();
#endif
}
 8000650:	bf00      	nop
 8000652:	3780      	adds	r7, #128	; 0x80
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	420d0400 	.word	0x420d0400
 800065c:	420d0504 	.word	0x420d0504

08000660 <FMC_Error_Handler>:

void FMC_Error_Handler() {
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0

}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
	...

08000670 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <LL_AHB2_GRP1_EnableClock+0x34>)
 800067a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800067e:	4909      	ldr	r1, [pc, #36]	; (80006a4 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4313      	orrs	r3, r2
 8000684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <LL_AHB2_GRP1_EnableClock+0x34>)
 800068a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4013      	ands	r3, r2
 8000692:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000694:	68fb      	ldr	r3, [r7, #12]
}
 8000696:	bf00      	nop
 8000698:	3714      	adds	r7, #20
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	46020c00 	.word	0x46020c00

080006a8 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80006b0:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <LL_APB1_GRP2_EnableClock+0x34>)
 80006b2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80006b6:	4909      	ldr	r1, [pc, #36]	; (80006dc <LL_APB1_GRP2_EnableClock+0x34>)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <LL_APB1_GRP2_EnableClock+0x34>)
 80006c2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4013      	ands	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006cc:	68fb      	ldr	r3, [r7, #12]
}
 80006ce:	bf00      	nop
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	46020c00 	.word	0x46020c00

080006e0 <ST7789V_SEND_COMMAND>:
#define ST7789V_Ax          18
//#define ST7789V_SEND_COMMAND(command)   FMC_LCD_8BIT_SEND_COMMAND(ST7789V_SRAM_BANK, command)              //maybe this needs to be changed to 8bit as ST7789V always reads commands on [D0:D7]
//#define ST7789V_SEND_DATA(data)         FMC_LCD_16BIT_SEND_DATA(ST7789V_SRAM_BANK, ST7789V_Ax, data)

static void ST7789V_SEND_COMMAND(uint16_t cmd)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	80fb      	strh	r3, [r7, #6]
    ST7789_REG = cmd;
 80006ea:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80006ee:	88fb      	ldrh	r3, [r7, #6]
 80006f0:	8013      	strh	r3, [r2, #0]

}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
	...

08000700 <ST7789V_SEND_DATA>:
static void ST7789V_SEND_DATA(uint16_t data)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	80fb      	strh	r3, [r7, #6]
    ST7789_RAM = data;
 800070a:	4a04      	ldr	r2, [pc, #16]	; (800071c <ST7789V_SEND_DATA+0x1c>)
 800070c:	88fb      	ldrh	r3, [r7, #6]
 800070e:	8013      	strh	r3, [r2, #0]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	60080000 	.word	0x60080000

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000726:	f001 f8ff 	bl	8001928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 fbd5 	bl	8000ed8 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 800072e:	f000 fc37 	bl	8000fa0 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000732:	f000 fd9f 	bl	8001274 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000736:	f000 fc41 	bl	8000fbc <MX_ADC1_Init>
  MX_UCPD1_Init();
 800073a:	f000 fc83 	bl	8001044 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
 800073e:	f000 fcb7 	bl	80010b0 <MX_USART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000742:	f000 fd01 	bl	8001148 <MX_USB_OTG_FS_PCD_Init>
  MX_FMC_Init();
 8000746:	f000 fd2b 	bl	80011a0 <MX_FMC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800074a:	2201      	movs	r2, #1
 800074c:	2104      	movs	r1, #4
 800074e:	48e4      	ldr	r0, [pc, #912]	; (8000ae0 <main+0x3c0>)
 8000750:	f002 f850 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000754:	20c8      	movs	r0, #200	; 0xc8
 8000756:	f001 f96b 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800075a:	2200      	movs	r2, #0
 800075c:	2104      	movs	r1, #4
 800075e:	48e0      	ldr	r0, [pc, #896]	; (8000ae0 <main+0x3c0>)
 8000760:	f002 f848 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000764:	20c8      	movs	r0, #200	; 0xc8
 8000766:	f001 f963 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800076a:	2201      	movs	r2, #1
 800076c:	2104      	movs	r1, #4
 800076e:	48dc      	ldr	r0, [pc, #880]	; (8000ae0 <main+0x3c0>)
 8000770:	f002 f840 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000774:	20c8      	movs	r0, #200	; 0xc8
 8000776:	f001 f95b 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800077a:	2200      	movs	r2, #0
 800077c:	2104      	movs	r1, #4
 800077e:	48d8      	ldr	r0, [pc, #864]	; (8000ae0 <main+0x3c0>)
 8000780:	f002 f838 	bl	80027f4 <HAL_GPIO_WritePin>

/////////////////////////////////////////////////////////////////////////////////////////
  ///Initialization start///
/////////////////////////////////////////////////////////////////////////////////////////
   ExternalSRAMSpecStruct ST7789VSpec = {
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	f8c3 2003 	str.w	r2, [r3, #3]
 800078e:	2310      	movs	r3, #16
 8000790:	713b      	strb	r3, [r7, #4]
 8000792:	2332      	movs	r3, #50	; 0x32
 8000794:	723b      	strb	r3, [r7, #8]
 8000796:	2301      	movs	r3, #1
 8000798:	72bb      	strb	r3, [r7, #10]
		   //.tCycWrite = 66,
		   .writeOnly = 1

   };

   FMCSRAMInit(&ST7789VSpec, ST7789V_SRAM_BANK);
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2101      	movs	r1, #1
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff fef8 	bl	8000594 <FMCSRAMInit>

   HAL_GPIO_WritePin(FMC_RESET_GPIO_Port, FMC_RESET_Pin, GPIO_PIN_SET);
 80007a4:	2201      	movs	r2, #1
 80007a6:	2104      	movs	r1, #4
 80007a8:	48ce      	ldr	r0, [pc, #824]	; (8000ae4 <main+0x3c4>)
 80007aa:	f002 f823 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 80007ae:	2001      	movs	r0, #1
 80007b0:	f001 f93e 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(FMC_RESET_GPIO_Port, FMC_RESET_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2104      	movs	r1, #4
 80007b8:	48ca      	ldr	r0, [pc, #808]	; (8000ae4 <main+0x3c4>)
 80007ba:	f002 f81b 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(10);
 80007be:	200a      	movs	r0, #10
 80007c0:	f001 f936 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(FMC_RESET_GPIO_Port, FMC_RESET_Pin, GPIO_PIN_SET);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2104      	movs	r1, #4
 80007c8:	48c6      	ldr	r0, [pc, #792]	; (8000ae4 <main+0x3c4>)
 80007ca:	f002 f813 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(120);
 80007ce:	2078      	movs	r0, #120	; 0x78
 80007d0:	f001 f92e 	bl	8001a30 <HAL_Delay>


   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80007d4:	2201      	movs	r2, #1
 80007d6:	2104      	movs	r1, #4
 80007d8:	48c1      	ldr	r0, [pc, #772]	; (8000ae0 <main+0x3c0>)
 80007da:	f002 f80b 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80007de:	20c8      	movs	r0, #200	; 0xc8
 80007e0:	f001 f926 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2104      	movs	r1, #4
 80007e8:	48bd      	ldr	r0, [pc, #756]	; (8000ae0 <main+0x3c0>)
 80007ea:	f002 f803 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80007ee:	20c8      	movs	r0, #200	; 0xc8
 80007f0:	f001 f91e 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80007f4:	2201      	movs	r2, #1
 80007f6:	2104      	movs	r1, #4
 80007f8:	48b9      	ldr	r0, [pc, #740]	; (8000ae0 <main+0x3c0>)
 80007fa:	f001 fffb 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80007fe:	20c8      	movs	r0, #200	; 0xc8
 8000800:	f001 f916 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000804:	2200      	movs	r2, #0
 8000806:	2104      	movs	r1, #4
 8000808:	48b5      	ldr	r0, [pc, #724]	; (8000ae0 <main+0x3c0>)
 800080a:	f001 fff3 	bl	80027f4 <HAL_GPIO_WritePin>


   ST7789V_SEND_COMMAND(ST7789V_SLPOUT);
 800080e:	2011      	movs	r0, #17
 8000810:	f7ff ff66 	bl	80006e0 <ST7789V_SEND_COMMAND>
   HAL_Delay(120);
 8000814:	2078      	movs	r0, #120	; 0x78
 8000816:	f001 f90b 	bl	8001a30 <HAL_Delay>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800081a:	2201      	movs	r2, #1
 800081c:	2104      	movs	r1, #4
 800081e:	48b0      	ldr	r0, [pc, #704]	; (8000ae0 <main+0x3c0>)
 8000820:	f001 ffe8 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000824:	20c8      	movs	r0, #200	; 0xc8
 8000826:	f001 f903 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2104      	movs	r1, #4
 800082e:	48ac      	ldr	r0, [pc, #688]	; (8000ae0 <main+0x3c0>)
 8000830:	f001 ffe0 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000834:	20c8      	movs	r0, #200	; 0xc8
 8000836:	f001 f8fb 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800083a:	2201      	movs	r2, #1
 800083c:	2104      	movs	r1, #4
 800083e:	48a8      	ldr	r0, [pc, #672]	; (8000ae0 <main+0x3c0>)
 8000840:	f001 ffd8 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000844:	20c8      	movs	r0, #200	; 0xc8
 8000846:	f001 f8f3 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2104      	movs	r1, #4
 800084e:	48a4      	ldr	r0, [pc, #656]	; (8000ae0 <main+0x3c0>)
 8000850:	f001 ffd0 	bl	80027f4 <HAL_GPIO_WritePin>



   ST7789V_SEND_COMMAND(ST7789V_MADCTL); //Memory data acccess control
 8000854:	2036      	movs	r0, #54	; 0x36
 8000856:	f7ff ff43 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x00);
 800085a:	2000      	movs	r0, #0
 800085c:	f7ff ff50 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000860:	2201      	movs	r2, #1
 8000862:	2104      	movs	r1, #4
 8000864:	489e      	ldr	r0, [pc, #632]	; (8000ae0 <main+0x3c0>)
 8000866:	f001 ffc5 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800086a:	20c8      	movs	r0, #200	; 0xc8
 800086c:	f001 f8e0 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000870:	2200      	movs	r2, #0
 8000872:	2104      	movs	r1, #4
 8000874:	489a      	ldr	r0, [pc, #616]	; (8000ae0 <main+0x3c0>)
 8000876:	f001 ffbd 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800087a:	20c8      	movs	r0, #200	; 0xc8
 800087c:	f001 f8d8 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000880:	2201      	movs	r2, #1
 8000882:	2104      	movs	r1, #4
 8000884:	4896      	ldr	r0, [pc, #600]	; (8000ae0 <main+0x3c0>)
 8000886:	f001 ffb5 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800088a:	20c8      	movs	r0, #200	; 0xc8
 800088c:	f001 f8d0 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2104      	movs	r1, #4
 8000894:	4892      	ldr	r0, [pc, #584]	; (8000ae0 <main+0x3c0>)
 8000896:	f001 ffad 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_PORCTRL); //Porch Setting
 800089a:	20b2      	movs	r0, #178	; 0xb2
 800089c:	f7ff ff20 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x0C);
 80008a0:	200c      	movs	r0, #12
 80008a2:	f7ff ff2d 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0C);
 80008a6:	200c      	movs	r0, #12
 80008a8:	f7ff ff2a 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x00);
 80008ac:	2000      	movs	r0, #0
 80008ae:	f7ff ff27 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x33);
 80008b2:	2033      	movs	r0, #51	; 0x33
 80008b4:	f7ff ff24 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x33);
 80008b8:	2033      	movs	r0, #51	; 0x33
 80008ba:	f7ff ff21 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80008be:	2201      	movs	r2, #1
 80008c0:	2104      	movs	r1, #4
 80008c2:	4887      	ldr	r0, [pc, #540]	; (8000ae0 <main+0x3c0>)
 80008c4:	f001 ff96 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80008c8:	20c8      	movs	r0, #200	; 0xc8
 80008ca:	f001 f8b1 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2104      	movs	r1, #4
 80008d2:	4883      	ldr	r0, [pc, #524]	; (8000ae0 <main+0x3c0>)
 80008d4:	f001 ff8e 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80008d8:	20c8      	movs	r0, #200	; 0xc8
 80008da:	f001 f8a9 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80008de:	2201      	movs	r2, #1
 80008e0:	2104      	movs	r1, #4
 80008e2:	487f      	ldr	r0, [pc, #508]	; (8000ae0 <main+0x3c0>)
 80008e4:	f001 ff86 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80008e8:	20c8      	movs	r0, #200	; 0xc8
 80008ea:	f001 f8a1 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2104      	movs	r1, #4
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <main+0x3c0>)
 80008f4:	f001 ff7e 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_GCTRL); //Gate Control
 80008f8:	20b7      	movs	r0, #183	; 0xb7
 80008fa:	f7ff fef1 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x70); //VGH, VGL
 80008fe:	2070      	movs	r0, #112	; 0x70
 8000900:	f7ff fefe 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000904:	2201      	movs	r2, #1
 8000906:	2104      	movs	r1, #4
 8000908:	4875      	ldr	r0, [pc, #468]	; (8000ae0 <main+0x3c0>)
 800090a:	f001 ff73 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800090e:	20c8      	movs	r0, #200	; 0xc8
 8000910:	f001 f88e 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000914:	2200      	movs	r2, #0
 8000916:	2104      	movs	r1, #4
 8000918:	4871      	ldr	r0, [pc, #452]	; (8000ae0 <main+0x3c0>)
 800091a:	f001 ff6b 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800091e:	20c8      	movs	r0, #200	; 0xc8
 8000920:	f001 f886 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000924:	2201      	movs	r2, #1
 8000926:	2104      	movs	r1, #4
 8000928:	486d      	ldr	r0, [pc, #436]	; (8000ae0 <main+0x3c0>)
 800092a:	f001 ff63 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800092e:	20c8      	movs	r0, #200	; 0xc8
 8000930:	f001 f87e 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000934:	2200      	movs	r2, #0
 8000936:	2104      	movs	r1, #4
 8000938:	4869      	ldr	r0, [pc, #420]	; (8000ae0 <main+0x3c0>)
 800093a:	f001 ff5b 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_VCOMS);
 800093e:	20bb      	movs	r0, #187	; 0xbb
 8000940:	f7ff fece 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x3A);
 8000944:	203a      	movs	r0, #58	; 0x3a
 8000946:	f7ff fedb 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800094a:	2201      	movs	r2, #1
 800094c:	2104      	movs	r1, #4
 800094e:	4864      	ldr	r0, [pc, #400]	; (8000ae0 <main+0x3c0>)
 8000950:	f001 ff50 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000954:	20c8      	movs	r0, #200	; 0xc8
 8000956:	f001 f86b 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2104      	movs	r1, #4
 800095e:	4860      	ldr	r0, [pc, #384]	; (8000ae0 <main+0x3c0>)
 8000960:	f001 ff48 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000964:	20c8      	movs	r0, #200	; 0xc8
 8000966:	f001 f863 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 800096a:	2201      	movs	r2, #1
 800096c:	2104      	movs	r1, #4
 800096e:	485c      	ldr	r0, [pc, #368]	; (8000ae0 <main+0x3c0>)
 8000970:	f001 ff40 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000974:	20c8      	movs	r0, #200	; 0xc8
 8000976:	f001 f85b 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2104      	movs	r1, #4
 800097e:	4858      	ldr	r0, [pc, #352]	; (8000ae0 <main+0x3c0>)
 8000980:	f001 ff38 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_LCMCTRL);
 8000984:	20c0      	movs	r0, #192	; 0xc0
 8000986:	f7ff feab 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x2C);
 800098a:	202c      	movs	r0, #44	; 0x2c
 800098c:	f7ff feb8 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000990:	2201      	movs	r2, #1
 8000992:	2104      	movs	r1, #4
 8000994:	4852      	ldr	r0, [pc, #328]	; (8000ae0 <main+0x3c0>)
 8000996:	f001 ff2d 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 800099a:	20c8      	movs	r0, #200	; 0xc8
 800099c:	f001 f848 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2104      	movs	r1, #4
 80009a4:	484e      	ldr	r0, [pc, #312]	; (8000ae0 <main+0x3c0>)
 80009a6:	f001 ff25 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80009aa:	20c8      	movs	r0, #200	; 0xc8
 80009ac:	f001 f840 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80009b0:	2201      	movs	r2, #1
 80009b2:	2104      	movs	r1, #4
 80009b4:	484a      	ldr	r0, [pc, #296]	; (8000ae0 <main+0x3c0>)
 80009b6:	f001 ff1d 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80009ba:	20c8      	movs	r0, #200	; 0xc8
 80009bc:	f001 f838 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2104      	movs	r1, #4
 80009c4:	4846      	ldr	r0, [pc, #280]	; (8000ae0 <main+0x3c0>)
 80009c6:	f001 ff15 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_VDVVRHEN);
 80009ca:	20c2      	movs	r0, #194	; 0xc2
 80009cc:	f7ff fe88 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x01);
 80009d0:	2001      	movs	r0, #1
 80009d2:	f7ff fe95 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2104      	movs	r1, #4
 80009da:	4841      	ldr	r0, [pc, #260]	; (8000ae0 <main+0x3c0>)
 80009dc:	f001 ff0a 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80009e0:	20c8      	movs	r0, #200	; 0xc8
 80009e2:	f001 f825 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2104      	movs	r1, #4
 80009ea:	483d      	ldr	r0, [pc, #244]	; (8000ae0 <main+0x3c0>)
 80009ec:	f001 ff02 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 80009f0:	20c8      	movs	r0, #200	; 0xc8
 80009f2:	f001 f81d 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 80009f6:	2201      	movs	r2, #1
 80009f8:	2104      	movs	r1, #4
 80009fa:	4839      	ldr	r0, [pc, #228]	; (8000ae0 <main+0x3c0>)
 80009fc:	f001 fefa 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a00:	20c8      	movs	r0, #200	; 0xc8
 8000a02:	f001 f815 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2104      	movs	r1, #4
 8000a0a:	4835      	ldr	r0, [pc, #212]	; (8000ae0 <main+0x3c0>)
 8000a0c:	f001 fef2 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_VRHS);
 8000a10:	20c3      	movs	r0, #195	; 0xc3
 8000a12:	f7ff fe65 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x14);
 8000a16:	2014      	movs	r0, #20
 8000a18:	f7ff fe72 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2104      	movs	r1, #4
 8000a20:	482f      	ldr	r0, [pc, #188]	; (8000ae0 <main+0x3c0>)
 8000a22:	f001 fee7 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a26:	20c8      	movs	r0, #200	; 0xc8
 8000a28:	f001 f802 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2104      	movs	r1, #4
 8000a30:	482b      	ldr	r0, [pc, #172]	; (8000ae0 <main+0x3c0>)
 8000a32:	f001 fedf 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a36:	20c8      	movs	r0, #200	; 0xc8
 8000a38:	f000 fffa 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	2104      	movs	r1, #4
 8000a40:	4827      	ldr	r0, [pc, #156]	; (8000ae0 <main+0x3c0>)
 8000a42:	f001 fed7 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a46:	20c8      	movs	r0, #200	; 0xc8
 8000a48:	f000 fff2 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2104      	movs	r1, #4
 8000a50:	4823      	ldr	r0, [pc, #140]	; (8000ae0 <main+0x3c0>)
 8000a52:	f001 fecf 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_VDVS);
 8000a56:	20c4      	movs	r0, #196	; 0xc4
 8000a58:	f7ff fe42 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x20);
 8000a5c:	2020      	movs	r0, #32
 8000a5e:	f7ff fe4f 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000a62:	2201      	movs	r2, #1
 8000a64:	2104      	movs	r1, #4
 8000a66:	481e      	ldr	r0, [pc, #120]	; (8000ae0 <main+0x3c0>)
 8000a68:	f001 fec4 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a6c:	20c8      	movs	r0, #200	; 0xc8
 8000a6e:	f000 ffdf 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2104      	movs	r1, #4
 8000a76:	481a      	ldr	r0, [pc, #104]	; (8000ae0 <main+0x3c0>)
 8000a78:	f001 febc 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a7c:	20c8      	movs	r0, #200	; 0xc8
 8000a7e:	f000 ffd7 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000a82:	2201      	movs	r2, #1
 8000a84:	2104      	movs	r1, #4
 8000a86:	4816      	ldr	r0, [pc, #88]	; (8000ae0 <main+0x3c0>)
 8000a88:	f001 feb4 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000a8c:	20c8      	movs	r0, #200	; 0xc8
 8000a8e:	f000 ffcf 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2104      	movs	r1, #4
 8000a96:	4812      	ldr	r0, [pc, #72]	; (8000ae0 <main+0x3c0>)
 8000a98:	f001 feac 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_FRCTRL2);
 8000a9c:	20c6      	movs	r0, #198	; 0xc6
 8000a9e:	f7ff fe1f 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x0F); //60Hz 0A
 8000aa2:	200f      	movs	r0, #15
 8000aa4:	f7ff fe2c 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2104      	movs	r1, #4
 8000aac:	480c      	ldr	r0, [pc, #48]	; (8000ae0 <main+0x3c0>)
 8000aae:	f001 fea1 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000ab2:	20c8      	movs	r0, #200	; 0xc8
 8000ab4:	f000 ffbc 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2104      	movs	r1, #4
 8000abc:	4808      	ldr	r0, [pc, #32]	; (8000ae0 <main+0x3c0>)
 8000abe:	f001 fe99 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000ac2:	20c8      	movs	r0, #200	; 0xc8
 8000ac4:	f000 ffb4 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2104      	movs	r1, #4
 8000acc:	4804      	ldr	r0, [pc, #16]	; (8000ae0 <main+0x3c0>)
 8000ace:	f001 fe91 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000ad2:	20c8      	movs	r0, #200	; 0xc8
 8000ad4:	f000 ffac 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2104      	movs	r1, #4
 8000adc:	e004      	b.n	8000ae8 <main+0x3c8>
 8000ade:	bf00      	nop
 8000ae0:	42021800 	.word	0x42021800
 8000ae4:	42021000 	.word	0x42021000
 8000ae8:	48dd      	ldr	r0, [pc, #884]	; (8000e60 <main+0x740>)
 8000aea:	f001 fe83 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_PWCTRL1);
 8000aee:	20d0      	movs	r0, #208	; 0xd0
 8000af0:	f7ff fdf6 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0xA4);
 8000af4:	20a4      	movs	r0, #164	; 0xa4
 8000af6:	f7ff fe03 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0xA1); //AVDD VCL
 8000afa:	20a1      	movs	r0, #161	; 0xa1
 8000afc:	f7ff fe00 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2104      	movs	r1, #4
 8000b04:	48d6      	ldr	r0, [pc, #856]	; (8000e60 <main+0x740>)
 8000b06:	f001 fe75 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000b0a:	20c8      	movs	r0, #200	; 0xc8
 8000b0c:	f000 ff90 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2104      	movs	r1, #4
 8000b14:	48d2      	ldr	r0, [pc, #840]	; (8000e60 <main+0x740>)
 8000b16:	f001 fe6d 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000b1a:	20c8      	movs	r0, #200	; 0xc8
 8000b1c:	f000 ff88 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000b20:	2201      	movs	r2, #1
 8000b22:	2104      	movs	r1, #4
 8000b24:	48ce      	ldr	r0, [pc, #824]	; (8000e60 <main+0x740>)
 8000b26:	f001 fe65 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000b2a:	20c8      	movs	r0, #200	; 0xc8
 8000b2c:	f000 ff80 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2104      	movs	r1, #4
 8000b34:	48ca      	ldr	r0, [pc, #808]	; (8000e60 <main+0x740>)
 8000b36:	f001 fe5d 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_PVGAMCTRL);
 8000b3a:	20e0      	movs	r0, #224	; 0xe0
 8000b3c:	f7ff fdd0 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0xD0);
 8000b40:	20d0      	movs	r0, #208	; 0xd0
 8000b42:	f7ff fddd 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x07);
 8000b46:	2007      	movs	r0, #7
 8000b48:	f7ff fdda 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0D);
 8000b4c:	200d      	movs	r0, #13
 8000b4e:	f7ff fdd7 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x09);
 8000b52:	2009      	movs	r0, #9
 8000b54:	f7ff fdd4 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x08);
 8000b58:	2008      	movs	r0, #8
 8000b5a:	f7ff fdd1 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x25);
 8000b5e:	2025      	movs	r0, #37	; 0x25
 8000b60:	f7ff fdce 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x28);
 8000b64:	2028      	movs	r0, #40	; 0x28
 8000b66:	f7ff fdcb 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x53);
 8000b6a:	2053      	movs	r0, #83	; 0x53
 8000b6c:	f7ff fdc8 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x39);
 8000b70:	2039      	movs	r0, #57	; 0x39
 8000b72:	f7ff fdc5 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x12);
 8000b76:	2012      	movs	r0, #18
 8000b78:	f7ff fdc2 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0B);
 8000b7c:	200b      	movs	r0, #11
 8000b7e:	f7ff fdbf 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0A);
 8000b82:	200a      	movs	r0, #10
 8000b84:	f7ff fdbc 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x17);
 8000b88:	2017      	movs	r0, #23
 8000b8a:	f7ff fdb9 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x34);
 8000b8e:	2034      	movs	r0, #52	; 0x34
 8000b90:	f7ff fdb6 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000b94:	2201      	movs	r2, #1
 8000b96:	2104      	movs	r1, #4
 8000b98:	48b1      	ldr	r0, [pc, #708]	; (8000e60 <main+0x740>)
 8000b9a:	f001 fe2b 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000b9e:	20c8      	movs	r0, #200	; 0xc8
 8000ba0:	f000 ff46 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2104      	movs	r1, #4
 8000ba8:	48ad      	ldr	r0, [pc, #692]	; (8000e60 <main+0x740>)
 8000baa:	f001 fe23 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000bae:	20c8      	movs	r0, #200	; 0xc8
 8000bb0:	f000 ff3e 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	48a9      	ldr	r0, [pc, #676]	; (8000e60 <main+0x740>)
 8000bba:	f001 fe1b 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000bbe:	20c8      	movs	r0, #200	; 0xc8
 8000bc0:	f000 ff36 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2104      	movs	r1, #4
 8000bc8:	48a5      	ldr	r0, [pc, #660]	; (8000e60 <main+0x740>)
 8000bca:	f001 fe13 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_NVGAMCTRL);
 8000bce:	20e1      	movs	r0, #225	; 0xe1
 8000bd0:	f7ff fd86 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0xD0);
 8000bd4:	20d0      	movs	r0, #208	; 0xd0
 8000bd6:	f7ff fd93 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x07);
 8000bda:	2007      	movs	r0, #7
 8000bdc:	f7ff fd90 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0D);
 8000be0:	200d      	movs	r0, #13
 8000be2:	f7ff fd8d 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x09);
 8000be6:	2009      	movs	r0, #9
 8000be8:	f7ff fd8a 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x09);
 8000bec:	2009      	movs	r0, #9
 8000bee:	f7ff fd87 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x25);
 8000bf2:	2025      	movs	r0, #37	; 0x25
 8000bf4:	f7ff fd84 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x29);
 8000bf8:	2029      	movs	r0, #41	; 0x29
 8000bfa:	f7ff fd81 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x35);
 8000bfe:	2035      	movs	r0, #53	; 0x35
 8000c00:	f7ff fd7e 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x39);
 8000c04:	2039      	movs	r0, #57	; 0x39
 8000c06:	f7ff fd7b 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x13);
 8000c0a:	2013      	movs	r0, #19
 8000c0c:	f7ff fd78 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0A);
 8000c10:	200a      	movs	r0, #10
 8000c12:	f7ff fd75 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x0A);
 8000c16:	200a      	movs	r0, #10
 8000c18:	f7ff fd72 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x16);
 8000c1c:	2016      	movs	r0, #22
 8000c1e:	f7ff fd6f 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x34);
 8000c22:	2034      	movs	r0, #52	; 0x34
 8000c24:	f7ff fd6c 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	488c      	ldr	r0, [pc, #560]	; (8000e60 <main+0x740>)
 8000c2e:	f001 fde1 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c32:	20c8      	movs	r0, #200	; 0xc8
 8000c34:	f000 fefc 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2104      	movs	r1, #4
 8000c3c:	4888      	ldr	r0, [pc, #544]	; (8000e60 <main+0x740>)
 8000c3e:	f001 fdd9 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c42:	20c8      	movs	r0, #200	; 0xc8
 8000c44:	f000 fef4 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	2104      	movs	r1, #4
 8000c4c:	4884      	ldr	r0, [pc, #528]	; (8000e60 <main+0x740>)
 8000c4e:	f001 fdd1 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c52:	20c8      	movs	r0, #200	; 0xc8
 8000c54:	f000 feec 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	4880      	ldr	r0, [pc, #512]	; (8000e60 <main+0x740>)
 8000c5e:	f001 fdc9 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_INVON);
 8000c62:	2021      	movs	r0, #33	; 0x21
 8000c64:	f7ff fd3c 	bl	80006e0 <ST7789V_SEND_COMMAND>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	487c      	ldr	r0, [pc, #496]	; (8000e60 <main+0x740>)
 8000c6e:	f001 fdc1 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c72:	20c8      	movs	r0, #200	; 0xc8
 8000c74:	f000 fedc 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2104      	movs	r1, #4
 8000c7c:	4878      	ldr	r0, [pc, #480]	; (8000e60 <main+0x740>)
 8000c7e:	f001 fdb9 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c82:	20c8      	movs	r0, #200	; 0xc8
 8000c84:	f000 fed4 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	4874      	ldr	r0, [pc, #464]	; (8000e60 <main+0x740>)
 8000c8e:	f001 fdb1 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000c92:	20c8      	movs	r0, #200	; 0xc8
 8000c94:	f000 fecc 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2104      	movs	r1, #4
 8000c9c:	4870      	ldr	r0, [pc, #448]	; (8000e60 <main+0x740>)
 8000c9e:	f001 fda9 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_COLMOD);
 8000ca2:	203a      	movs	r0, #58	; 0x3a
 8000ca4:	f7ff fd1c 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x55); //65K colors, 16 bit/px
 8000ca8:	2055      	movs	r0, #85	; 0x55
 8000caa:	f7ff fd29 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	486b      	ldr	r0, [pc, #428]	; (8000e60 <main+0x740>)
 8000cb4:	f001 fd9e 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000cb8:	20c8      	movs	r0, #200	; 0xc8
 8000cba:	f000 feb9 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2104      	movs	r1, #4
 8000cc2:	4867      	ldr	r0, [pc, #412]	; (8000e60 <main+0x740>)
 8000cc4:	f001 fd96 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000cc8:	20c8      	movs	r0, #200	; 0xc8
 8000cca:	f000 feb1 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	2104      	movs	r1, #4
 8000cd2:	4863      	ldr	r0, [pc, #396]	; (8000e60 <main+0x740>)
 8000cd4:	f001 fd8e 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000cd8:	20c8      	movs	r0, #200	; 0xc8
 8000cda:	f000 fea9 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	485f      	ldr	r0, [pc, #380]	; (8000e60 <main+0x740>)
 8000ce4:	f001 fd86 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_CASET);
 8000ce8:	202a      	movs	r0, #42	; 0x2a
 8000cea:	f7ff fcf9 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x00);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f7ff fd06 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x00);
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f7ff fd03 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x00);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f7ff fd00 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0xEF);
 8000d00:	20ef      	movs	r0, #239	; 0xef
 8000d02:	f7ff fcfd 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000d06:	2201      	movs	r2, #1
 8000d08:	2104      	movs	r1, #4
 8000d0a:	4855      	ldr	r0, [pc, #340]	; (8000e60 <main+0x740>)
 8000d0c:	f001 fd72 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d10:	20c8      	movs	r0, #200	; 0xc8
 8000d12:	f000 fe8d 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2104      	movs	r1, #4
 8000d1a:	4851      	ldr	r0, [pc, #324]	; (8000e60 <main+0x740>)
 8000d1c:	f001 fd6a 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d20:	20c8      	movs	r0, #200	; 0xc8
 8000d22:	f000 fe85 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000d26:	2201      	movs	r2, #1
 8000d28:	2104      	movs	r1, #4
 8000d2a:	484d      	ldr	r0, [pc, #308]	; (8000e60 <main+0x740>)
 8000d2c:	f001 fd62 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d30:	20c8      	movs	r0, #200	; 0xc8
 8000d32:	f000 fe7d 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2104      	movs	r1, #4
 8000d3a:	4849      	ldr	r0, [pc, #292]	; (8000e60 <main+0x740>)
 8000d3c:	f001 fd5a 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_RASET);
 8000d40:	202b      	movs	r0, #43	; 0x2b
 8000d42:	f7ff fccd 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_DATA(0x00);
 8000d46:	2000      	movs	r0, #0
 8000d48:	f7ff fcda 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x00);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fcd7 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x01);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f7ff fcd4 	bl	8000700 <ST7789V_SEND_DATA>
   ST7789V_SEND_DATA(0x3F);
 8000d58:	203f      	movs	r0, #63	; 0x3f
 8000d5a:	f7ff fcd1 	bl	8000700 <ST7789V_SEND_DATA>

   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2104      	movs	r1, #4
 8000d62:	483f      	ldr	r0, [pc, #252]	; (8000e60 <main+0x740>)
 8000d64:	f001 fd46 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d68:	20c8      	movs	r0, #200	; 0xc8
 8000d6a:	f000 fe61 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2104      	movs	r1, #4
 8000d72:	483b      	ldr	r0, [pc, #236]	; (8000e60 <main+0x740>)
 8000d74:	f001 fd3e 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d78:	20c8      	movs	r0, #200	; 0xc8
 8000d7a:	f000 fe59 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000d7e:	2201      	movs	r2, #1
 8000d80:	2104      	movs	r1, #4
 8000d82:	4837      	ldr	r0, [pc, #220]	; (8000e60 <main+0x740>)
 8000d84:	f001 fd36 	bl	80027f4 <HAL_GPIO_WritePin>
   HAL_Delay(200);
 8000d88:	20c8      	movs	r0, #200	; 0xc8
 8000d8a:	f000 fe51 	bl	8001a30 <HAL_Delay>
   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2104      	movs	r1, #4
 8000d92:	4833      	ldr	r0, [pc, #204]	; (8000e60 <main+0x740>)
 8000d94:	f001 fd2e 	bl	80027f4 <HAL_GPIO_WritePin>

   ST7789V_SEND_COMMAND(ST7789V_DISPON);
 8000d98:	2029      	movs	r0, #41	; 0x29
 8000d9a:	f7ff fca1 	bl	80006e0 <ST7789V_SEND_COMMAND>
   ST7789V_SEND_COMMAND(ST7789V_RAMWR);
 8000d9e:	202c      	movs	r0, #44	; 0x2c
 8000da0:	f7ff fc9e 	bl	80006e0 <ST7789V_SEND_COMMAND>

  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2104      	movs	r1, #4
 8000da8:	482d      	ldr	r0, [pc, #180]	; (8000e60 <main+0x740>)
 8000daa:	f001 fd23 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8000dae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000db2:	f000 fe3d 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2104      	movs	r1, #4
 8000dba:	4829      	ldr	r0, [pc, #164]	; (8000e60 <main+0x740>)
 8000dbc:	f001 fd1a 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8000dc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc4:	f000 fe34 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2104      	movs	r1, #4
 8000dcc:	4824      	ldr	r0, [pc, #144]	; (8000e60 <main+0x740>)
 8000dce:	f001 fd11 	bl	80027f4 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8000dd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dd6:	f000 fe2b 	bl	8001a30 <HAL_Delay>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2104      	movs	r1, #4
 8000dde:	4820      	ldr	r0, [pc, #128]	; (8000e60 <main+0x740>)
 8000de0:	f001 fd08 	bl	80027f4 <HAL_GPIO_WritePin>
////////////////////////////////////////////////////////////////////////////////////////
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int round_num = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, 1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	481d      	ldr	r0, [pc, #116]	; (8000e64 <main+0x744>)
 8000dee:	f001 fd01 	bl	80027f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000df2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000df6:	f000 fe1b 	bl	8001a30 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2180      	movs	r1, #128	; 0x80
 8000dfe:	4819      	ldr	r0, [pc, #100]	; (8000e64 <main+0x744>)
 8000e00:	f001 fcf8 	bl	80027f4 <HAL_GPIO_WritePin>

	  ST7789V_SEND_COMMAND(ST7789V_RAMWR);
 8000e04:	202c      	movs	r0, #44	; 0x2c
 8000e06:	f7ff fc6b 	bl	80006e0 <ST7789V_SEND_COMMAND>

	  if(round_num == 0)
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d111      	bne.n	8000e34 <main+0x714>
	  {
		  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	e006      	b.n	8000e24 <main+0x704>
		  {
			  ST7789V_SEND_DATA(COLOR_RED);
 8000e16:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8000e1a:	f7ff fc71 	bl	8000700 <ST7789V_SEND_DATA>
		  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	3301      	adds	r3, #1
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000e2a:	dbf4      	blt.n	8000e16 <main+0x6f6>
		  }
		  round_num++;
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	e040      	b.n	8000eb6 <main+0x796>
	  }

	  else if(round_num == 1)
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d116      	bne.n	8000e68 <main+0x748>
	  {
	  	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	e006      	b.n	8000e4e <main+0x72e>
	  	  {
	  		  ST7789V_SEND_DATA(COLOR_GREEN);
 8000e40:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8000e44:	f7ff fc5c 	bl	8000700 <ST7789V_SEND_DATA>
	  	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000e54:	dbf4      	blt.n	8000e40 <main+0x720>
	  	  }
	  	  round_num++;
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	61fb      	str	r3, [r7, #28]
 8000e5c:	e02b      	b.n	8000eb6 <main+0x796>
 8000e5e:	bf00      	nop
 8000e60:	42021800 	.word	0x42021800
 8000e64:	42020400 	.word	0x42020400
	  }

	  else if(round_num == 2)
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d110      	bne.n	8000e90 <main+0x770>
	  {
	  	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
 8000e72:	e005      	b.n	8000e80 <main+0x760>
	  	  {
	  		  ST7789V_SEND_DATA(COLOR_BLUE);
 8000e74:	201f      	movs	r0, #31
 8000e76:	f7ff fc43 	bl	8000700 <ST7789V_SEND_DATA>
	  	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000e86:	dbf5      	blt.n	8000e74 <main+0x754>
	  	  }
	  	  round_num++;
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	61fb      	str	r3, [r7, #28]
 8000e8e:	e012      	b.n	8000eb6 <main+0x796>
	  }

	  else if(round_num == 3)
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d10f      	bne.n	8000eb6 <main+0x796>
	  {
	   	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	e006      	b.n	8000eaa <main+0x78a>
	   	  {
	   		  ST7789V_SEND_DATA(COLOR_WHITE);
 8000e9c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000ea0:	f7ff fc2e 	bl	8000700 <ST7789V_SEND_DATA>
	   	  for(int i = 0; i<ST7789V_PIXEL_COUNT; i++)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000eb0:	dbf4      	blt.n	8000e9c <main+0x77c>
	   	  }
	   	  round_num = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
	  ST7789V_fillCircle(80, 100, 15, COLOR_BLACK);
	  //HAL_Delay(3000);
	  ST7789V_fill(COLOR_WHITE);
	  //HAL_Delay(10000);
*/
	  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	2104      	movs	r1, #4
 8000eba:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <main+0x7b4>)
 8000ebc:	f001 fc9a 	bl	80027f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000ec0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ec4:	f000 fdb4 	bl	8001a30 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2104      	movs	r1, #4
 8000ecc:	4801      	ldr	r0, [pc, #4]	; (8000ed4 <main+0x7b4>)
 8000ece:	f001 fc91 	bl	80027f4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, 1);
 8000ed2:	e789      	b.n	8000de8 <main+0x6c8>
 8000ed4:	42021800 	.word	0x42021800

08000ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b09e      	sub	sp, #120	; 0x78
 8000edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	2260      	movs	r2, #96	; 0x60
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f008 fb26 	bl	8009538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eec:	463b      	mov	r3, r7
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
 8000efa:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000efc:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000f00:	f002 fd12 	bl	8003928 <HAL_PWREx_ControlVoltageScaling>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000f0a:	f000 fa9d 	bl	8001448 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000f0e:	2332      	movs	r3, #50	; 0x32
 8000f10:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f16:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f1c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f1e:	2310      	movs	r3, #16
 8000f20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f22:	2301      	movs	r3, #1
 8000f24:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000f26:	2310      	movs	r3, #16
 8000f28:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000f2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f30:	2302      	movs	r3, #2
 8000f32:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f34:	2301      	movs	r3, #1
 8000f36:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000f40:	2350      	movs	r3, #80	; 0x50
 8000f42:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f44:	2302      	movs	r3, #2
 8000f46:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f58:	f107 0318 	add.w	r3, r7, #24
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f002 fdd5 	bl	8003b0c <HAL_RCC_OscConfig>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f68:	f000 fa6e 	bl	8001448 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f6c:	231f      	movs	r3, #31
 8000f6e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f70:	2303      	movs	r3, #3
 8000f72:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f84:	463b      	mov	r3, r7
 8000f86:	2104      	movs	r1, #4
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f003 fc95 	bl	80048b8 <HAL_RCC_ClockConfig>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f94:	f000 fa58 	bl	8001448 <Error_Handler>
  }
}
 8000f98:	bf00      	nop
 8000f9a:	3778      	adds	r7, #120	; 0x78
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000fa4:	f002 fda2 	bl	8003aec <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000fa8:	2002      	movs	r0, #2
 8000faa:	f002 fd3f 	bl	8003a2c <HAL_PWREx_ConfigSupply>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000fb4:	f000 fa48 	bl	8001448 <Error_Handler>
  }
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	; (800103c <MX_ADC1_Init+0x80>)
 8000fc2:	4a1f      	ldr	r2, [pc, #124]	; (8001040 <MX_ADC1_Init+0x84>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	; (800103c <MX_ADC1_Init+0x80>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <MX_ADC1_Init+0x80>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_ADC1_Init+0x80>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	; (800103c <MX_ADC1_Init+0x80>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <MX_ADC1_Init+0x80>)
 8000fe0:	2204      	movs	r2, #4
 8000fe2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <MX_ADC1_Init+0x80>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <MX_ADC1_Init+0x80>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.NbrOfConversion = 1;
 8000ff2:	4b12      	ldr	r3, [pc, #72]	; (800103c <MX_ADC1_Init+0x80>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ff8:	4b10      	ldr	r3, [pc, #64]	; (800103c <MX_ADC1_Init+0x80>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <MX_ADC1_Init+0x80>)
 8001002:	2200      	movs	r2, #0
 8001004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <MX_ADC1_Init+0x80>)
 800100a:	2200      	movs	r2, #0
 800100c:	669a      	str	r2, [r3, #104]	; 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <MX_ADC1_Init+0x80>)
 8001010:	2200      	movs	r2, #0
 8001012:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <MX_ADC1_Init+0x80>)
 8001016:	2200      	movs	r2, #0
 8001018:	651a      	str	r2, [r3, #80]	; 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <MX_ADC1_Init+0x80>)
 800101c:	2200      	movs	r2, #0
 800101e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001020:	4b06      	ldr	r3, [pc, #24]	; (800103c <MX_ADC1_Init+0x80>)
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001028:	4804      	ldr	r0, [pc, #16]	; (800103c <MX_ADC1_Init+0x80>)
 800102a:	f000 fe01 	bl	8001c30 <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001034:	f000 fa08 	bl	8001448 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000028 	.word	0x20000028
 8001040:	42028000 	.word	0x42028000

08001044 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	463b      	mov	r3, r7
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
 8001058:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800105a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800105e:	f7ff fb23 	bl	80006a8 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001062:	2002      	movs	r0, #2
 8001064:	f7ff fb04 	bl	8000670 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff fb01 	bl	8000670 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800106e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001072:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001074:	2303      	movs	r3, #3
 8001076:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001078:	2300      	movs	r3, #0
 800107a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107c:	463b      	mov	r3, r7
 800107e:	4619      	mov	r1, r3
 8001080:	4809      	ldr	r0, [pc, #36]	; (80010a8 <MX_UCPD1_Init+0x64>)
 8001082:	f007 fbda 	bl	800883a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001086:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800108a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800108c:	2303      	movs	r3, #3
 800108e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001090:	2300      	movs	r3, #0
 8001092:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	463b      	mov	r3, r7
 8001096:	4619      	mov	r1, r3
 8001098:	4804      	ldr	r0, [pc, #16]	; (80010ac <MX_UCPD1_Init+0x68>)
 800109a:	f007 fbce 	bl	800883a <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	42020400 	.word	0x42020400
 80010ac:	42020000 	.word	0x42020000

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b22      	ldr	r3, [pc, #136]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010b6:	4a23      	ldr	r2, [pc, #140]	; (8001144 <MX_USART1_UART_Init+0x94>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b21      	ldr	r3, [pc, #132]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b16      	ldr	r3, [pc, #88]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010ec:	4b14      	ldr	r3, [pc, #80]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f8:	4811      	ldr	r0, [pc, #68]	; (8001140 <MX_USART1_UART_Init+0x90>)
 80010fa:	f006 fc4d 	bl	8007998 <HAL_UART_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001104:	f000 f9a0 	bl	8001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	480d      	ldr	r0, [pc, #52]	; (8001140 <MX_USART1_UART_Init+0x90>)
 800110c:	f007 f824 	bl	8008158 <HAL_UARTEx_SetTxFifoThreshold>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001116:	f000 f997 	bl	8001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	; (8001140 <MX_USART1_UART_Init+0x90>)
 800111e:	f007 f859 	bl	80081d4 <HAL_UARTEx_SetRxFifoThreshold>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001128:	f000 f98e 	bl	8001448 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	; (8001140 <MX_USART1_UART_Init+0x90>)
 800112e:	f006 ffda 	bl	80080e6 <HAL_UARTEx_DisableFifoMode>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001138:	f000 f986 	bl	8001448 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200000b4 	.word	0x200000b4
 8001144:	40013800 	.word	0x40013800

08001148 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800114e:	4a13      	ldr	r2, [pc, #76]	; (800119c <MX_USB_OTG_FS_PCD_Init+0x54>)
 8001150:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001154:	2206      	movs	r2, #6
 8001156:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800115a:	2202      	movs	r2, #2
 800115c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001160:	2200      	movs	r2, #0
 8001162:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001170:	4b09      	ldr	r3, [pc, #36]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001182:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001184:	f001 fb4e 	bl	8002824 <HAL_PCD_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_USB_OTG_FS_PCD_Init+0x4a>
  {
    Error_Handler();
 800118e:	f000 f95b 	bl	8001448 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000144 	.word	0x20000144
 800119c:	42040000 	.word	0x42040000

080011a0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b088      	sub	sp, #32
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2220      	movs	r2, #32
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f008 f9c3 	bl	8009538 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80011b2:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <MX_FMC_Init+0xc8>)
 80011b4:	4a2d      	ldr	r2, [pc, #180]	; (800126c <MX_FMC_Init+0xcc>)
 80011b6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80011b8:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <MX_FMC_Init+0xc8>)
 80011ba:	4a2d      	ldr	r2, [pc, #180]	; (8001270 <MX_FMC_Init+0xd0>)
 80011bc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80011be:	4b2a      	ldr	r3, [pc, #168]	; (8001268 <MX_FMC_Init+0xc8>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80011c4:	4b28      	ldr	r3, [pc, #160]	; (8001268 <MX_FMC_Init+0xc8>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80011ca:	4b27      	ldr	r3, [pc, #156]	; (8001268 <MX_FMC_Init+0xc8>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <MX_FMC_Init+0xc8>)
 80011d2:	2210      	movs	r2, #16
 80011d4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80011d6:	4b24      	ldr	r3, [pc, #144]	; (8001268 <MX_FMC_Init+0xc8>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80011dc:	4b22      	ldr	r3, [pc, #136]	; (8001268 <MX_FMC_Init+0xc8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80011e2:	4b21      	ldr	r3, [pc, #132]	; (8001268 <MX_FMC_Init+0xc8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80011e8:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <MX_FMC_Init+0xc8>)
 80011ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <MX_FMC_Init+0xc8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80011f6:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <MX_FMC_Init+0xc8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80011fc:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <MX_FMC_Init+0xc8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001202:	4b19      	ldr	r3, [pc, #100]	; (8001268 <MX_FMC_Init+0xc8>)
 8001204:	2200      	movs	r2, #0
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001208:	4b17      	ldr	r3, [pc, #92]	; (8001268 <MX_FMC_Init+0xc8>)
 800120a:	2200      	movs	r2, #0
 800120c:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_DISABLE;
 800120e:	4b16      	ldr	r3, [pc, #88]	; (8001268 <MX_FMC_Init+0xc8>)
 8001210:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001214:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <MX_FMC_Init+0xc8>)
 8001218:	2200      	movs	r2, #0
 800121a:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <MX_FMC_Init+0xc8>)
 800121e:	2200      	movs	r2, #0
 8001220:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_FMC_Init+0xc8>)
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 7;
 800122a:	2307      	movs	r3, #7
 800122c:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800122e:	230f      	movs	r3, #15
 8001230:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 3;
 8001232:	2303      	movs	r3, #3
 8001234:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 3;
 8001236:	2303      	movs	r3, #3
 8001238:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800123a:	230f      	movs	r3, #15
 800123c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800123e:	2310      	movs	r3, #16
 8001240:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001242:	2311      	movs	r3, #17
 8001244:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800124a:	463b      	mov	r3, r7
 800124c:	2200      	movs	r2, #0
 800124e:	4619      	mov	r1, r3
 8001250:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_FMC_Init+0xc8>)
 8001252:	f006 fb51 	bl	80078f8 <HAL_SRAM_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 800125c:	f000 f8f4 	bl	8001448 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001260:	bf00      	nop
 8001262:	3720      	adds	r7, #32
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000650 	.word	0x20000650
 800126c:	420d0400 	.word	0x420d0400
 8001270:	420d0504 	.word	0x420d0504

08001274 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	; 0x30
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800128a:	4b69      	ldr	r3, [pc, #420]	; (8001430 <MX_GPIO_Init+0x1bc>)
 800128c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001290:	4a67      	ldr	r2, [pc, #412]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001292:	f043 0310 	orr.w	r3, r3, #16
 8001296:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800129a:	4b65      	ldr	r3, [pc, #404]	; (8001430 <MX_GPIO_Init+0x1bc>)
 800129c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012a0:	f003 0310 	and.w	r3, r3, #16
 80012a4:	61bb      	str	r3, [r7, #24]
 80012a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a8:	4b61      	ldr	r3, [pc, #388]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012ae:	4a60      	ldr	r2, [pc, #384]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012b8:	4b5d      	ldr	r3, [pc, #372]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012be:	f003 0304 	and.w	r3, r3, #4
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4b5a      	ldr	r3, [pc, #360]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012cc:	4a58      	ldr	r2, [pc, #352]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012d6:	4b56      	ldr	r3, [pc, #344]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e4:	4b52      	ldr	r3, [pc, #328]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012ea:	4a51      	ldr	r2, [pc, #324]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012ec:	f043 0308 	orr.w	r3, r3, #8
 80012f0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012f4:	4b4e      	ldr	r3, [pc, #312]	; (8001430 <MX_GPIO_Init+0x1bc>)
 80012f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001302:	4b4b      	ldr	r3, [pc, #300]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001304:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001308:	4a49      	ldr	r2, [pc, #292]	; (8001430 <MX_GPIO_Init+0x1bc>)
 800130a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800130e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001312:	4b47      	ldr	r3, [pc, #284]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001314:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001320:	4b43      	ldr	r3, [pc, #268]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001322:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001326:	4a42      	ldr	r2, [pc, #264]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001330:	4b3f      	ldr	r3, [pc, #252]	; (8001430 <MX_GPIO_Init+0x1bc>)
 8001332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FMC_RESET_GPIO_Port, FMC_RESET_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	2104      	movs	r1, #4
 8001342:	483c      	ldr	r0, [pc, #240]	; (8001434 <MX_GPIO_Init+0x1c0>)
 8001344:	f001 fa56 	bl	80027f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	2104      	movs	r1, #4
 800134c:	483a      	ldr	r0, [pc, #232]	; (8001438 <MX_GPIO_Init+0x1c4>)
 800134e:	f001 fa51 	bl	80027f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	4839      	ldr	r0, [pc, #228]	; (800143c <MX_GPIO_Init+0x1c8>)
 8001358:	f001 fa4c 	bl	80027f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBn_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	21a0      	movs	r1, #160	; 0xa0
 8001360:	4837      	ldr	r0, [pc, #220]	; (8001440 <MX_GPIO_Init+0x1cc>)
 8001362:	f001 fa47 	bl	80027f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FMC_RESET_Pin */
  GPIO_InitStruct.Pin = FMC_RESET_Pin;
 8001366:	2304      	movs	r3, #4
 8001368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136a:	2301      	movs	r3, #1
 800136c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FMC_RESET_GPIO_Port, &GPIO_InitStruct);
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	4619      	mov	r1, r3
 800137c:	482d      	ldr	r0, [pc, #180]	; (8001434 <MX_GPIO_Init+0x1c0>)
 800137e:	f001 f861 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001388:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <MX_GPIO_Init+0x1d0>)
 800138a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4619      	mov	r1, r3
 8001396:	4829      	ldr	r0, [pc, #164]	; (800143c <MX_GPIO_Init+0x1c8>)
 8001398:	f001 f854 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800139c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80013aa:	f107 031c 	add.w	r3, r7, #28
 80013ae:	4619      	mov	r1, r3
 80013b0:	4823      	ldr	r0, [pc, #140]	; (8001440 <MX_GPIO_Init+0x1cc>)
 80013b2:	f001 f847 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80013b6:	2304      	movs	r3, #4
 80013b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013be:	2301      	movs	r3, #1
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c2:	2302      	movs	r3, #2
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	4619      	mov	r1, r3
 80013cc:	481a      	ldr	r0, [pc, #104]	; (8001438 <MX_GPIO_Init+0x1c4>)
 80013ce:	f001 f839 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013da:	2301      	movs	r3, #1
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013de:	2302      	movs	r3, #2
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	4619      	mov	r1, r3
 80013e8:	4814      	ldr	r0, [pc, #80]	; (800143c <MX_GPIO_Init+0x1c8>)
 80013ea:	f001 f82b 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_DBn_Pin */
  GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 80013ee:	2320      	movs	r3, #32
 80013f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 031c 	add.w	r3, r7, #28
 8001402:	4619      	mov	r1, r3
 8001404:	480e      	ldr	r0, [pc, #56]	; (8001440 <MX_GPIO_Init+0x1cc>)
 8001406:	f001 f81d 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001412:	2301      	movs	r3, #1
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001416:	2302      	movs	r3, #2
 8001418:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	4807      	ldr	r0, [pc, #28]	; (8001440 <MX_GPIO_Init+0x1cc>)
 8001422:	f001 f80f 	bl	8002444 <HAL_GPIO_Init>

}
 8001426:	bf00      	nop
 8001428:	3730      	adds	r7, #48	; 0x30
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	46020c00 	.word	0x46020c00
 8001434:	42021000 	.word	0x42021000
 8001438:	42021800 	.word	0x42021800
 800143c:	42020800 	.word	0x42020800
 8001440:	42020400 	.word	0x42020400
 8001444:	10210000 	.word	0x10210000

08001448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800144c:	b672      	cpsid	i
}
 800144e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001450:	e7fe      	b.n	8001450 <Error_Handler+0x8>
	...

08001454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <HAL_MspInit+0x34>)
 800145c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001460:	4a09      	ldr	r2, [pc, #36]	; (8001488 <HAL_MspInit+0x34>)
 8001462:	f043 0304 	orr.w	r3, r3, #4
 8001466:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800146a:	4b07      	ldr	r3, [pc, #28]	; (8001488 <HAL_MspInit+0x34>)
 800146c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001478:	2004      	movs	r0, #4
 800147a:	f000 ffa3 	bl	80023c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	46020c00 	.word	0x46020c00

0800148c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b0bc      	sub	sp, #240	; 0xf0
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	22c8      	movs	r2, #200	; 0xc8
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f008 f843 	bl	8009538 <memset>
  if(hadc->Instance==ADC1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a24      	ldr	r2, [pc, #144]	; (8001548 <HAL_ADC_MspInit+0xbc>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d140      	bne.n	800153e <HAL_ADC_MspInit+0xb2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80014bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 80014c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 fdc5 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 80014e0:	f7ff ffb2 	bl	8001448 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014e4:	4b19      	ldr	r3, [pc, #100]	; (800154c <HAL_ADC_MspInit+0xc0>)
 80014e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80014ea:	4a18      	ldr	r2, [pc, #96]	; (800154c <HAL_ADC_MspInit+0xc0>)
 80014ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014f0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_ADC_MspInit+0xc0>)
 80014f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80014fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001502:	4b12      	ldr	r3, [pc, #72]	; (800154c <HAL_ADC_MspInit+0xc0>)
 8001504:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001508:	4a10      	ldr	r2, [pc, #64]	; (800154c <HAL_ADC_MspInit+0xc0>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001512:	4b0e      	ldr	r3, [pc, #56]	; (800154c <HAL_ADC_MspInit+0xc0>)
 8001514:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8001520:	2304      	movs	r3, #4
 8001522:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001526:	2303      	movs	r3, #3
 8001528:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	; (8001550 <HAL_ADC_MspInit+0xc4>)
 800153a:	f000 ff83 	bl	8002444 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800153e:	bf00      	nop
 8001540:	37f0      	adds	r7, #240	; 0xf0
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	42028000 	.word	0x42028000
 800154c:	46020c00 	.word	0x46020c00
 8001550:	42020800 	.word	0x42020800

08001554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b0bc      	sub	sp, #240	; 0xf0
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	22c8      	movs	r2, #200	; 0xc8
 8001572:	2100      	movs	r1, #0
 8001574:	4618      	mov	r0, r3
 8001576:	f007 ffdf 	bl	8009538 <memset>
  if(huart->Instance==USART1)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a26      	ldr	r2, [pc, #152]	; (8001618 <HAL_UART_MspInit+0xc4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d145      	bne.n	8001610 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001584:	f04f 0201 	mov.w	r2, #1
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001590:	2300      	movs	r3, #0
 8001592:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	4618      	mov	r0, r3
 800159a:	f003 fd63 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80015a4:	f7ff ff50 	bl	8001448 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015a8:	4b1c      	ldr	r3, [pc, #112]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80015ae:	4a1b      	ldr	r2, [pc, #108]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015b4:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 80015b8:	4b18      	ldr	r3, [pc, #96]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80015be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015cc:	4a13      	ldr	r2, [pc, #76]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <HAL_UART_MspInit+0xc8>)
 80015d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 80015e4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015e8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ec:	2302      	movs	r3, #2
 80015ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015f2:	2302      	movs	r3, #2
 80015f4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015fe:	2307      	movs	r3, #7
 8001600:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001608:	4619      	mov	r1, r3
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <HAL_UART_MspInit+0xcc>)
 800160c:	f000 ff1a 	bl	8002444 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001610:	bf00      	nop
 8001612:	37f0      	adds	r7, #240	; 0xf0
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40013800 	.word	0x40013800
 800161c:	46020c00 	.word	0x46020c00
 8001620:	42020000 	.word	0x42020000

08001624 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b0be      	sub	sp, #248	; 0xf8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800163c:	f107 0318 	add.w	r3, r7, #24
 8001640:	22c8      	movs	r2, #200	; 0xc8
 8001642:	2100      	movs	r1, #0
 8001644:	4618      	mov	r0, r3
 8001646:	f007 ff77 	bl	8009538 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a3c      	ldr	r2, [pc, #240]	; (8001740 <HAL_PCD_MspInit+0x11c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d171      	bne.n	8001738 <HAL_PCD_MspInit+0x114>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001654:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8001660:	2300      	movs	r3, #0
 8001662:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001666:	f107 0318 	add.w	r3, r7, #24
 800166a:	4618      	mov	r0, r3
 800166c:	f003 fcfa 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8001676:	f7ff fee7 	bl	8001448 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800167a:	4b32      	ldr	r3, [pc, #200]	; (8001744 <HAL_PCD_MspInit+0x120>)
 800167c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001680:	4a30      	ldr	r2, [pc, #192]	; (8001744 <HAL_PCD_MspInit+0x120>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800168a:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <HAL_PCD_MspInit+0x120>)
 800168c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001698:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800169c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80016b2:	230a      	movs	r3, #10
 80016b4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80016bc:	4619      	mov	r1, r3
 80016be:	4822      	ldr	r0, [pc, #136]	; (8001748 <HAL_PCD_MspInit+0x124>)
 80016c0:	f000 fec0 	bl	8002444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80016c4:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016ca:	4a1e      	ldr	r2, [pc, #120]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016de:	613b      	str	r3, [r7, #16]
 80016e0:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016e2:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d119      	bne.n	8001724 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016f0:	4b14      	ldr	r3, [pc, #80]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f6:	4a13      	ldr	r2, [pc, #76]	; (8001744 <HAL_PCD_MspInit+0x120>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <HAL_PCD_MspInit+0x120>)
 8001702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800170e:	f002 f9dd 	bl	8003acc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <HAL_PCD_MspInit+0x120>)
 8001714:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001718:	4a0a      	ldr	r2, [pc, #40]	; (8001744 <HAL_PCD_MspInit+0x120>)
 800171a:	f023 0304 	bic.w	r3, r3, #4
 800171e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001722:	e001      	b.n	8001728 <HAL_PCD_MspInit+0x104>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8001724:	f002 f9d2 	bl	8003acc <HAL_PWREx_EnableVddUSB>
    }
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001728:	2200      	movs	r2, #0
 800172a:	2100      	movs	r1, #0
 800172c:	2049      	movs	r0, #73	; 0x49
 800172e:	f000 fe54 	bl	80023da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001732:	2049      	movs	r0, #73	; 0x49
 8001734:	f000 fe6b 	bl	800240e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001738:	bf00      	nop
 800173a:	37f8      	adds	r7, #248	; 0xf8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	42040000 	.word	0x42040000
 8001744:	46020c00 	.word	0x46020c00
 8001748:	42020000 	.word	0x42020000

0800174c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001760:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <HAL_FMC_MspInit+0x8c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d132      	bne.n	80017ce <HAL_FMC_MspInit+0x82>
    return;
  }
  FMC_Initialized = 1;
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_FMC_MspInit+0x8c>)
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800176e:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <HAL_FMC_MspInit+0x90>)
 8001770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001774:	4a19      	ldr	r2, [pc, #100]	; (80017dc <HAL_FMC_MspInit+0x90>)
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <HAL_FMC_MspInit+0x90>)
 8001780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800178c:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001790:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	2302      	movs	r3, #2
 8001794:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179a:	2303      	movs	r3, #3
 800179c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800179e:	230c      	movs	r3, #12
 80017a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	4619      	mov	r1, r3
 80017a6:	480e      	ldr	r0, [pc, #56]	; (80017e0 <HAL_FMC_MspInit+0x94>)
 80017a8:	f000 fe4c 	bl	8002444 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 80017ac:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 80017b0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80017be:	230c      	movs	r3, #12
 80017c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	4619      	mov	r1, r3
 80017c6:	4807      	ldr	r0, [pc, #28]	; (80017e4 <HAL_FMC_MspInit+0x98>)
 80017c8:	f000 fe3c 	bl	8002444 <HAL_GPIO_Init>
 80017cc:	e000      	b.n	80017d0 <HAL_FMC_MspInit+0x84>
    return;
 80017ce:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200006a8 	.word	0x200006a8
 80017dc:	46020c00 	.word	0x46020c00
 80017e0:	42021000 	.word	0x42021000
 80017e4:	42020c00 	.word	0x42020c00

080017e8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80017f0:	f7ff ffac 	bl	800174c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <NMI_Handler+0x4>

08001802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <MemManage_Handler+0x4>

0800180e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001812:	e7fe      	b.n	8001812 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	e7fe      	b.n	8001818 <UsageFault_Handler+0x4>

0800181a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001848:	f000 f8d2 	bl	80019f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}

08001850 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <OTG_FS_IRQHandler+0x10>)
 8001856:	f001 f909 	bl	8002a6c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000144 	.word	0x20000144

08001864 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001868:	4b18      	ldr	r3, [pc, #96]	; (80018cc <SystemInit+0x68>)
 800186a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800186e:	4a17      	ldr	r2, [pc, #92]	; (80018cc <SystemInit+0x68>)
 8001870:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001874:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001878:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <SystemInit+0x6c>)
 800187a:	2201      	movs	r2, #1
 800187c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <SystemInit+0x6c>)
 8001880:	2200      	movs	r2, #0
 8001882:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <SystemInit+0x6c>)
 8001886:	2200      	movs	r2, #0
 8001888:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <SystemInit+0x6c>)
 800188c:	2200      	movs	r2, #0
 800188e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <SystemInit+0x6c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0e      	ldr	r2, [pc, #56]	; (80018d0 <SystemInit+0x6c>)
 8001896:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800189a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800189e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80018a0:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <SystemInit+0x6c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80018a6:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <SystemInit+0x6c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a09      	ldr	r2, [pc, #36]	; (80018d0 <SystemInit+0x6c>)
 80018ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80018b2:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <SystemInit+0x6c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018b8:	4b04      	ldr	r3, [pc, #16]	; (80018cc <SystemInit+0x68>)
 80018ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018be:	609a      	str	r2, [r3, #8]
  #endif
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000ed00 	.word	0xe000ed00
 80018d0:	46020c00 	.word	0x46020c00

080018d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80018d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800190c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80018d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80018da:	e003      	b.n	80018e4 <LoopCopyDataInit>

080018dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80018de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80018e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80018e2:	3104      	adds	r1, #4

080018e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80018e4:	480b      	ldr	r0, [pc, #44]	; (8001914 <LoopForever+0xa>)
	ldr	r3, =_edata
 80018e6:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <LoopForever+0xe>)
	adds	r2, r0, r1
 80018e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80018ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80018ec:	d3f6      	bcc.n	80018dc <CopyDataInit>
	ldr	r2, =_sbss
 80018ee:	4a0b      	ldr	r2, [pc, #44]	; (800191c <LoopForever+0x12>)
	b	LoopFillZerobss
 80018f0:	e002      	b.n	80018f8 <LoopFillZerobss>

080018f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80018f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80018f4:	f842 3b04 	str.w	r3, [r2], #4

080018f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <LoopForever+0x16>)
	cmp	r2, r3
 80018fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80018fc:	d3f9      	bcc.n	80018f2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018fe:	f7ff ffb1 	bl	8001864 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001902:	f007 fdf5 	bl	80094f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001906:	f7fe ff0b 	bl	8000720 <main>

0800190a <LoopForever>:

LoopForever:
    b LoopForever
 800190a:	e7fe      	b.n	800190a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800190c:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001910:	08009670 	.word	0x08009670
	ldr	r0, =_sdata
 8001914:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001918:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 800191c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001920:	200006b0 	.word	0x200006b0

08001924 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001924:	e7fe      	b.n	8001924 <ADC1_IRQHandler>
	...

08001928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <HAL_Init+0x4c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a10      	ldr	r2, [pc, #64]	; (8001974 <HAL_Init+0x4c>)
 8001932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001938:	2003      	movs	r0, #3
 800193a:	f000 fd43 	bl	80023c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800193e:	f003 f9ad 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8001942:	4602      	mov	r2, r0
 8001944:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <HAL_Init+0x50>)
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	f003 030f 	and.w	r3, r3, #15
 800194c:	490b      	ldr	r1, [pc, #44]	; (800197c <HAL_Init+0x54>)
 800194e:	5ccb      	ldrb	r3, [r1, r3]
 8001950:	fa22 f303 	lsr.w	r3, r2, r3
 8001954:	4a0a      	ldr	r2, [pc, #40]	; (8001980 <HAL_Init+0x58>)
 8001956:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001958:	2000      	movs	r0, #0
 800195a:	f000 f813 	bl	8001984 <HAL_InitTick>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e002      	b.n	800196e <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001968:	f7ff fd74 	bl	8001454 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40022000 	.word	0x40022000
 8001978:	46020c00 	.word	0x46020c00
 800197c:	08009560 	.word	0x08009560
 8001980:	20000000 	.word	0x20000000

08001984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800198c:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <HAL_InitTick+0x60>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e021      	b.n	80019dc <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <HAL_InitTick+0x64>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <HAL_InitTick+0x60>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 fd3b 	bl	800242a <HAL_SYSTICK_Config>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e00e      	b.n	80019dc <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b0f      	cmp	r3, #15
 80019c2:	d80a      	bhi.n	80019da <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c4:	2200      	movs	r2, #0
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	f04f 30ff 	mov.w	r0, #4294967295
 80019cc:	f000 fd05 	bl	80023da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019d0:	4a06      	ldr	r2, [pc, #24]	; (80019ec <HAL_InitTick+0x68>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000008 	.word	0x20000008
 80019e8:	20000000 	.word	0x20000000
 80019ec:	20000004 	.word	0x20000004

080019f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_IncTick+0x20>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <HAL_IncTick+0x24>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4413      	add	r3, r2
 8001a00:	4a04      	ldr	r2, [pc, #16]	; (8001a14 <HAL_IncTick+0x24>)
 8001a02:	6013      	str	r3, [r2, #0]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008
 8001a14:	200006ac 	.word	0x200006ac

08001a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a1c:	4b03      	ldr	r3, [pc, #12]	; (8001a2c <HAL_GetTick+0x14>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	200006ac 	.word	0x200006ac

08001a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a38:	f7ff ffee 	bl	8001a18 <HAL_GetTick>
 8001a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a48:	d005      	beq.n	8001a56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <HAL_Delay+0x44>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a56:	bf00      	nop
 8001a58:	f7ff ffde 	bl	8001a18 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d8f7      	bhi.n	8001a58 <HAL_Delay+0x28>
  {
  }
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000008 	.word	0x20000008

08001a78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	601a      	str	r2, [r3, #0]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ab0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	671a      	str	r2, [r3, #112]	; 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	d002      	beq.n	8001ad0 <LL_ADC_SetGainCompensation+0x32>
 8001aca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001ace:	e000      	b.n	8001ad2 <LL_ADC_SetGainCompensation+0x34>
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	671a      	str	r2, [r3, #112]	; 0x70
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	695a      	ldr	r2, [r3, #20]
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	2107      	movs	r1, #7
 8001afc:	fa01 f303 	lsl.w	r3, r1, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	401a      	ands	r2, r3
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	431a      	orrs	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001b16:	bf00      	nop
 8001b18:	3714      	adds	r7, #20
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001b32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6093      	str	r3, [r2, #8]
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b5a:	d101      	bne.n	8001b60 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b7e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b82:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	609a      	str	r2, [r3, #8]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001baa:	d101      	bne.n	8001bb0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001bac:	2301      	movs	r3, #1
 8001bae:	e000      	b.n	8001bb2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d101      	bne.n	8001bd6 <LL_ADC_IsEnabled+0x18>
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e000      	b.n	8001bd8 <LL_ADC_IsEnabled+0x1a>
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d101      	bne.n	8001bfc <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e000      	b.n	8001bfe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	d101      	bne.n	8001c22 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	; 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e2e3      	b.n	8002218 <HAL_ADC_Init+0x5e8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a92      	ldr	r2, [pc, #584]	; (8001ea8 <HAL_ADC_Init+0x278>)
 8001c5e:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d109      	bne.n	8001c7c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff fc0f 	bl	800148c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff60 	bl	8001b46 <LL_ADC_IsDeepPowerDownEnabled>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d004      	beq.n	8001c96 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff46 	bl	8001b22 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ff7b 	bl	8001b96 <LL_ADC_IsInternalRegulatorEnabled>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d115      	bne.n	8001cd2 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff ff5f 	bl	8001b6e <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cb0:	4b7e      	ldr	r3, [pc, #504]	; (8001eac <HAL_ADC_Init+0x27c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	099b      	lsrs	r3, r3, #6
 8001cb6:	4a7e      	ldr	r2, [pc, #504]	; (8001eb0 <HAL_ADC_Init+0x280>)
 8001cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbc:	099b      	lsrs	r3, r3, #6
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001cc4:	e002      	b.n	8001ccc <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1f9      	bne.n	8001cc6 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff5d 	bl	8001b96 <LL_ADC_IsInternalRegulatorEnabled>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10e      	bne.n	8001d00 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ce6:	f043 0210 	orr.w	r2, r3, #16
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001cf2:	f043 0201 	orr.w	r2, r3, #1
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	67da      	str	r2, [r3, #124]	; 0x7c

    tmp_hal_status = HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff ff6d 	bl	8001be4 <LL_ADC_REG_IsConversionOngoing>
 8001d0a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d10:	f003 0310 	and.w	r3, r3, #16
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f040 8274 	bne.w	8002202 <HAL_ADC_Init+0x5d2>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f040 8270 	bne.w	8002202 <HAL_ADC_Init+0x5d2>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d26:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d2a:	f043 0202 	orr.w	r2, r3, #2
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	679a      	str	r2, [r3, #120]	; 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff ff41 	bl	8001bbe <LL_ADC_IsEnabled>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d14e      	bne.n	8001de0 <HAL_ADC_Init+0x1b0>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a58      	ldr	r2, [pc, #352]	; (8001ea8 <HAL_ADC_Init+0x278>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d028      	beq.n	8001d9e <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a58      	ldr	r2, [pc, #352]	; (8001eb4 <HAL_ADC_Init+0x284>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d109      	bne.n	8001d6a <HAL_ADC_Init+0x13a>
 8001d56:	4857      	ldr	r0, [pc, #348]	; (8001eb4 <HAL_ADC_Init+0x284>)
 8001d58:	f7ff ff31 	bl	8001bbe <LL_ADC_IsEnabled>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	bf0c      	ite	eq
 8001d62:	2301      	moveq	r3, #1
 8001d64:	2300      	movne	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	e008      	b.n	8001d7c <HAL_ADC_Init+0x14c>
 8001d6a:	484f      	ldr	r0, [pc, #316]	; (8001ea8 <HAL_ADC_Init+0x278>)
 8001d6c:	f7ff ff27 	bl	8001bbe <LL_ADC_IsEnabled>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	bf0c      	ite	eq
 8001d76:	2301      	moveq	r3, #1
 8001d78:	2300      	movne	r3, #0
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d02f      	beq.n	8001de0 <HAL_ADC_Init+0x1b0>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a4b      	ldr	r2, [pc, #300]	; (8001eb4 <HAL_ADC_Init+0x284>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d101      	bne.n	8001d8e <HAL_ADC_Init+0x15e>
 8001d8a:	4a4b      	ldr	r2, [pc, #300]	; (8001eb8 <HAL_ADC_Init+0x288>)
 8001d8c:	e000      	b.n	8001d90 <HAL_ADC_Init+0x160>
 8001d8e:	4a4b      	ldr	r2, [pc, #300]	; (8001ebc <HAL_ADC_Init+0x28c>)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4619      	mov	r1, r3
 8001d96:	4610      	mov	r0, r2
 8001d98:	f7ff fe6e 	bl	8001a78 <LL_ADC_SetCommonClock>
 8001d9c:	e020      	b.n	8001de0 <HAL_ADC_Init+0x1b0>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        MODIFY_REG(hadc->Instance->CFGR1,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	f023 010c 	bic.w	r1, r3, #12
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d005      	beq.n	8001dc0 <HAL_ADC_Init+0x190>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	f003 030c 	and.w	r3, r3, #12
 8001dbe:	e000      	b.n	8001dc2 <HAL_ADC_Init+0x192>
 8001dc0:	230c      	movs	r3, #12
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6812      	ldr	r2, [r2, #0]
 8001dc6:	430b      	orrs	r3, r1
 8001dc8:	60d3      	str	r3, [r2, #12]
                   ADC_CFGR1_RES,
                   __LL_ADC_RESOLUTION_ADC1_TO_ADC4(hadc->Init.Resolution));   /* Convert resolution for the ADC4 */

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8001dca:	4b3c      	ldr	r3, [pc, #240]	; (8001ebc <HAL_ADC_Init+0x28c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001dda:	4938      	ldr	r1, [pc, #224]	; (8001ebc <HAL_ADC_Init+0x28c>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a30      	ldr	r2, [pc, #192]	; (8001ea8 <HAL_ADC_Init+0x278>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d010      	beq.n	8001e0c <HAL_ADC_Init+0x1dc>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001df0:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001df6:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8001dfc:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e04:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001e06:	4313      	orrs	r3, r2
 8001e08:	623b      	str	r3, [r7, #32]
 8001e0a:	e030      	b.n	8001e6e <HAL_ADC_Init+0x23e>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7f1b      	ldrb	r3, [r3, #28]
 8001e10:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e18:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e1a:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e20:	2a00      	cmp	r2, #0
 8001e22:	d002      	beq.n	8001e2a <HAL_ADC_Init+0x1fa>
 8001e24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e28:	e000      	b.n	8001e2c <HAL_ADC_Init+0x1fc>
 8001e2a:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e2c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001e32:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da04      	bge.n	8001e46 <HAL_ADC_Init+0x216>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	691b      	ldr	r3, [r3, #16]
 8001e40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e44:	e001      	b.n	8001e4a <HAL_ADC_Init+0x21a>
 8001e46:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                            |
 8001e4a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4918      	ldr	r1, [pc, #96]	; (8001eb4 <HAL_ADC_Init+0x284>)
 8001e52:	428b      	cmp	r3, r1
 8001e54:	d103      	bne.n	8001e5e <HAL_ADC_Init+0x22e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e5c:	e003      	b.n	8001e66 <HAL_ADC_Init+0x236>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e64:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001e66:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e68:	6a3a      	ldr	r2, [r7, #32]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d12f      	bne.n	8001ed8 <HAL_ADC_Init+0x2a8>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <HAL_ADC_Init+0x278>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d007      	beq.n	8001e92 <HAL_ADC_Init+0x262>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	3b01      	subs	r3, #1
 8001e88:	045b      	lsls	r3, r3, #17
 8001e8a:	6a3a      	ldr	r2, [r7, #32]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	623b      	str	r3, [r7, #32]
 8001e90:	e022      	b.n	8001ed8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d111      	bne.n	8001ec0 <HAL_ADC_Init+0x290>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001e9c:	6a3b      	ldr	r3, [r7, #32]
 8001e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea2:	623b      	str	r3, [r7, #32]
 8001ea4:	e018      	b.n	8001ed8 <HAL_ADC_Init+0x2a8>
 8001ea6:	bf00      	nop
 8001ea8:	46021000 	.word	0x46021000
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	053e2d63 	.word	0x053e2d63
 8001eb4:	42028000 	.word	0x42028000
 8001eb8:	42028308 	.word	0x42028308
 8001ebc:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ec4:	f043 0220 	orr.w	r2, r3, #32
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	679a      	str	r2, [r3, #120]	; 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ed0:	f043 0201 	orr.w	r2, r3, #1
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	67da      	str	r2, [r3, #124]	; 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a93      	ldr	r2, [pc, #588]	; (800212c <HAL_ADC_Init+0x4fc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d018      	beq.n	8001f14 <HAL_ADC_Init+0x2e4>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d009      	beq.n	8001efe <HAL_ADC_Init+0x2ce>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eee:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	6a3a      	ldr	r2, [r7, #32]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	4b8a      	ldr	r3, [pc, #552]	; (8002130 <HAL_ADC_Init+0x500>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	6a39      	ldr	r1, [r7, #32]
 8001f0e:	430b      	orrs	r3, r1
 8001f10:	60d3      	str	r3, [r2, #12]
 8001f12:	e033      	b.n	8001f7c <HAL_ADC_Init+0x34c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d009      	beq.n	8001f30 <HAL_ADC_Init+0x300>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f20:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	6a3a      	ldr	r2, [r7, #32]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f423 33bf 	bic.w	r3, r3, #97792	; 0x17e00
 8001f3a:	f423 73f9 	bic.w	r3, r3, #498	; 0x1f2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	6a39      	ldr	r1, [r7, #32]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN   |
                 ADC4_CFGR1_SCANDIR |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <HAL_ADC_Init+0x332>
      {
        SET_BIT(hadc->Instance->PW, hadc->Init.LowPowerAutoPowerOff);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	645a      	str	r2, [r3, #68]	; 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d008      	beq.n	8001f7c <HAL_ADC_Init+0x34c>
      {
        SET_BIT(hadc->Instance->PW, hadc->Init.VrefProtection);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	645a      	str	r2, [r3, #68]	; 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a6a      	ldr	r2, [pc, #424]	; (800212c <HAL_ADC_Init+0x4fc>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	f000 8093 	beq.w	80020ae <HAL_ADC_Init+0x47e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff fe29 	bl	8001be4 <LL_ADC_REG_IsConversionOngoing>
 8001f92:	6138      	str	r0, [r7, #16]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fe36 	bl	8001c0a <LL_ADC_INJ_IsConversionOngoing>
 8001f9e:	60f8      	str	r0, [r7, #12]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d161      	bne.n	800206a <HAL_ADC_Init+0x43a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d15e      	bne.n	800206a <HAL_ADC_Init+0x43a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	7f1b      	ldrb	r3, [r3, #28]
 8001fb0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	495f      	ldr	r1, [pc, #380]	; (8002134 <HAL_ADC_Init+0x504>)
 8001fb8:	428b      	cmp	r3, r1
 8001fba:	d102      	bne.n	8001fc2 <HAL_ADC_Init+0x392>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc0:	e002      	b.n	8001fc8 <HAL_ADC_Init+0x398>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc6:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fd6:	f023 0303 	bic.w	r3, r3, #3
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6812      	ldr	r2, [r2, #0]
 8001fde:	6a39      	ldr	r1, [r7, #32]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d007      	beq.n	8001ffc <HAL_ADC_Init+0x3cc>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	f7ff fd51 	bl	8001a9e <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002002:	2b01      	cmp	r3, #1
 8002004:	d11e      	bne.n	8002044 <HAL_ADC_Init+0x414>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800200a:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	4b49      	ldr	r3, [pc, #292]	; (8002138 <HAL_ADC_Init+0x508>)
 8002014:	4013      	ands	r3, r2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800201a:	0411      	lsls	r1, r2, #16
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002020:	4311      	orrs	r1, r2
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8002026:	4311      	orrs	r1, r2
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800202c:	4311      	orrs	r1, r2
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002032:	0892      	lsrs	r2, r2, #2
 8002034:	430a      	orrs	r2, r1
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f042 0201 	orr.w	r2, r2, #1
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	e007      	b.n	8002054 <HAL_ADC_Init+0x424>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691a      	ldr	r2, [r3, #16]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0201 	bic.w	r2, r2, #1
 8002052:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d10c      	bne.n	800208c <HAL_ADC_Init+0x45c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002078:	f023 010f 	bic.w	r1, r3, #15
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002080:	1e5a      	subs	r2, r3, #1
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	430a      	orrs	r2, r1
 8002088:	631a      	str	r2, [r3, #48]	; 0x30
 800208a:	e007      	b.n	800209c <HAL_ADC_Init+0x46c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 020f 	bic.w	r2, r2, #15
 800209a:	631a      	str	r2, [r3, #48]	; 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020a0:	f023 0303 	bic.w	r3, r3, #3
 80020a4:	f043 0201 	orr.w	r2, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	679a      	str	r2, [r3, #120]	; 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80020ac:	e0b2      	b.n	8002214 <HAL_ADC_Init+0x5e4>
      /*  - oversampling enable                                                 */
      /*  - oversampling ratio                                                  */
      /*  - oversampling shift                                                  */
      /*  - oversampling discontinuous mode (triggered mode)                    */
      /*  - trigger frequency mode                                              */
      tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
                   hadc->Init.Oversampling.RightBitShift |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80020b6:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                   hadc->Init.Oversampling.RightBitShift |
 80020bc:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                   hadc->Init.Oversampling.TriggeredMode |
 80020c2:	4313      	orrs	r3, r2
      tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80020c4:	69fa      	ldr	r2, [r7, #28]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	61fb      	str	r3, [r7, #28]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d103      	bne.n	80020dc <HAL_ADC_Init+0x4ac>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691a      	ldr	r2, [r3, #16]
 80020e2:	4b16      	ldr	r3, [pc, #88]	; (800213c <HAL_ADC_Init+0x50c>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	69f9      	ldr	r1, [r7, #28]
 80020ec:	430b      	orrs	r3, r1
 80020ee:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020f8:	461a      	mov	r2, r3
 80020fa:	2100      	movs	r1, #0
 80020fc:	f7ff fcf2 	bl	8001ae4 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6818      	ldr	r0, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002108:	461a      	mov	r2, r3
 800210a:	f06f 01fb 	mvn.w	r1, #251	; 0xfb
 800210e:	f7ff fce9 	bl	8001ae4 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d112      	bne.n	8002140 <HAL_ADC_Init+0x510>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f062 020f 	orn	r2, r2, #15
 8002128:	629a      	str	r2, [r3, #40]	; 0x28
 800212a:	e044      	b.n	80021b6 <HAL_ADC_Init+0x586>
 800212c:	46021000 	.word	0x46021000
 8002130:	fff0c013 	.word	0xfff0c013
 8002134:	42028000 	.word	0x42028000
 8002138:	fc00f81e 	.word	0xfc00f81e
 800213c:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002148:	d135      	bne.n	80021b6 <HAL_ADC_Init+0x586>
      {
        /* Count number of ranks available in HAL ADC handle variable */
        uint32_t ADCGroupRegularSequencerRanksCount;

        /* Parse all ranks from 1 to 8 */
        for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL);                    \
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
 800214e:	e00d      	b.n	800216c <HAL_ADC_Init+0x53c>
             ADCGroupRegularSequencerRanksCount++)
        {
          /* Check each sequencer rank until value of end of sequence */
          if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	fa22 f303 	lsr.w	r3, r2, r3
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	2b0f      	cmp	r3, #15
 8002164:	d006      	beq.n	8002174 <HAL_ADC_Init+0x544>
             ADCGroupRegularSequencerRanksCount++)
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	3301      	adds	r3, #1
 800216a:	61bb      	str	r3, [r7, #24]
        for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL);                    \
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2b07      	cmp	r3, #7
 8002170:	d9ee      	bls.n	8002150 <HAL_ADC_Init+0x520>
 8002172:	e000      	b.n	8002176 <HAL_ADC_Init+0x546>
              ADC_CHSELR_SQ1)
          {
            break;
 8002174:	bf00      	nop
          }
        }

        if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d108      	bne.n	800218e <HAL_ADC_Init+0x55e>
        {
          /* Set ADC group regular sequencer:                                   */
          /* Set sequencer scan length by clearing ranks above rank 1           */
          /* and do not modify rank 1 value.                                    */
          SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f062 020f 	orn	r2, r2, #15
 800218a:	629a      	str	r2, [r3, #40]	; 0x28
 800218c:	e013      	b.n	80021b6 <HAL_ADC_Init+0x586>
          /*          therefore after the first call of "HAL_ADC_Init()",        */
          /*          each rank corresponding to parameter "NbrOfConversion"    */
          /*          must be set using "HAL_ADC_ConfigChannel()".              */
          /*  - Set sequencer scan length by clearing ranks above maximum rank  */
          /*    and do not modify other ranks value.                            */
          MODIFY_REG(hadc->Instance->CHSELR,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002198:	3b01      	subs	r3, #1
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	f003 031c 	and.w	r3, r3, #28
 80021a0:	f06f 020f 	mvn.w	r2, #15
 80021a4:	fa02 f103 	lsl.w	r1, r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	629a      	str	r2, [r3, #40]	; 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	4b18      	ldr	r3, [pc, #96]	; (8002220 <HAL_ADC_Init+0x5f0>)
 80021be:	4013      	ands	r3, r2
 80021c0:	6a3a      	ldr	r2, [r7, #32]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d10b      	bne.n	80021de <HAL_ADC_Init+0x5ae>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	67da      	str	r2, [r3, #124]	; 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021d0:	f023 0303 	bic.w	r3, r3, #3
 80021d4:	f043 0201 	orr.w	r2, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	679a      	str	r2, [r3, #120]	; 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80021dc:	e01a      	b.n	8002214 <HAL_ADC_Init+0x5e4>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021e2:	f023 0312 	bic.w	r3, r3, #18
 80021e6:	f043 0210 	orr.w	r2, r3, #16
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	679a      	str	r2, [r3, #120]	; 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	67da      	str	r2, [r3, #124]	; 0x7c

        tmp_hal_status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002200:	e008      	b.n	8002214 <HAL_ADC_Init+0x5e4>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002206:	f043 0210 	orr.w	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	679a      	str	r2, [r3, #120]	; 0x78

    tmp_hal_status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return tmp_hal_status;
 8002214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002218:	4618      	mov	r0, r3
 800221a:	3728      	adds	r7, #40	; 0x28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	833ffff3 	.word	0x833ffff3

08002224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002234:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <__NVIC_SetPriorityGrouping+0x44>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002240:	4013      	ands	r3, r2
 8002242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800224c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002256:	4a04      	ldr	r2, [pc, #16]	; (8002268 <__NVIC_SetPriorityGrouping+0x44>)
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	60d3      	str	r3, [r2, #12]
}
 800225c:	bf00      	nop
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002270:	4b04      	ldr	r3, [pc, #16]	; (8002284 <__NVIC_GetPriorityGrouping+0x18>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	0a1b      	lsrs	r3, r3, #8
 8002276:	f003 0307 	and.w	r3, r3, #7
}
 800227a:	4618      	mov	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	2b00      	cmp	r3, #0
 8002298:	db0b      	blt.n	80022b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	f003 021f 	and.w	r2, r3, #31
 80022a0:	4907      	ldr	r1, [pc, #28]	; (80022c0 <__NVIC_EnableIRQ+0x38>)
 80022a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a6:	095b      	lsrs	r3, r3, #5
 80022a8:	2001      	movs	r0, #1
 80022aa:	fa00 f202 	lsl.w	r2, r0, r2
 80022ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e100 	.word	0xe000e100

080022c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	6039      	str	r1, [r7, #0]
 80022ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	db0a      	blt.n	80022ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	490c      	ldr	r1, [pc, #48]	; (8002310 <__NVIC_SetPriority+0x4c>)
 80022de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e2:	0112      	lsls	r2, r2, #4
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	440b      	add	r3, r1
 80022e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ec:	e00a      	b.n	8002304 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4908      	ldr	r1, [pc, #32]	; (8002314 <__NVIC_SetPriority+0x50>)
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	3b04      	subs	r3, #4
 80022fc:	0112      	lsls	r2, r2, #4
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	440b      	add	r3, r1
 8002302:	761a      	strb	r2, [r3, #24]
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000e100 	.word	0xe000e100
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	; 0x24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f1c3 0307 	rsb	r3, r3, #7
 8002332:	2b04      	cmp	r3, #4
 8002334:	bf28      	it	cs
 8002336:	2304      	movcs	r3, #4
 8002338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3304      	adds	r3, #4
 800233e:	2b06      	cmp	r3, #6
 8002340:	d902      	bls.n	8002348 <NVIC_EncodePriority+0x30>
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3b03      	subs	r3, #3
 8002346:	e000      	b.n	800234a <NVIC_EncodePriority+0x32>
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234c:	f04f 32ff 	mov.w	r2, #4294967295
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43da      	mvns	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	401a      	ands	r2, r3
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002360:	f04f 31ff 	mov.w	r1, #4294967295
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	43d9      	mvns	r1, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	4313      	orrs	r3, r2
         );
}
 8002372:	4618      	mov	r0, r3
 8002374:	3724      	adds	r7, #36	; 0x24
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
	...

08002380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002390:	d301      	bcc.n	8002396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002392:	2301      	movs	r3, #1
 8002394:	e00f      	b.n	80023b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002396:	4a0a      	ldr	r2, [pc, #40]	; (80023c0 <SysTick_Config+0x40>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239e:	210f      	movs	r1, #15
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f7ff ff8e 	bl	80022c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <SysTick_Config+0x40>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ae:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <SysTick_Config+0x40>)
 80023b0:	2207      	movs	r2, #7
 80023b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010

080023c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff ff29 	bl	8002224 <__NVIC_SetPriorityGrouping>
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	4603      	mov	r3, r0
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
 80023e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023e8:	f7ff ff40 	bl	800226c <__NVIC_GetPriorityGrouping>
 80023ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	6978      	ldr	r0, [r7, #20]
 80023f4:	f7ff ff90 	bl	8002318 <NVIC_EncodePriority>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff5f 	bl	80022c4 <__NVIC_SetPriority>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff33 	bl	8002288 <__NVIC_EnableIRQ>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ffa4 	bl	8002380 <SysTick_Config>
 8002438:	4603      	mov	r3, r0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002444:	b480      	push	{r7}
 8002446:	b089      	sub	sp, #36	; 0x24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002456:	e1ba      	b.n	80027ce <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	2101      	movs	r1, #1
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	4013      	ands	r3, r2
 8002466:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 81aa 	beq.w	80027c8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a55      	ldr	r2, [pc, #340]	; (80025cc <HAL_GPIO_Init+0x188>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d15d      	bne.n	8002538 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002482:	2201      	movs	r2, #1
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	69fa      	ldr	r2, [r7, #28]
 800248e:	4013      	ands	r3, r2
 8002490:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f003 0201 	and.w	r2, r3, #1
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	69fa      	ldr	r2, [r7, #28]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69fa      	ldr	r2, [r7, #28]
 80024aa:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80024ac:	4a48      	ldr	r2, [pc, #288]	; (80025d0 <HAL_GPIO_Init+0x18c>)
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80024b4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80024b6:	4a46      	ldr	r2, [pc, #280]	; (80025d0 <HAL_GPIO_Init+0x18c>)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	4413      	add	r3, r2
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	08da      	lsrs	r2, r3, #3
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	3208      	adds	r2, #8
 80024ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	220f      	movs	r2, #15
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	69fa      	ldr	r2, [r7, #28]
 80024e2:	4013      	ands	r3, r2
 80024e4:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220b      	movs	r2, #11
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69fa      	ldr	r2, [r7, #28]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	08da      	lsrs	r2, r3, #3
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	3208      	adds	r2, #8
 8002502:	69f9      	ldr	r1, [r7, #28]
 8002504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69fa      	ldr	r2, [r7, #28]
 800251c:	4013      	ands	r3, r2
 800251e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2202      	movs	r2, #2
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	69fa      	ldr	r2, [r7, #28]
 800252c:	4313      	orrs	r3, r2
 800252e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	69fa      	ldr	r2, [r7, #28]
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	e067      	b.n	8002608 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b02      	cmp	r3, #2
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x104>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b12      	cmp	r3, #18
 8002546:	d145      	bne.n	80025d4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3208      	adds	r2, #8
 8002550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002554:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	220f      	movs	r2, #15
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69fa      	ldr	r2, [r7, #28]
 8002568:	4013      	ands	r3, r2
 800256a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	f003 020f 	and.w	r2, r3, #15
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	69fa      	ldr	r2, [r7, #28]
 8002582:	4313      	orrs	r3, r2
 8002584:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	08da      	lsrs	r2, r3, #3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3208      	adds	r2, #8
 800258e:	69f9      	ldr	r1, [r7, #28]
 8002590:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	2203      	movs	r2, #3
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f003 0203 	and.w	r2, r3, #3
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	69fa      	ldr	r2, [r7, #28]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	69fa      	ldr	r2, [r7, #28]
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	e01e      	b.n	8002608 <HAL_GPIO_Init+0x1c4>
 80025ca:	bf00      	nop
 80025cc:	46020000 	.word	0x46020000
 80025d0:	080095b8 	.word	0x080095b8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	2203      	movs	r2, #3
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69fa      	ldr	r2, [r7, #28]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 0203 	and.w	r2, r3, #3
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	69fa      	ldr	r2, [r7, #28]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	69fa      	ldr	r2, [r7, #28]
 8002606:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d00b      	beq.n	8002628 <HAL_GPIO_Init+0x1e4>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d007      	beq.n	8002628 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800261c:	2b11      	cmp	r3, #17
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b12      	cmp	r3, #18
 8002626:	d130      	bne.n	800268a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2203      	movs	r2, #3
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	4013      	ands	r3, r2
 800263e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69fa      	ldr	r2, [r7, #28]
 800264e:	4313      	orrs	r3, r2
 8002650:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	69fa      	ldr	r2, [r7, #28]
 8002656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800265e:	2201      	movs	r2, #1
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	4013      	ands	r3, r2
 800266c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	091b      	lsrs	r3, r3, #4
 8002674:	f003 0201 	and.w	r2, r3, #1
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	4313      	orrs	r3, r2
 8002682:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	69fa      	ldr	r2, [r7, #28]
 8002688:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b03      	cmp	r3, #3
 8002690:	d017      	beq.n	80026c2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69fa      	ldr	r2, [r7, #28]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	69fa      	ldr	r2, [r7, #28]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d07c      	beq.n	80027c8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80026ce:	4a47      	ldr	r2, [pc, #284]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	089b      	lsrs	r3, r3, #2
 80026d4:	3318      	adds	r3, #24
 80026d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026da:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f003 0303 	and.w	r3, r3, #3
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	220f      	movs	r2, #15
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	69fa      	ldr	r2, [r7, #28]
 80026ee:	4013      	ands	r3, r2
 80026f0:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	0a9a      	lsrs	r2, r3, #10
 80026f6:	4b3e      	ldr	r3, [pc, #248]	; (80027f0 <HAL_GPIO_Init+0x3ac>)
 80026f8:	4013      	ands	r3, r2
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	f002 0203 	and.w	r2, r2, #3
 8002700:	00d2      	lsls	r2, r2, #3
 8002702:	4093      	lsls	r3, r2
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	4313      	orrs	r3, r2
 8002708:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800270a:	4938      	ldr	r1, [pc, #224]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	089b      	lsrs	r3, r3, #2
 8002710:	3318      	adds	r3, #24
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002718:	4b34      	ldr	r3, [pc, #208]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	43db      	mvns	r3, r3
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	4013      	ands	r3, r2
 8002726:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002734:	69fa      	ldr	r2, [r7, #28]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4313      	orrs	r3, r2
 800273a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800273c:	4a2b      	ldr	r2, [pc, #172]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002742:	4b2a      	ldr	r3, [pc, #168]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	43db      	mvns	r3, r3
 800274c:	69fa      	ldr	r2, [r7, #28]
 800274e:	4013      	ands	r3, r2
 8002750:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800275e:	69fa      	ldr	r2, [r7, #28]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002766:	4a21      	ldr	r2, [pc, #132]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800276c:	4b1f      	ldr	r3, [pc, #124]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 800276e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002772:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	43db      	mvns	r3, r3
 8002778:	69fa      	ldr	r2, [r7, #28]
 800277a:	4013      	ands	r3, r2
 800277c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4313      	orrs	r3, r2
 8002790:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002792:	4a16      	ldr	r2, [pc, #88]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 800279a:	4b14      	ldr	r3, [pc, #80]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 800279c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80027b8:	69fa      	ldr	r2, [r7, #28]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4313      	orrs	r3, r2
 80027be:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80027c0:	4a0a      	ldr	r2, [pc, #40]	; (80027ec <HAL_GPIO_Init+0x3a8>)
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	3301      	adds	r3, #1
 80027cc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	fa22 f303 	lsr.w	r3, r2, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f47f ae3d 	bne.w	8002458 <HAL_GPIO_Init+0x14>
  }
}
 80027de:	bf00      	nop
 80027e0:	bf00      	nop
 80027e2:	3724      	adds	r7, #36	; 0x24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	46022000 	.word	0x46022000
 80027f0:	002f7f7f 	.word	0x002f7f7f

080027f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	807b      	strh	r3, [r7, #2]
 8002800:	4613      	mov	r3, r2
 8002802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002804:	787b      	ldrb	r3, [r7, #1]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800280a:	887a      	ldrh	r2, [r7, #2]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002810:	e002      	b.n	8002818 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002812:	887a      	ldrh	r2, [r7, #2]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002826:	b08f      	sub	sp, #60	; 0x3c
 8002828:	af0a      	add	r7, sp, #40	; 0x28
 800282a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e116      	b.n	8002a64 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (STM32U575xx) || defined (STM32U585xx)
  USBx = hpcd->Instance;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60bb      	str	r3, [r7, #8]
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b00      	cmp	r3, #0
 8002846:	d106      	bne.n	8002856 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7fe fee7 	bl	8001624 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2203      	movs	r2, #3
 800285a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined (STM32U575xx) || defined (STM32U585xx)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d102      	bne.n	8002870 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f006 f935 	bl	8008ae4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	603b      	str	r3, [r7, #0]
 8002880:	687e      	ldr	r6, [r7, #4]
 8002882:	466d      	mov	r5, sp
 8002884:	f106 0410 	add.w	r4, r6, #16
 8002888:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800288a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800288c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800288e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002890:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002894:	e885 0003 	stmia.w	r5, {r0, r1}
 8002898:	1d33      	adds	r3, r6, #4
 800289a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800289c:	6838      	ldr	r0, [r7, #0]
 800289e:	f006 f852 	bl	8008946 <USB_CoreInit>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d005      	beq.n	80028b4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0d7      	b.n	8002a64 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2100      	movs	r1, #0
 80028ba:	4618      	mov	r0, r3
 80028bc:	f006 f923 	bl	8008b06 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028c0:	2300      	movs	r3, #0
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	e04a      	b.n	800295c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80028c6:	7bfa      	ldrb	r2, [r7, #15]
 80028c8:	6879      	ldr	r1, [r7, #4]
 80028ca:	4613      	mov	r3, r2
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	4413      	add	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	440b      	add	r3, r1
 80028d4:	333d      	adds	r3, #61	; 0x3d
 80028d6:	2201      	movs	r2, #1
 80028d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80028da:	7bfa      	ldrb	r2, [r7, #15]
 80028dc:	6879      	ldr	r1, [r7, #4]
 80028de:	4613      	mov	r3, r2
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	4413      	add	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	440b      	add	r3, r1
 80028e8:	333c      	adds	r3, #60	; 0x3c
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80028ee:	7bfa      	ldrb	r2, [r7, #15]
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
 80028f2:	b298      	uxth	r0, r3
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	440b      	add	r3, r1
 8002900:	3344      	adds	r3, #68	; 0x44
 8002902:	4602      	mov	r2, r0
 8002904:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002906:	7bfa      	ldrb	r2, [r7, #15]
 8002908:	6879      	ldr	r1, [r7, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	3340      	adds	r3, #64	; 0x40
 8002916:	2200      	movs	r2, #0
 8002918:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800291a:	7bfa      	ldrb	r2, [r7, #15]
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	4613      	mov	r3, r2
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	4413      	add	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	440b      	add	r3, r1
 8002928:	3348      	adds	r3, #72	; 0x48
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4413      	add	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	334c      	adds	r3, #76	; 0x4c
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002942:	7bfa      	ldrb	r2, [r7, #15]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	3354      	adds	r3, #84	; 0x54
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	3301      	adds	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
 800295c:	7bfa      	ldrb	r2, [r7, #15]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	429a      	cmp	r2, r3
 8002964:	d3af      	bcc.n	80028c6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002966:	2300      	movs	r3, #0
 8002968:	73fb      	strb	r3, [r7, #15]
 800296a:	e044      	b.n	80029f6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800296c:	7bfa      	ldrb	r2, [r7, #15]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800297e:	2200      	movs	r2, #0
 8002980:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002982:	7bfa      	ldrb	r2, [r7, #15]
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002994:	7bfa      	ldrb	r2, [r7, #15]
 8002996:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002998:	7bfa      	ldrb	r2, [r7, #15]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029ae:	7bfa      	ldrb	r2, [r7, #15]
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	4613      	mov	r3, r2
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	4413      	add	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	440b      	add	r3, r1
 80029bc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029c4:	7bfa      	ldrb	r2, [r7, #15]
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	4413      	add	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	440b      	add	r3, r1
 80029d2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80029da:	7bfa      	ldrb	r2, [r7, #15]
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	4613      	mov	r3, r2
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	440b      	add	r3, r1
 80029e8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	3301      	adds	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
 80029f6:	7bfa      	ldrb	r2, [r7, #15]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d3b5      	bcc.n	800296c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	603b      	str	r3, [r7, #0]
 8002a06:	687e      	ldr	r6, [r7, #4]
 8002a08:	466d      	mov	r5, sp
 8002a0a:	f106 0410 	add.w	r4, r6, #16
 8002a0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a16:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a1a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a1e:	1d33      	adds	r3, r6, #4
 8002a20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a22:	6838      	ldr	r0, [r7, #0]
 8002a24:	f006 f8bc 	bl	8008ba0 <USB_DevInit>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2202      	movs	r2, #2
 8002a32:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e014      	b.n	8002a64 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d102      	bne.n	8002a58 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 ff38 	bl	80038c8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f006 fbcf 	bl	8009200 <USB_DevDisconnect>

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a6c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b08d      	sub	sp, #52	; 0x34
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f006 fc70 	bl	8009368 <USB_GetMode>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f040 84b7 	bne.w	80033fe <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f006 fbd4 	bl	8009242 <USB_ReadInterrupts>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 84ad 	beq.w	80033fc <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	0a1b      	lsrs	r3, r3, #8
 8002aac:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f006 fbc1 	bl	8009242 <USB_ReadInterrupts>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d107      	bne.n	8002ada <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f002 0202 	and.w	r2, r2, #2
 8002ad8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f006 fbaf 	bl	8009242 <USB_ReadInterrupts>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b10      	cmp	r3, #16
 8002aec:	d161      	bne.n	8002bb2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	699a      	ldr	r2, [r3, #24]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0210 	bic.w	r2, r2, #16
 8002afc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	f003 020f 	and.w	r2, r3, #15
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	4413      	add	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	0c5b      	lsrs	r3, r3, #17
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d124      	bne.n	8002b74 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d035      	beq.n	8002ba2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	091b      	lsrs	r3, r3, #4
 8002b3e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002b40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	461a      	mov	r2, r3
 8002b48:	6a38      	ldr	r0, [r7, #32]
 8002b4a:	f006 fb01 	bl	8009150 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	091b      	lsrs	r3, r3, #4
 8002b56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b5a:	441a      	add	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	6a1a      	ldr	r2, [r3, #32]
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	091b      	lsrs	r3, r3, #4
 8002b68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b6c:	441a      	add	r2, r3
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	621a      	str	r2, [r3, #32]
 8002b72:	e016      	b.n	8002ba2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	0c5b      	lsrs	r3, r3, #17
 8002b78:	f003 030f 	and.w	r3, r3, #15
 8002b7c:	2b06      	cmp	r3, #6
 8002b7e:	d110      	bne.n	8002ba2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002b86:	2208      	movs	r2, #8
 8002b88:	4619      	mov	r1, r3
 8002b8a:	6a38      	ldr	r0, [r7, #32]
 8002b8c:	f006 fae0 	bl	8009150 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	6a1a      	ldr	r2, [r3, #32]
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	091b      	lsrs	r3, r3, #4
 8002b98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b9c:	441a      	add	r2, r3
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	699a      	ldr	r2, [r3, #24]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f042 0210 	orr.w	r2, r2, #16
 8002bb0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f006 fb43 	bl	8009242 <USB_ReadInterrupts>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bc2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002bc6:	f040 80a7 	bne.w	8002d18 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f006 fb48 	bl	8009268 <USB_ReadDevAllOutEpInterrupt>
 8002bd8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002bda:	e099      	b.n	8002d10 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 808e 	beq.w	8002d04 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	4611      	mov	r1, r2
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f006 fb6c 	bl	80092d0 <USB_ReadDevOutEPInterrupt>
 8002bf8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00c      	beq.n	8002c1e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c10:	461a      	mov	r2, r3
 8002c12:	2301      	movs	r3, #1
 8002c14:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002c16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fd27 	bl	800366c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00c      	beq.n	8002c42 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2a:	015a      	lsls	r2, r3, #5
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	4413      	add	r3, r2
 8002c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c34:	461a      	mov	r2, r3
 8002c36:	2308      	movs	r3, #8
 8002c38:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002c3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 fdfd 	bl	800383c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	015a      	lsls	r2, r3, #5
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	4413      	add	r3, r2
 8002c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c58:	461a      	mov	r2, r3
 8002c5a:	2310      	movs	r3, #16
 8002c5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d030      	beq.n	8002cca <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c70:	2b80      	cmp	r3, #128	; 0x80
 8002c72:	d109      	bne.n	8002c88 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	69fa      	ldr	r2, [r7, #28]
 8002c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c86:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	4413      	add	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	4413      	add	r3, r2
 8002c9a:	3304      	adds	r3, #4
 8002c9c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	78db      	ldrb	r3, [r3, #3]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d108      	bne.n	8002cb8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 fbf0 	bl	8003498 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f003 0320 	and.w	r3, r3, #32
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d008      	beq.n	8002ce6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd6:	015a      	lsls	r2, r3, #5
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	2320      	movs	r3, #32
 8002ce4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d009      	beq.n	8002d04 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf2:	015a      	lsls	r2, r3, #5
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d02:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	3301      	adds	r3, #1
 8002d08:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0c:	085b      	lsrs	r3, r3, #1
 8002d0e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f47f af62 	bne.w	8002bdc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f006 fa90 	bl	8009242 <USB_ReadInterrupts>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d2c:	f040 80db 	bne.w	8002ee6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f006 fab1 	bl	800929c <USB_ReadDevAllInEpInterrupt>
 8002d3a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002d40:	e0cd      	b.n	8002ede <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80c2 	beq.w	8002ed2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d54:	b2d2      	uxtb	r2, r2
 8002d56:	4611      	mov	r1, r2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f006 fad7 	bl	800930c <USB_ReadDevInEPInterrupt>
 8002d5e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d057      	beq.n	8002e1a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	2201      	movs	r2, #1
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69f9      	ldr	r1, [r7, #28]
 8002d86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	015a      	lsls	r2, r3, #5
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	4413      	add	r3, r2
 8002d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d132      	bne.n	8002e0e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dac:	4613      	mov	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	334c      	adds	r3, #76	; 0x4c
 8002db8:	6819      	ldr	r1, [r3, #0]
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4403      	add	r3, r0
 8002dc8:	3348      	adds	r3, #72	; 0x48
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4419      	add	r1, r3
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4403      	add	r3, r0
 8002ddc:	334c      	adds	r3, #76	; 0x4c
 8002dde:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d113      	bne.n	8002e0e <HAL_PCD_IRQHandler+0x3a2>
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dea:	4613      	mov	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	3354      	adds	r3, #84	; 0x54
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d108      	bne.n	8002e0e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002e06:	461a      	mov	r2, r3
 8002e08:	2101      	movs	r1, #1
 8002e0a:	f006 fadf 	bl	80093cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	4619      	mov	r1, r3
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 fb01 	bl	800341c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f003 0308 	and.w	r3, r3, #8
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d008      	beq.n	8002e36 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	015a      	lsls	r2, r3, #5
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e30:	461a      	mov	r2, r3
 8002e32:	2308      	movs	r3, #8
 8002e34:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	015a      	lsls	r2, r3, #5
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	4413      	add	r3, r2
 8002e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	2310      	movs	r3, #16
 8002e50:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	015a      	lsls	r2, r3, #5
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	4413      	add	r3, r2
 8002e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e68:	461a      	mov	r2, r3
 8002e6a:	2340      	movs	r3, #64	; 0x40
 8002e6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d023      	beq.n	8002ec0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002e78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e7a:	6a38      	ldr	r0, [r7, #32]
 8002e7c:	f005 ffde 	bl	8008e3c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e82:	4613      	mov	r3, r2
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	4413      	add	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	3338      	adds	r3, #56	; 0x38
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	4413      	add	r3, r2
 8002e90:	3304      	adds	r3, #4
 8002e92:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	78db      	ldrb	r3, [r3, #3]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d108      	bne.n	8002eae <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 fb01 	bl	80034b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002eba:	461a      	mov	r2, r3
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002eca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fb40 	bl	8003552 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eda:	085b      	lsrs	r3, r3, #1
 8002edc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f47f af2e 	bne.w	8002d42 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f006 f9a9 	bl	8009242 <USB_ReadInterrupts>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002ef6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002efa:	d122      	bne.n	8002f42 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d108      	bne.n	8002f2c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002f22:	2100      	movs	r1, #0
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 fcf3 	bl	8003910 <HAL_PCDEx_LPM_Callback>
 8002f2a:	e002      	b.n	8002f32 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 faa9 	bl	8003484 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695a      	ldr	r2, [r3, #20]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002f40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f006 f97b 	bl	8009242 <USB_ReadInterrupts>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f56:	d112      	bne.n	8002f7e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d102      	bne.n	8002f6e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 fa81 	bl	8003470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	695a      	ldr	r2, [r3, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002f7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f006 f95d 	bl	8009242 <USB_ReadInterrupts>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f92:	d121      	bne.n	8002fd8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695a      	ldr	r2, [r3, #20]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002fa2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d111      	bne.n	8002fd2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	f003 020f 	and.w	r2, r3, #15
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002fc8:	2101      	movs	r1, #1
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 fca0 	bl	8003910 <HAL_PCDEx_LPM_Callback>
 8002fd0:	e002      	b.n	8002fd8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 fa4c 	bl	8003470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f006 f930 	bl	8009242 <USB_ReadInterrupts>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fec:	f040 80b7 	bne.w	800315e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ffe:	f023 0301 	bic.w	r3, r3, #1
 8003002:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2110      	movs	r1, #16
 800300a:	4618      	mov	r0, r3
 800300c:	f005 ff16 	bl	8008e3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003010:	2300      	movs	r3, #0
 8003012:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003014:	e046      	b.n	80030a4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003018:	015a      	lsls	r2, r3, #5
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	4413      	add	r3, r2
 800301e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003022:	461a      	mov	r2, r3
 8003024:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003028:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800302a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800302c:	015a      	lsls	r2, r3, #5
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	4413      	add	r3, r2
 8003032:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800303a:	0151      	lsls	r1, r2, #5
 800303c:	69fa      	ldr	r2, [r7, #28]
 800303e:	440a      	add	r2, r1
 8003040:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003044:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003048:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800304a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304c:	015a      	lsls	r2, r3, #5
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	4413      	add	r3, r2
 8003052:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003056:	461a      	mov	r2, r3
 8003058:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800305c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800305e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003060:	015a      	lsls	r2, r3, #5
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	4413      	add	r3, r2
 8003066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800306e:	0151      	lsls	r1, r2, #5
 8003070:	69fa      	ldr	r2, [r7, #28]
 8003072:	440a      	add	r2, r1
 8003074:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003078:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800307c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800307e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003080:	015a      	lsls	r2, r3, #5
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	4413      	add	r3, r2
 8003086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800308e:	0151      	lsls	r1, r2, #5
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	440a      	add	r2, r1
 8003094:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003098:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800309c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800309e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a0:	3301      	adds	r3, #1
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d3b3      	bcc.n	8003016 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030bc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80030c0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d016      	beq.n	80030f8 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d4:	69fa      	ldr	r2, [r7, #28]
 80030d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030da:	f043 030b 	orr.w	r3, r3, #11
 80030de:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ea:	69fa      	ldr	r2, [r7, #28]
 80030ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030f0:	f043 030b 	orr.w	r3, r3, #11
 80030f4:	6453      	str	r3, [r2, #68]	; 0x44
 80030f6:	e015      	b.n	8003124 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	69fa      	ldr	r2, [r7, #28]
 8003102:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003106:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800310a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800310e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	69fa      	ldr	r2, [r7, #28]
 800311a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800311e:	f043 030b 	orr.w	r3, r3, #11
 8003122:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	69fa      	ldr	r2, [r7, #28]
 800312e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003132:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003136:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003148:	461a      	mov	r2, r3
 800314a:	f006 f93f 	bl	80093cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800315c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f006 f86d 	bl	8009242 <USB_ReadInterrupts>
 8003168:	4603      	mov	r3, r0
 800316a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800316e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003172:	d124      	bne.n	80031be <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f006 f903 	bl	8009384 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f005 fed7 	bl	8008f36 <USB_GetDevSpeed>
 8003188:	4603      	mov	r3, r0
 800318a:	461a      	mov	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681c      	ldr	r4, [r3, #0]
 8003194:	f001 fe8a 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8003198:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	461a      	mov	r2, r3
 80031a2:	4620      	mov	r0, r4
 80031a4:	f005 fbfc 	bl	80089a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f957 	bl	800345c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80031bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f006 f83d 	bl	8009242 <USB_ReadInterrupts>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d10a      	bne.n	80031e8 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f938 	bl	8003448 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f002 0208 	and.w	r2, r2, #8
 80031e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f006 f828 	bl	8009242 <USB_ReadInterrupts>
 80031f2:	4603      	mov	r3, r0
 80031f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f8:	2b80      	cmp	r3, #128	; 0x80
 80031fa:	d122      	bne.n	8003242 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003208:	2301      	movs	r3, #1
 800320a:	627b      	str	r3, [r7, #36]	; 0x24
 800320c:	e014      	b.n	8003238 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d105      	bne.n	8003232 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	b2db      	uxtb	r3, r3
 800322a:	4619      	mov	r1, r3
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 f95f 	bl	80034f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	3301      	adds	r3, #1
 8003236:	627b      	str	r3, [r7, #36]	; 0x24
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323e:	429a      	cmp	r2, r3
 8003240:	d3e5      	bcc.n	800320e <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f005 fffb 	bl	8009242 <USB_ReadInterrupts>
 800324c:	4603      	mov	r3, r0
 800324e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003252:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003256:	d13b      	bne.n	80032d0 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003258:	2301      	movs	r3, #1
 800325a:	627b      	str	r3, [r7, #36]	; 0x24
 800325c:	e02b      	b.n	80032b6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	015a      	lsls	r2, r3, #5
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	4413      	add	r3, r2
 8003266:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003272:	4613      	mov	r3, r2
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	4413      	add	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	440b      	add	r3, r1
 800327c:	3340      	adds	r3, #64	; 0x40
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d115      	bne.n	80032b0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003284:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	da12      	bge.n	80032b0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	333f      	adds	r3, #63	; 0x3f
 800329a:	2201      	movs	r2, #1
 800329c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	4619      	mov	r1, r3
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f920 	bl	80034f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	3301      	adds	r3, #1
 80032b4:	627b      	str	r3, [r7, #36]	; 0x24
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032bc:	429a      	cmp	r2, r3
 80032be:	d3ce      	bcc.n	800325e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80032ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f005 ffb4 	bl	8009242 <USB_ReadInterrupts>
 80032da:	4603      	mov	r3, r0
 80032dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032e4:	d155      	bne.n	8003392 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032e6:	2301      	movs	r3, #1
 80032e8:	627b      	str	r3, [r7, #36]	; 0x24
 80032ea:	e045      	b.n	8003378 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80032ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ee:	015a      	lsls	r2, r3, #5
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	4413      	add	r3, r2
 80032f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d12e      	bne.n	8003372 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003314:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003316:	2b00      	cmp	r3, #0
 8003318:	da2b      	bge.n	8003372 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003326:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800332a:	429a      	cmp	r2, r3
 800332c:	d121      	bne.n	8003372 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003332:	4613      	mov	r3, r2
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	4413      	add	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003340:	2201      	movs	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10a      	bne.n	8003372 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	69fa      	ldr	r2, [r7, #28]
 8003366:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800336a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800336e:	6053      	str	r3, [r2, #4]
            break;
 8003370:	e007      	b.n	8003382 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	3301      	adds	r3, #1
 8003376:	627b      	str	r3, [r7, #36]	; 0x24
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800337e:	429a      	cmp	r2, r3
 8003380:	d3b4      	bcc.n	80032ec <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	695a      	ldr	r2, [r3, #20]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003390:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f005 ff53 	bl	8009242 <USB_ReadInterrupts>
 800339c:	4603      	mov	r3, r0
 800339e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80033a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a6:	d10a      	bne.n	80033be <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 f88d 	bl	80034c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80033bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f005 ff3d 	bl	8009242 <USB_ReadInterrupts>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f003 0304 	and.w	r3, r3, #4
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d115      	bne.n	80033fe <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f879 	bl	80034dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6859      	ldr	r1, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	e000      	b.n	80033fe <HAL_PCD_IRQHandler+0x992>
      return;
 80033fc:	bf00      	nop
    }
  }
}
 80033fe:	3734      	adds	r7, #52	; 0x34
 8003400:	46bd      	mov	sp, r7
 8003402:	bd90      	pop	{r4, r7, pc}

08003404 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	460b      	mov	r3, r1
 800340e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	460b      	mov	r3, r1
 80034ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 80034bc:	bf00      	nop
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80034fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003500:	2b00      	cmp	r3, #0
 8003502:	da0c      	bge.n	800351e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003504:	78fb      	ldrb	r3, [r7, #3]
 8003506:	f003 020f 	and.w	r2, r3, #15
 800350a:	4613      	mov	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	4413      	add	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	3338      	adds	r3, #56	; 0x38
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	4413      	add	r3, r2
 8003518:	3304      	adds	r3, #4
 800351a:	60fb      	str	r3, [r7, #12]
 800351c:	e00c      	b.n	8003538 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800351e:	78fb      	ldrb	r3, [r7, #3]
 8003520:	f003 020f 	and.w	r2, r3, #15
 8003524:	4613      	mov	r3, r2
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	4413      	add	r3, r2
 8003534:	3304      	adds	r3, #4
 8003536:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68f9      	ldr	r1, [r7, #12]
 800353e:	4618      	mov	r0, r3
 8003540:	f005 fd1e 	bl	8008f80 <USB_EPStopXfer>
 8003544:	4603      	mov	r3, r0
 8003546:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003548:	7afb      	ldrb	r3, [r7, #11]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b08a      	sub	sp, #40	; 0x28
 8003556:	af02      	add	r7, sp, #8
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	3338      	adds	r3, #56	; 0x38
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	4413      	add	r3, r2
 8003576:	3304      	adds	r3, #4
 8003578:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a1a      	ldr	r2, [r3, #32]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	429a      	cmp	r2, r3
 8003584:	d901      	bls.n	800358a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06c      	b.n	8003664 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	699a      	ldr	r2, [r3, #24]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	69fa      	ldr	r2, [r7, #28]
 800359c:	429a      	cmp	r2, r3
 800359e:	d902      	bls.n	80035a6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	3303      	adds	r3, #3
 80035aa:	089b      	lsrs	r3, r3, #2
 80035ac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80035ae:	e02b      	b.n	8003608 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	699a      	ldr	r2, [r3, #24]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	69fa      	ldr	r2, [r7, #28]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d902      	bls.n	80035cc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	3303      	adds	r3, #3
 80035d0:	089b      	lsrs	r3, r3, #2
 80035d2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6919      	ldr	r1, [r3, #16]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	4603      	mov	r3, r0
 80035ea:	6978      	ldr	r0, [r7, #20]
 80035ec:	f005 fd72 	bl	80090d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	441a      	add	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a1a      	ldr	r2, [r3, #32]
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	441a      	add	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	015a      	lsls	r2, r3, #5
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4413      	add	r3, r2
 8003610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	b29b      	uxth	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	429a      	cmp	r2, r3
 800361c:	d809      	bhi.n	8003632 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a1a      	ldr	r2, [r3, #32]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003626:	429a      	cmp	r2, r3
 8003628:	d203      	bcs.n	8003632 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1be      	bne.n	80035b0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	699a      	ldr	r2, [r3, #24]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	429a      	cmp	r2, r3
 800363c:	d811      	bhi.n	8003662 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	f003 030f 	and.w	r3, r3, #15
 8003644:	2201      	movs	r2, #1
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	43db      	mvns	r3, r3
 8003658:	6939      	ldr	r1, [r7, #16]
 800365a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800365e:	4013      	ands	r3, r2
 8003660:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3720      	adds	r7, #32
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	333c      	adds	r3, #60	; 0x3c
 8003684:	3304      	adds	r3, #4
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	4413      	add	r3, r2
 8003692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d17b      	bne.n	800379a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d015      	beq.n	80036d8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	4a61      	ldr	r2, [pc, #388]	; (8003834 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	f240 80b9 	bls.w	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80b3 	beq.w	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	015a      	lsls	r2, r3, #5
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	4413      	add	r3, r2
 80036ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ce:	461a      	mov	r2, r3
 80036d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036d4:	6093      	str	r3, [r2, #8]
 80036d6:	e0a7      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d009      	beq.n	80036f6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ee:	461a      	mov	r2, r3
 80036f0:	2320      	movs	r3, #32
 80036f2:	6093      	str	r3, [r2, #8]
 80036f4:	e098      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f040 8093 	bne.w	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	4a4b      	ldr	r2, [pc, #300]	; (8003834 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d90f      	bls.n	800372a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	4413      	add	r3, r2
 800371c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003720:	461a      	mov	r2, r3
 8003722:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003726:	6093      	str	r3, [r2, #8]
 8003728:	e07e      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	4613      	mov	r3, r2
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	4413      	add	r3, r2
 800373c:	3304      	adds	r3, #4
 800373e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	69da      	ldr	r2, [r3, #28]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	0159      	lsls	r1, r3, #5
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	440b      	add	r3, r1
 800374c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003756:	1ad2      	subs	r2, r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d114      	bne.n	800378c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003774:	461a      	mov	r2, r3
 8003776:	2101      	movs	r1, #1
 8003778:	f005 fe28 	bl	80093cc <USB_EP0_OutStart>
 800377c:	e006      	b.n	800378c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	691a      	ldr	r2, [r3, #16]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	441a      	add	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	b2db      	uxtb	r3, r3
 8003790:	4619      	mov	r1, r3
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff fe36 	bl	8003404 <HAL_PCD_DataOutStageCallback>
 8003798:	e046      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	4a26      	ldr	r2, [pc, #152]	; (8003838 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d124      	bne.n	80037ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00a      	beq.n	80037c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037b8:	461a      	mov	r2, r3
 80037ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037be:	6093      	str	r3, [r2, #8]
 80037c0:	e032      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	f003 0320 	and.w	r3, r3, #32
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	015a      	lsls	r2, r3, #5
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	4413      	add	r3, r2
 80037d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037d8:	461a      	mov	r2, r3
 80037da:	2320      	movs	r3, #32
 80037dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	4619      	mov	r1, r3
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f7ff fe0d 	bl	8003404 <HAL_PCD_DataOutStageCallback>
 80037ea:	e01d      	b.n	8003828 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d114      	bne.n	800381c <PCD_EP_OutXfrComplete_int+0x1b0>
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	4613      	mov	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d108      	bne.n	800381c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003814:	461a      	mov	r2, r3
 8003816:	2100      	movs	r1, #0
 8003818:	f005 fdd8 	bl	80093cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4619      	mov	r1, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff fdee 	bl	8003404 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3720      	adds	r7, #32
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	4f54300a 	.word	0x4f54300a
 8003838:	4f54310a 	.word	0x4f54310a

0800383c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	333c      	adds	r3, #60	; 0x3c
 8003854:	3304      	adds	r3, #4
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4413      	add	r3, r2
 8003862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4a15      	ldr	r2, [pc, #84]	; (80038c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d90e      	bls.n	8003890 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003878:	2b00      	cmp	r3, #0
 800387a:	d009      	beq.n	8003890 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	015a      	lsls	r2, r3, #5
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4413      	add	r3, r2
 8003884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003888:	461a      	mov	r2, r3
 800388a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800388e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff fdcf 	bl	8003434 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	4a0a      	ldr	r2, [pc, #40]	; (80038c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d90c      	bls.n	80038b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d108      	bne.n	80038b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6818      	ldr	r0, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80038b0:	461a      	mov	r2, r3
 80038b2:	2101      	movs	r1, #1
 80038b4:	f005 fd8a 	bl	80093cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	4f54300a 	.word	0x4f54300a

080038c8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b085      	sub	sp, #20
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038fa:	f043 0303 	orr.w	r3, r3, #3
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	460b      	mov	r3, r1
 800391a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003930:	4b34      	ldr	r3, [pc, #208]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003934:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003938:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	429a      	cmp	r2, r3
 8003940:	d101      	bne.n	8003946 <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 8003942:	2300      	movs	r3, #0
 8003944:	e057      	b.n	80039f6 <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800394c:	d90a      	bls.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800394e:	4b2d      	ldr	r3, [pc, #180]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4313      	orrs	r3, r2
 800395a:	4a2a      	ldr	r2, [pc, #168]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800395c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003960:	60d3      	str	r3, [r2, #12]
 8003962:	e007      	b.n	8003974 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003964:	4b27      	ldr	r3, [pc, #156]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800396c:	4925      	ldr	r1, [pc, #148]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4313      	orrs	r3, r2
 8003972:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003974:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a24      	ldr	r2, [pc, #144]	; (8003a0c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	099b      	lsrs	r3, r3, #6
 8003980:	2232      	movs	r2, #50	; 0x32
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	4a21      	ldr	r2, [pc, #132]	; (8003a0c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8003988:	fba2 2303 	umull	r2, r3, r2, r3
 800398c:	099b      	lsrs	r3, r3, #6
 800398e:	3301      	adds	r3, #1
 8003990:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003992:	e002      	b.n	800399a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	3b01      	subs	r3, #1
 8003998:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800399a:	4b1a      	ldr	r3, [pc, #104]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d102      	bne.n	80039ac <HAL_PWREx_ControlVoltageScaling+0x84>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1f3      	bne.n	8003994 <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d01b      	beq.n	80039ea <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80039b2:	4b15      	ldr	r3, [pc, #84]	; (8003a08 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a15      	ldr	r2, [pc, #84]	; (8003a0c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 80039b8:	fba2 2303 	umull	r2, r3, r2, r3
 80039bc:	099b      	lsrs	r3, r3, #6
 80039be:	2232      	movs	r2, #50	; 0x32
 80039c0:	fb02 f303 	mul.w	r3, r2, r3
 80039c4:	4a11      	ldr	r2, [pc, #68]	; (8003a0c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	099b      	lsrs	r3, r3, #6
 80039cc:	3301      	adds	r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80039d0:	e002      	b.n	80039d8 <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80039d8:	4b0a      	ldr	r3, [pc, #40]	; (8003a04 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80039da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <HAL_PWREx_ControlVoltageScaling+0xc2>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f3      	bne.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e000      	b.n	80039f6 <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	46020800 	.word	0x46020800
 8003a08:	20000000 	.word	0x20000000
 8003a0c:	10624dd3 	.word	0x10624dd3

08003a10 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003a14:	4b04      	ldr	r3, [pc, #16]	; (8003a28 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	46020800 	.word	0x46020800

08003a2c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003a34:	4b22      	ldr	r3, [pc, #136]	; (8003ac0 <HAL_PWREx_ConfigSupply+0x94>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <HAL_PWREx_ConfigSupply+0x98>)
 8003a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3e:	099b      	lsrs	r3, r3, #6
 8003a40:	2232      	movs	r2, #50	; 0x32
 8003a42:	fb02 f303 	mul.w	r3, r2, r3
 8003a46:	4a1f      	ldr	r2, [pc, #124]	; (8003ac4 <HAL_PWREx_ConfigSupply+0x98>)
 8003a48:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4c:	099b      	lsrs	r3, r3, #6
 8003a4e:	3301      	adds	r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d113      	bne.n	8003a80 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003a58:	4b1b      	ldr	r3, [pc, #108]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	4a1a      	ldr	r2, [pc, #104]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a5e:	f023 0302 	bic.w	r3, r3, #2
 8003a62:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a64:	e002      	b.n	8003a6c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a6c:	4b16      	ldr	r3, [pc, #88]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d116      	bne.n	8003aa6 <HAL_PWREx_ConfigSupply+0x7a>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f3      	bne.n	8003a66 <HAL_PWREx_ConfigSupply+0x3a>
 8003a7e:	e012      	b.n	8003aa6 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003a80:	4b11      	ldr	r3, [pc, #68]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	4a10      	ldr	r2, [pc, #64]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a86:	f043 0302 	orr.w	r3, r3, #2
 8003a8a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a8c:	e002      	b.n	8003a94 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	3b01      	subs	r3, #1
 8003a92:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a94:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <HAL_PWREx_ConfigSupply+0x9c>)
 8003a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d102      	bne.n	8003aa6 <HAL_PWREx_ConfigSupply+0x7a>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f3      	bne.n	8003a8e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e000      	b.n	8003ab2 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000000 	.word	0x20000000
 8003ac4:	10624dd3 	.word	0x10624dd3
 8003ac8:	46020800 	.word	0x46020800

08003acc <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	4a04      	ldr	r2, [pc, #16]	; (8003ae8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ada:	6113      	str	r3, [r2, #16]
}
 8003adc:	bf00      	nop
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	46020800 	.word	0x46020800

08003aec <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003af0:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	4a04      	ldr	r2, [pc, #16]	; (8003b08 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003af6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003afa:	6113      	str	r3, [r2, #16]
}
 8003afc:	bf00      	nop
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	46020800 	.word	0x46020800

08003b0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08e      	sub	sp, #56	; 0x38
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003b14:	2300      	movs	r3, #0
 8003b16:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d102      	bne.n	8003b26 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f000 bec3 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b26:	4b9c      	ldr	r3, [pc, #624]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f003 030c 	and.w	r3, r3, #12
 8003b2e:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b30:	4b99      	ldr	r3, [pc, #612]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b34:	f003 0303 	and.w	r3, r3, #3
 8003b38:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0310 	and.w	r3, r3, #16
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 8172 	beq.w	8003e2c <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <HAL_RCC_OscConfig+0x52>
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b50:	2b0c      	cmp	r3, #12
 8003b52:	f040 80e4 	bne.w	8003d1e <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	f040 80e0 	bne.w	8003d1e <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b5e:	4b8e      	ldr	r3, [pc, #568]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d006      	beq.n	8003b78 <HAL_RCC_OscConfig+0x6c>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d102      	bne.n	8003b78 <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	f000 be9a 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b7c:	4b86      	ldr	r3, [pc, #536]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d004      	beq.n	8003b92 <HAL_RCC_OscConfig+0x86>
 8003b88:	4b83      	ldr	r3, [pc, #524]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003b90:	e005      	b.n	8003b9e <HAL_RCC_OscConfig+0x92>
 8003b92:	4b81      	ldr	r3, [pc, #516]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003b94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b98:	041b      	lsls	r3, r3, #16
 8003b9a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d255      	bcs.n	8003c4e <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10a      	bne.n	8003bbe <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	4618      	mov	r0, r3
 8003bae:	f001 f9d3 	bl	8004f58 <RCC_SetFlashLatencyFromMSIRange>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	f000 be77 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003bbe:	4b76      	ldr	r3, [pc, #472]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	4a75      	ldr	r2, [pc, #468]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003bc4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bc8:	6093      	str	r3, [r2, #8]
 8003bca:	4b73      	ldr	r3, [pc, #460]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	4970      	ldr	r1, [pc, #448]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003be4:	d309      	bcc.n	8003bfa <HAL_RCC_OscConfig+0xee>
 8003be6:	4b6c      	ldr	r3, [pc, #432]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f023 021f 	bic.w	r2, r3, #31
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	4969      	ldr	r1, [pc, #420]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	60cb      	str	r3, [r1, #12]
 8003bf8:	e07e      	b.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	da0a      	bge.n	8003c18 <HAL_RCC_OscConfig+0x10c>
 8003c02:	4b65      	ldr	r3, [pc, #404]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	015b      	lsls	r3, r3, #5
 8003c10:	4961      	ldr	r1, [pc, #388]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60cb      	str	r3, [r1, #12]
 8003c16:	e06f      	b.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c20:	d30a      	bcc.n	8003c38 <HAL_RCC_OscConfig+0x12c>
 8003c22:	4b5d      	ldr	r3, [pc, #372]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	029b      	lsls	r3, r3, #10
 8003c30:	4959      	ldr	r1, [pc, #356]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60cb      	str	r3, [r1, #12]
 8003c36:	e05f      	b.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
 8003c38:	4b57      	ldr	r3, [pc, #348]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	03db      	lsls	r3, r3, #15
 8003c46:	4954      	ldr	r1, [pc, #336]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	60cb      	str	r3, [r1, #12]
 8003c4c:	e054      	b.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003c4e:	4b52      	ldr	r3, [pc, #328]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	4a51      	ldr	r2, [pc, #324]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c58:	6093      	str	r3, [r2, #8]
 8003c5a:	4b4f      	ldr	r3, [pc, #316]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	494c      	ldr	r1, [pc, #304]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003c74:	d309      	bcc.n	8003c8a <HAL_RCC_OscConfig+0x17e>
 8003c76:	4b48      	ldr	r3, [pc, #288]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f023 021f 	bic.w	r2, r3, #31
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	4945      	ldr	r1, [pc, #276]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60cb      	str	r3, [r1, #12]
 8003c88:	e028      	b.n	8003cdc <HAL_RCC_OscConfig+0x1d0>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	da0a      	bge.n	8003ca8 <HAL_RCC_OscConfig+0x19c>
 8003c92:	4b41      	ldr	r3, [pc, #260]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	015b      	lsls	r3, r3, #5
 8003ca0:	493d      	ldr	r1, [pc, #244]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60cb      	str	r3, [r1, #12]
 8003ca6:	e019      	b.n	8003cdc <HAL_RCC_OscConfig+0x1d0>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb0:	d30a      	bcc.n	8003cc8 <HAL_RCC_OscConfig+0x1bc>
 8003cb2:	4b39      	ldr	r3, [pc, #228]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	029b      	lsls	r3, r3, #10
 8003cc0:	4935      	ldr	r1, [pc, #212]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	60cb      	str	r3, [r1, #12]
 8003cc6:	e009      	b.n	8003cdc <HAL_RCC_OscConfig+0x1d0>
 8003cc8:	4b33      	ldr	r3, [pc, #204]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	03db      	lsls	r3, r3, #15
 8003cd6:	4930      	ldr	r1, [pc, #192]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10a      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f001 f936 	bl	8004f58 <RCC_SetFlashLatencyFromMSIRange>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	f000 bdda 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003cf8:	f001 f8d8 	bl	8004eac <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003cfc:	4b27      	ldr	r3, [pc, #156]	; (8003d9c <HAL_RCC_OscConfig+0x290>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7fd fe3f 	bl	8001984 <HAL_InitTick>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8003d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 808a 	beq.w	8003e2a <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 8003d16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d1a:	f000 bdc7 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d066      	beq.n	8003df4 <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003d26:	4b1c      	ldr	r3, [pc, #112]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1b      	ldr	r2, [pc, #108]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003d32:	f7fd fe71 	bl	8001a18 <HAL_GetTick>
 8003d36:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003d38:	e009      	b.n	8003d4e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d3a:	f7fd fe6d 	bl	8001a18 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d902      	bls.n	8003d4e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	f000 bdaf 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003d4e:	4b12      	ldr	r3, [pc, #72]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0ef      	beq.n	8003d3a <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003d5a:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	4a0e      	ldr	r2, [pc, #56]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d64:	6093      	str	r3, [r2, #8]
 8003d66:	4b0c      	ldr	r3, [pc, #48]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	4909      	ldr	r1, [pc, #36]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003d80:	d30e      	bcc.n	8003da0 <HAL_RCC_OscConfig+0x294>
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	f023 021f 	bic.w	r2, r3, #31
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	4902      	ldr	r1, [pc, #8]	; (8003d98 <HAL_RCC_OscConfig+0x28c>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	60cb      	str	r3, [r1, #12]
 8003d94:	e04a      	b.n	8003e2c <HAL_RCC_OscConfig+0x320>
 8003d96:	bf00      	nop
 8003d98:	46020c00 	.word	0x46020c00
 8003d9c:	20000004 	.word	0x20000004
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	da0a      	bge.n	8003dbe <HAL_RCC_OscConfig+0x2b2>
 8003da8:	4b9b      	ldr	r3, [pc, #620]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	015b      	lsls	r3, r3, #5
 8003db6:	4998      	ldr	r1, [pc, #608]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	60cb      	str	r3, [r1, #12]
 8003dbc:	e036      	b.n	8003e2c <HAL_RCC_OscConfig+0x320>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc6:	d30a      	bcc.n	8003dde <HAL_RCC_OscConfig+0x2d2>
 8003dc8:	4b93      	ldr	r3, [pc, #588]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	029b      	lsls	r3, r3, #10
 8003dd6:	4990      	ldr	r1, [pc, #576]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	60cb      	str	r3, [r1, #12]
 8003ddc:	e026      	b.n	8003e2c <HAL_RCC_OscConfig+0x320>
 8003dde:	4b8e      	ldr	r3, [pc, #568]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	03db      	lsls	r3, r3, #15
 8003dec:	498a      	ldr	r1, [pc, #552]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60cb      	str	r3, [r1, #12]
 8003df2:	e01b      	b.n	8003e2c <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003df4:	4b88      	ldr	r3, [pc, #544]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a87      	ldr	r2, [pc, #540]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003dfa:	f023 0301 	bic.w	r3, r3, #1
 8003dfe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003e00:	f7fd fe0a 	bl	8001a18 <HAL_GetTick>
 8003e04:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003e06:	e009      	b.n	8003e1c <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e08:	f7fd fe06 	bl	8001a18 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d902      	bls.n	8003e1c <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	f000 bd48 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003e1c:	4b7e      	ldr	r3, [pc, #504]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1ef      	bne.n	8003e08 <HAL_RCC_OscConfig+0x2fc>
 8003e28:	e000      	b.n	8003e2c <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e2a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 8094 	beq.w	8003f62 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d005      	beq.n	8003e4c <HAL_RCC_OscConfig+0x340>
 8003e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e42:	2b0c      	cmp	r3, #12
 8003e44:	d110      	bne.n	8003e68 <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d10d      	bne.n	8003e68 <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e4c:	4b72      	ldr	r3, [pc, #456]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8083 	beq.w	8003f60 <HAL_RCC_OscConfig+0x454>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d17e      	bne.n	8003f60 <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	f000 bd22 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e70:	d106      	bne.n	8003e80 <HAL_RCC_OscConfig+0x374>
 8003e72:	4b69      	ldr	r3, [pc, #420]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a68      	ldr	r2, [pc, #416]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	e041      	b.n	8003f04 <HAL_RCC_OscConfig+0x3f8>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e88:	d112      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x3a4>
 8003e8a:	4b63      	ldr	r3, [pc, #396]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a62      	ldr	r2, [pc, #392]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e94:	6013      	str	r3, [r2, #0]
 8003e96:	4b60      	ldr	r3, [pc, #384]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a5f      	ldr	r2, [pc, #380]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003e9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	4b5d      	ldr	r3, [pc, #372]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a5c      	ldr	r2, [pc, #368]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e029      	b.n	8003f04 <HAL_RCC_OscConfig+0x3f8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8003eb8:	d112      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x3d4>
 8003eba:	4b57      	ldr	r3, [pc, #348]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a56      	ldr	r2, [pc, #344]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ec0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	4b54      	ldr	r3, [pc, #336]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a53      	ldr	r2, [pc, #332]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ecc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	4b51      	ldr	r3, [pc, #324]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a50      	ldr	r2, [pc, #320]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	e011      	b.n	8003f04 <HAL_RCC_OscConfig+0x3f8>
 8003ee0:	4b4d      	ldr	r3, [pc, #308]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a4c      	ldr	r2, [pc, #304]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	4b4a      	ldr	r3, [pc, #296]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a49      	ldr	r2, [pc, #292]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ef2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	4b47      	ldr	r3, [pc, #284]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a46      	ldr	r2, [pc, #280]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003efe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d014      	beq.n	8003f36 <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 8003f0c:	f7fd fd84 	bl	8001a18 <HAL_GetTick>
 8003f10:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f12:	e009      	b.n	8003f28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f14:	f7fd fd80 	bl	8001a18 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b64      	cmp	r3, #100	; 0x64
 8003f20:	d902      	bls.n	8003f28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	f000 bcc2 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f28:	4b3b      	ldr	r3, [pc, #236]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0ef      	beq.n	8003f14 <HAL_RCC_OscConfig+0x408>
 8003f34:	e015      	b.n	8003f62 <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003f36:	f7fd fd6f 	bl	8001a18 <HAL_GetTick>
 8003f3a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f3c:	e009      	b.n	8003f52 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f3e:	f7fd fd6b 	bl	8001a18 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b64      	cmp	r3, #100	; 0x64
 8003f4a:	d902      	bls.n	8003f52 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	f000 bcad 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f52:	4b31      	ldr	r3, [pc, #196]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1ef      	bne.n	8003f3e <HAL_RCC_OscConfig+0x432>
 8003f5e:	e000      	b.n	8003f62 <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d066      	beq.n	800403c <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d005      	beq.n	8003f80 <HAL_RCC_OscConfig+0x474>
 8003f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f76:	2b0c      	cmp	r3, #12
 8003f78:	d11a      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d117      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f80:	4b25      	ldr	r3, [pc, #148]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d006      	beq.n	8003f9a <HAL_RCC_OscConfig+0x48e>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d102      	bne.n	8003f9a <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	f000 bc89 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003f9a:	4b1f      	ldr	r3, [pc, #124]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	041b      	lsls	r3, r3, #16
 8003fa8:	491b      	ldr	r1, [pc, #108]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fae:	e045      	b.n	800403c <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d024      	beq.n	8004002 <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003fb8:	4b17      	ldr	r3, [pc, #92]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a16      	ldr	r2, [pc, #88]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003fc4:	f7fd fd28 	bl	8001a18 <HAL_GetTick>
 8003fc8:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fca:	e009      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fcc:	f7fd fd24 	bl	8001a18 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d902      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	f000 bc66 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fe0:	4b0d      	ldr	r3, [pc, #52]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0ef      	beq.n	8003fcc <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003fec:	4b0a      	ldr	r3, [pc, #40]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	041b      	lsls	r3, r3, #16
 8003ffa:	4907      	ldr	r1, [pc, #28]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	610b      	str	r3, [r1, #16]
 8004000:	e01c      	b.n	800403c <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004002:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a04      	ldr	r2, [pc, #16]	; (8004018 <HAL_RCC_OscConfig+0x50c>)
 8004008:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800400c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800400e:	f7fd fd03 	bl	8001a18 <HAL_GetTick>
 8004012:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004014:	e00c      	b.n	8004030 <HAL_RCC_OscConfig+0x524>
 8004016:	bf00      	nop
 8004018:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401c:	f7fd fcfc 	bl	8001a18 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d902      	bls.n	8004030 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	f000 bc3e 	b.w	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004030:	4baf      	ldr	r3, [pc, #700]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1ef      	bne.n	800401c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 80c7 	beq.w	80041d8 <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800404a:	2300      	movs	r3, #0
 800404c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004050:	4ba7      	ldr	r3, [pc, #668]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b00      	cmp	r3, #0
 800405c:	d111      	bne.n	8004082 <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405e:	4ba4      	ldr	r3, [pc, #656]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004060:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004064:	4aa2      	ldr	r2, [pc, #648]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004066:	f043 0304 	orr.w	r3, r3, #4
 800406a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800406e:	4ba0      	ldr	r3, [pc, #640]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	617b      	str	r3, [r7, #20]
 800407a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800407c:	2301      	movs	r3, #1
 800407e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004082:	4b9c      	ldr	r3, [pc, #624]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d118      	bne.n	80040c0 <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800408e:	4b99      	ldr	r3, [pc, #612]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	4a98      	ldr	r2, [pc, #608]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004094:	f043 0301 	orr.w	r3, r3, #1
 8004098:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409a:	f7fd fcbd 	bl	8001a18 <HAL_GetTick>
 800409e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fd fcb9 	bl	8001a18 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e3fb      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80040b4:	4b8f      	ldr	r3, [pc, #572]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 80040b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d05f      	beq.n	8004188 <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80040c8:	4b89      	ldr	r3, [pc, #548]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80040ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80040ce:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	699a      	ldr	r2, [r3, #24]
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040da:	429a      	cmp	r2, r3
 80040dc:	d037      	beq.n	800414e <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d006      	beq.n	80040f6 <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e3da      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01b      	beq.n	8004138 <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 8004100:	4b7b      	ldr	r3, [pc, #492]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004102:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004106:	4a7a      	ldr	r2, [pc, #488]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004108:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800410c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8004110:	f7fd fc82 	bl	8001a18 <HAL_GetTick>
 8004114:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004118:	f7fd fc7e 	bl	8001a18 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e3c0      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800412a:	4b71      	ldr	r3, [pc, #452]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800412c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004130:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1ef      	bne.n	8004118 <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004138:	4b6d      	ldr	r3, [pc, #436]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800413a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800413e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	496a      	ldr	r1, [pc, #424]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800414e:	4b68      	ldr	r3, [pc, #416]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004150:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004154:	4a66      	ldr	r2, [pc, #408]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004156:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800415a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800415e:	f7fd fc5b 	bl	8001a18 <HAL_GetTick>
 8004162:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004166:	f7fd fc57 	bl	8001a18 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e399      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004178:	4b5d      	ldr	r3, [pc, #372]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800417a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800417e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0ef      	beq.n	8004166 <HAL_RCC_OscConfig+0x65a>
 8004186:	e01b      	b.n	80041c0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8004188:	4b59      	ldr	r3, [pc, #356]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800418a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800418e:	4a58      	ldr	r2, [pc, #352]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004190:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8004194:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8004198:	f7fd fc3e 	bl	8001a18 <HAL_GetTick>
 800419c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a0:	f7fd fc3a 	bl	8001a18 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e37c      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80041b2:	4b4f      	ldr	r3, [pc, #316]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80041b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80041b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1ef      	bne.n	80041a0 <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041c0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d107      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c8:	4b49      	ldr	r3, [pc, #292]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80041ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ce:	4a48      	ldr	r2, [pc, #288]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80041d0:	f023 0304 	bic.w	r3, r3, #4
 80041d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 8112 	beq.w	800440a <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 80041e6:	2300      	movs	r3, #0
 80041e8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ec:	4b40      	ldr	r3, [pc, #256]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80041ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f2:	f003 0304 	and.w	r3, r3, #4
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d111      	bne.n	800421e <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041fa:	4b3d      	ldr	r3, [pc, #244]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80041fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004200:	4a3b      	ldr	r2, [pc, #236]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004202:	f043 0304 	orr.w	r3, r3, #4
 8004206:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800420a:	4b39      	ldr	r3, [pc, #228]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800420c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	613b      	str	r3, [r7, #16]
 8004216:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004218:	2301      	movs	r3, #1
 800421a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800421e:	4b35      	ldr	r3, [pc, #212]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d118      	bne.n	800425c <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800422a:	4b32      	ldr	r3, [pc, #200]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	4a31      	ldr	r2, [pc, #196]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004236:	f7fd fbef 	bl	8001a18 <HAL_GetTick>
 800423a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800423e:	f7fd fbeb 	bl	8001a18 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e32d      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004250:	4b28      	ldr	r3, [pc, #160]	; (80042f4 <HAL_RCC_OscConfig+0x7e8>)
 8004252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0f0      	beq.n	800423e <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b00      	cmp	r3, #0
 8004266:	d01f      	beq.n	80042a8 <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f003 0304 	and.w	r3, r3, #4
 8004270:	2b00      	cmp	r3, #0
 8004272:	d010      	beq.n	8004296 <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004274:	4b1e      	ldr	r3, [pc, #120]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004276:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800427a:	4a1d      	ldr	r2, [pc, #116]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800427c:	f043 0304 	orr.w	r3, r3, #4
 8004280:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004284:	4b1a      	ldr	r3, [pc, #104]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004286:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800428a:	4a19      	ldr	r2, [pc, #100]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800428c:	f043 0301 	orr.w	r3, r3, #1
 8004290:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004294:	e018      	b.n	80042c8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004296:	4b16      	ldr	r3, [pc, #88]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 8004298:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800429c:	4a14      	ldr	r2, [pc, #80]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80042a6:	e00f      	b.n	80042c8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80042a8:	4b11      	ldr	r3, [pc, #68]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80042aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80042ae:	4a10      	ldr	r2, [pc, #64]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80042b8:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80042ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80042be:	4a0c      	ldr	r2, [pc, #48]	; (80042f0 <HAL_RCC_OscConfig+0x7e4>)
 80042c0:	f023 0304 	bic.w	r3, r3, #4
 80042c4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d058      	beq.n	8004382 <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 80042d0:	f7fd fba2 	bl	8001a18 <HAL_GetTick>
 80042d4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042d6:	e00f      	b.n	80042f8 <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d8:	f7fd fb9e 	bl	8001a18 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d906      	bls.n	80042f8 <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e2de      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
 80042ee:	bf00      	nop
 80042f0:	46020c00 	.word	0x46020c00
 80042f4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042f8:	4b9c      	ldr	r3, [pc, #624]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80042fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0e8      	beq.n	80042d8 <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01b      	beq.n	800434a <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004312:	4b96      	ldr	r3, [pc, #600]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004318:	4a94      	ldr	r2, [pc, #592]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800431a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800431e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004322:	e00a      	b.n	800433a <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004324:	f7fd fb78 	bl	8001a18 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004332:	4293      	cmp	r3, r2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e2b8      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800433a:	4b8c      	ldr	r3, [pc, #560]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800433c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004340:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0ed      	beq.n	8004324 <HAL_RCC_OscConfig+0x818>
 8004348:	e053      	b.n	80043f2 <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800434a:	4b88      	ldr	r3, [pc, #544]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800434c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004350:	4a86      	ldr	r2, [pc, #536]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004356:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800435a:	e00a      	b.n	8004372 <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800435c:	f7fd fb5c 	bl	8001a18 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	f241 3288 	movw	r2, #5000	; 0x1388
 800436a:	4293      	cmp	r3, r2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e29c      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004372:	4b7e      	ldr	r3, [pc, #504]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004378:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1ed      	bne.n	800435c <HAL_RCC_OscConfig+0x850>
 8004380:	e037      	b.n	80043f2 <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004382:	f7fd fb49 	bl	8001a18 <HAL_GetTick>
 8004386:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004388:	e00a      	b.n	80043a0 <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438a:	f7fd fb45 	bl	8001a18 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	f241 3288 	movw	r2, #5000	; 0x1388
 8004398:	4293      	cmp	r3, r2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e285      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043a0:	4b72      	ldr	r3, [pc, #456]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80043a6:	f003 0302 	and.w	r3, r3, #2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1ed      	bne.n	800438a <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80043ae:	4b6f      	ldr	r3, [pc, #444]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80043b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01a      	beq.n	80043f2 <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80043bc:	4b6b      	ldr	r3, [pc, #428]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80043c2:	4a6a      	ldr	r2, [pc, #424]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043c8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80043cc:	e00a      	b.n	80043e4 <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ce:	f7fd fb23 	bl	8001a18 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043dc:	4293      	cmp	r3, r2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e263      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80043e4:	4b61      	ldr	r3, [pc, #388]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80043ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1ed      	bne.n	80043ce <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043f2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d107      	bne.n	800440a <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043fa:	4b5c      	ldr	r3, [pc, #368]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80043fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004400:	4a5a      	ldr	r2, [pc, #360]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004402:	f023 0304 	bic.w	r3, r3, #4
 8004406:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d036      	beq.n	8004484 <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	2b00      	cmp	r3, #0
 800441c:	d019      	beq.n	8004452 <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800441e:	4b53      	ldr	r3, [pc, #332]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a52      	ldr	r2, [pc, #328]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004424:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004428:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800442a:	f7fd faf5 	bl	8001a18 <HAL_GetTick>
 800442e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004432:	f7fd faf1 	bl	8001a18 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e233      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004444:	4b49      	ldr	r3, [pc, #292]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x926>
 8004450:	e018      	b.n	8004484 <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8004452:	4b46      	ldr	r3, [pc, #280]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a45      	ldr	r2, [pc, #276]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004458:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800445c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800445e:	f7fd fadb 	bl	8001a18 <HAL_GetTick>
 8004462:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004466:	f7fd fad7 	bl	8001a18 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e219      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004478:	4b3c      	ldr	r3, [pc, #240]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f0      	bne.n	8004466 <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800448c:	2b00      	cmp	r3, #0
 800448e:	d036      	beq.n	80044fe <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	2b00      	cmp	r3, #0
 8004496:	d019      	beq.n	80044cc <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004498:	4b34      	ldr	r3, [pc, #208]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a33      	ldr	r2, [pc, #204]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800449e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044a2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80044a4:	f7fd fab8 	bl	8001a18 <HAL_GetTick>
 80044a8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80044ac:	f7fd fab4 	bl	8001a18 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1f6      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80044be:	4b2b      	ldr	r3, [pc, #172]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0f0      	beq.n	80044ac <HAL_RCC_OscConfig+0x9a0>
 80044ca:	e018      	b.n	80044fe <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80044cc:	4b27      	ldr	r3, [pc, #156]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a26      	ldr	r2, [pc, #152]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80044d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80044d8:	f7fd fa9e 	bl	8001a18 <HAL_GetTick>
 80044dc:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80044e0:	f7fd fa9a 	bl	8001a18 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1dc      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80044f2:	4b1e      	ldr	r3, [pc, #120]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d07f      	beq.n	800460a <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450e:	2b00      	cmp	r3, #0
 8004510:	d062      	beq.n	80045d8 <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004512:	4b16      	ldr	r3, [pc, #88]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	4a15      	ldr	r2, [pc, #84]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004518:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800451c:	6093      	str	r3, [r2, #8]
 800451e:	4b13      	ldr	r3, [pc, #76]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452a:	4910      	ldr	r1, [pc, #64]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800452c:	4313      	orrs	r3, r2
 800452e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004534:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8004538:	d309      	bcc.n	800454e <HAL_RCC_OscConfig+0xa42>
 800453a:	4b0c      	ldr	r3, [pc, #48]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f023 021f 	bic.w	r2, r3, #31
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	4909      	ldr	r1, [pc, #36]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004548:	4313      	orrs	r3, r2
 800454a:	60cb      	str	r3, [r1, #12]
 800454c:	e02a      	b.n	80045a4 <HAL_RCC_OscConfig+0xa98>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004552:	2b00      	cmp	r3, #0
 8004554:	da0c      	bge.n	8004570 <HAL_RCC_OscConfig+0xa64>
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	015b      	lsls	r3, r3, #5
 8004564:	4901      	ldr	r1, [pc, #4]	; (800456c <HAL_RCC_OscConfig+0xa60>)
 8004566:	4313      	orrs	r3, r2
 8004568:	60cb      	str	r3, [r1, #12]
 800456a:	e01b      	b.n	80045a4 <HAL_RCC_OscConfig+0xa98>
 800456c:	46020c00 	.word	0x46020c00
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004578:	d30a      	bcc.n	8004590 <HAL_RCC_OscConfig+0xa84>
 800457a:	4ba5      	ldr	r3, [pc, #660]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	029b      	lsls	r3, r3, #10
 8004588:	49a1      	ldr	r1, [pc, #644]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800458a:	4313      	orrs	r3, r2
 800458c:	60cb      	str	r3, [r1, #12]
 800458e:	e009      	b.n	80045a4 <HAL_RCC_OscConfig+0xa98>
 8004590:	4b9f      	ldr	r3, [pc, #636]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	03db      	lsls	r3, r3, #15
 800459e:	499c      	ldr	r1, [pc, #624]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80045a4:	4b9a      	ldr	r3, [pc, #616]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a99      	ldr	r2, [pc, #612]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045aa:	f043 0310 	orr.w	r3, r3, #16
 80045ae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80045b0:	f7fd fa32 	bl	8001a18 <HAL_GetTick>
 80045b4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80045b8:	f7fd fa2e 	bl	8001a18 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e170      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80045ca:	4b91      	ldr	r3, [pc, #580]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0xaac>
 80045d6:	e018      	b.n	800460a <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80045d8:	4b8d      	ldr	r3, [pc, #564]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a8c      	ldr	r2, [pc, #560]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80045de:	f023 0310 	bic.w	r3, r3, #16
 80045e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80045e4:	f7fd fa18 	bl	8001a18 <HAL_GetTick>
 80045e8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80045ec:	f7fd fa14 	bl	8001a18 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e156      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80045fe:	4b84      	ldr	r3, [pc, #528]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 814b 	beq.w	80048aa <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004614:	2300      	movs	r3, #0
 8004616:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800461a:	4b7d      	ldr	r3, [pc, #500]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b0c      	cmp	r3, #12
 8004624:	f000 80fa 	beq.w	800481c <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462c:	2b02      	cmp	r3, #2
 800462e:	f040 80cc 	bne.w	80047ca <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004632:	4b77      	ldr	r3, [pc, #476]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a76      	ldr	r2, [pc, #472]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800463c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800463e:	f7fd f9eb 	bl	8001a18 <HAL_GetTick>
 8004642:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004644:	e008      	b.n	8004658 <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004646:	f7fd f9e7 	bl	8001a18 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e129      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004658:	4b6d      	ldr	r3, [pc, #436]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1f0      	bne.n	8004646 <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004664:	4b6a      	ldr	r3, [pc, #424]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004666:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	2b00      	cmp	r3, #0
 8004670:	d111      	bne.n	8004696 <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004672:	4b67      	ldr	r3, [pc, #412]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004674:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004678:	4a65      	ldr	r2, [pc, #404]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800467a:	f043 0304 	orr.w	r3, r3, #4
 800467e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004682:	4b63      	ldr	r3, [pc, #396]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004684:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004690:	2301      	movs	r3, #1
 8004692:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004696:	4b5f      	ldr	r3, [pc, #380]	; (8004814 <HAL_RCC_OscConfig+0xd08>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800469e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046a2:	d102      	bne.n	80046aa <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 80046a4:	2301      	movs	r3, #1
 80046a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80046aa:	4b5a      	ldr	r3, [pc, #360]	; (8004814 <HAL_RCC_OscConfig+0xd08>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	4a59      	ldr	r2, [pc, #356]	; (8004814 <HAL_RCC_OscConfig+0xd08>)
 80046b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046b4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80046b6:	4b56      	ldr	r3, [pc, #344]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80046b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046ca:	3a01      	subs	r2, #1
 80046cc:	0212      	lsls	r2, r2, #8
 80046ce:	4311      	orrs	r1, r2
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80046d4:	430a      	orrs	r2, r1
 80046d6:	494e      	ldr	r1, [pc, #312]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	628b      	str	r3, [r1, #40]	; 0x28
 80046dc:	4b4c      	ldr	r3, [pc, #304]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80046de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046e0:	4b4d      	ldr	r3, [pc, #308]	; (8004818 <HAL_RCC_OscConfig+0xd0c>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80046e8:	3a01      	subs	r2, #1
 80046ea:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80046f2:	3a01      	subs	r2, #1
 80046f4:	0252      	lsls	r2, r2, #9
 80046f6:	b292      	uxth	r2, r2
 80046f8:	4311      	orrs	r1, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046fe:	3a01      	subs	r2, #1
 8004700:	0412      	lsls	r2, r2, #16
 8004702:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004706:	4311      	orrs	r1, r2
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800470c:	3a01      	subs	r2, #1
 800470e:	0612      	lsls	r2, r2, #24
 8004710:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004714:	430a      	orrs	r2, r1
 8004716:	493e      	ldr	r1, [pc, #248]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004718:	4313      	orrs	r3, r2
 800471a:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 800471c:	4b3c      	ldr	r3, [pc, #240]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800471e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004720:	4a3b      	ldr	r2, [pc, #236]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004722:	f023 0310 	bic.w	r3, r3, #16
 8004726:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004728:	4b39      	ldr	r3, [pc, #228]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800472a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004730:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004738:	00d2      	lsls	r2, r2, #3
 800473a:	4935      	ldr	r1, [pc, #212]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800473c:	4313      	orrs	r3, r2
 800473e:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004740:	4b33      	ldr	r3, [pc, #204]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004744:	4a32      	ldr	r2, [pc, #200]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004746:	f043 0310 	orr.w	r3, r3, #16
 800474a:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800474c:	4b30      	ldr	r3, [pc, #192]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	f023 020c 	bic.w	r2, r3, #12
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004758:	492d      	ldr	r1, [pc, #180]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800475a:	4313      	orrs	r3, r2
 800475c:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 800475e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004762:	2b01      	cmp	r3, #1
 8004764:	d105      	bne.n	8004772 <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004766:	4b2b      	ldr	r3, [pc, #172]	; (8004814 <HAL_RCC_OscConfig+0xd08>)
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	4a2a      	ldr	r2, [pc, #168]	; (8004814 <HAL_RCC_OscConfig+0xd08>)
 800476c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004770:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8004772:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004776:	2b01      	cmp	r3, #1
 8004778:	d107      	bne.n	800478a <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800477a:	4b25      	ldr	r3, [pc, #148]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800477c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004780:	4a23      	ldr	r2, [pc, #140]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004782:	f023 0304 	bic.w	r3, r3, #4
 8004786:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800478a:	4b21      	ldr	r3, [pc, #132]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	4a20      	ldr	r2, [pc, #128]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004794:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004796:	4b1e      	ldr	r3, [pc, #120]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a1d      	ldr	r2, [pc, #116]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 800479c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047a0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80047a2:	f7fd f939 	bl	8001a18 <HAL_GetTick>
 80047a6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80047a8:	e008      	b.n	80047bc <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047aa:	f7fd f935 	bl	8001a18 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e077      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80047bc:	4b14      	ldr	r3, [pc, #80]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d0f0      	beq.n	80047aa <HAL_RCC_OscConfig+0xc9e>
 80047c8:	e06f      	b.n	80048aa <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80047ca:	4b11      	ldr	r3, [pc, #68]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a10      	ldr	r2, [pc, #64]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80047d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047d4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80047d6:	f7fd f91f 	bl	8001a18 <HAL_GetTick>
 80047da:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047de:	f7fd f91b 	bl	8001a18 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e05d      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f0      	bne.n	80047de <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80047fc:	4b04      	ldr	r3, [pc, #16]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 80047fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004800:	4a03      	ldr	r2, [pc, #12]	; (8004810 <HAL_RCC_OscConfig+0xd04>)
 8004802:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8004806:	f023 0303 	bic.w	r3, r3, #3
 800480a:	6293      	str	r3, [r2, #40]	; 0x28
 800480c:	e04d      	b.n	80048aa <HAL_RCC_OscConfig+0xd9e>
 800480e:	bf00      	nop
 8004810:	46020c00 	.word	0x46020c00
 8004814:	46020800 	.word	0x46020800
 8004818:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800481c:	4b25      	ldr	r3, [pc, #148]	; (80048b4 <HAL_RCC_OscConfig+0xda8>)
 800481e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004820:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004822:	4b24      	ldr	r3, [pc, #144]	; (80048b4 <HAL_RCC_OscConfig+0xda8>)
 8004824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004826:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	2b01      	cmp	r3, #1
 800482e:	d03a      	beq.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f003 0203 	and.w	r2, r3, #3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800483a:	429a      	cmp	r2, r3
 800483c:	d133      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	0a1b      	lsrs	r3, r3, #8
 8004842:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800484c:	429a      	cmp	r2, r3
 800484e:	d12a      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	0b1b      	lsrs	r3, r3, #12
 8004854:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d122      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800486a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800486c:	429a      	cmp	r2, r3
 800486e:	d11a      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	0a5b      	lsrs	r3, r3, #9
 8004874:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d111      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	0c1b      	lsrs	r3, r3, #16
 8004886:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800488e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004890:	429a      	cmp	r2, r3
 8004892:	d108      	bne.n	80048a6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	0e1b      	lsrs	r3, r3, #24
 8004898:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d001      	beq.n	80048aa <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e000      	b.n	80048ac <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3738      	adds	r7, #56	; 0x38
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	46020c00 	.word	0x46020c00

080048b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e1d9      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048cc:	4b9b      	ldr	r3, [pc, #620]	; (8004b3c <HAL_RCC_ClockConfig+0x284>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 030f 	and.w	r3, r3, #15
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d910      	bls.n	80048fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048da:	4b98      	ldr	r3, [pc, #608]	; (8004b3c <HAL_RCC_ClockConfig+0x284>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f023 020f 	bic.w	r2, r3, #15
 80048e2:	4996      	ldr	r1, [pc, #600]	; (8004b3c <HAL_RCC_ClockConfig+0x284>)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ea:	4b94      	ldr	r3, [pc, #592]	; (8004b3c <HAL_RCC_ClockConfig+0x284>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d001      	beq.n	80048fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e1c1      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0310 	and.w	r3, r3, #16
 8004904:	2b00      	cmp	r3, #0
 8004906:	d010      	beq.n	800492a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695a      	ldr	r2, [r3, #20]
 800490c:	4b8c      	ldr	r3, [pc, #560]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800490e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004910:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004914:	429a      	cmp	r2, r3
 8004916:	d908      	bls.n	800492a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004918:	4b89      	ldr	r3, [pc, #548]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	4986      	ldr	r1, [pc, #536]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004926:	4313      	orrs	r3, r2
 8004928:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0308 	and.w	r3, r3, #8
 8004932:	2b00      	cmp	r3, #0
 8004934:	d012      	beq.n	800495c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	4b81      	ldr	r3, [pc, #516]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	091b      	lsrs	r3, r3, #4
 8004940:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004944:	429a      	cmp	r2, r3
 8004946:	d909      	bls.n	800495c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004948:	4b7d      	ldr	r3, [pc, #500]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	497a      	ldr	r1, [pc, #488]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004958:	4313      	orrs	r3, r2
 800495a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d010      	beq.n	800498a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	4b74      	ldr	r3, [pc, #464]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004974:	429a      	cmp	r2, r3
 8004976:	d908      	bls.n	800498a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004978:	4b71      	ldr	r3, [pc, #452]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	496e      	ldr	r1, [pc, #440]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004986:	4313      	orrs	r3, r2
 8004988:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d010      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	4b69      	ldr	r3, [pc, #420]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d908      	bls.n	80049b8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80049a6:	4b66      	ldr	r3, [pc, #408]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	f023 020f 	bic.w	r2, r3, #15
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	4963      	ldr	r1, [pc, #396]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 80d2 	beq.w	8004b6a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80049c6:	2300      	movs	r3, #0
 80049c8:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d143      	bne.n	8004a5a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049d2:	4b5b      	ldr	r3, [pc, #364]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d110      	bne.n	8004a02 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80049e0:	4b57      	ldr	r3, [pc, #348]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049e6:	4a56      	ldr	r2, [pc, #344]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049e8:	f043 0304 	orr.w	r3, r3, #4
 80049ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80049f0:	4b53      	ldr	r3, [pc, #332]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 80049f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80049fe:	2301      	movs	r3, #1
 8004a00:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004a02:	f7fd f809 	bl	8001a18 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004a08:	4b4e      	ldr	r3, [pc, #312]	; (8004b44 <HAL_RCC_ClockConfig+0x28c>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00f      	beq.n	8004a34 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004a16:	f7fc ffff 	bl	8001a18 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e12b      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004a28:	4b46      	ldr	r3, [pc, #280]	; (8004b44 <HAL_RCC_ClockConfig+0x28c>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0f0      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004a34:	7dfb      	ldrb	r3, [r7, #23]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d107      	bne.n	8004a4a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004a3a:	4b41      	ldr	r3, [pc, #260]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a40:	4a3f      	ldr	r2, [pc, #252]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a42:	f023 0304 	bic.w	r3, r3, #4
 8004a46:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004a4a:	4b3d      	ldr	r3, [pc, #244]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d121      	bne.n	8004a9a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e112      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d107      	bne.n	8004a72 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a62:	4b37      	ldr	r3, [pc, #220]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d115      	bne.n	8004a9a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e106      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d107      	bne.n	8004a8a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004a7a:	4b31      	ldr	r3, [pc, #196]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e0fa      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a8a:	4b2d      	ldr	r3, [pc, #180]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e0f2      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004a9a:	4b29      	ldr	r3, [pc, #164]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	f023 0203 	bic.w	r2, r3, #3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	4926      	ldr	r1, [pc, #152]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004aac:	f7fc ffb4 	bl	8001a18 <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	d112      	bne.n	8004ae0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aba:	e00a      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004abc:	f7fc ffac 	bl	8001a18 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e0d6      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ad2:	4b1b      	ldr	r3, [pc, #108]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	f003 030c 	and.w	r3, r3, #12
 8004ada:	2b0c      	cmp	r3, #12
 8004adc:	d1ee      	bne.n	8004abc <HAL_RCC_ClockConfig+0x204>
 8004ade:	e044      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d112      	bne.n	8004b0e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aea:	f7fc ff95 	bl	8001a18 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e0bf      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b00:	4b0f      	ldr	r3, [pc, #60]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	f003 030c 	and.w	r3, r3, #12
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d1ee      	bne.n	8004aea <HAL_RCC_ClockConfig+0x232>
 8004b0c:	e02d      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d123      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004b16:	e00a      	b.n	8004b2e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b18:	f7fc ff7e 	bl	8001a18 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e0a8      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004b2e:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <HAL_RCC_ClockConfig+0x288>)
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1ee      	bne.n	8004b18 <HAL_RCC_ClockConfig+0x260>
 8004b3a:	e016      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2b2>
 8004b3c:	40022000 	.word	0x40022000
 8004b40:	46020c00 	.word	0x46020c00
 8004b44:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b48:	f7fc ff66 	bl	8001a18 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e090      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b5e:	4b4a      	ldr	r3, [pc, #296]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f003 030c 	and.w	r3, r3, #12
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	d1ee      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d010      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	4b43      	ldr	r3, [pc, #268]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d208      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004b86:	4b40      	ldr	r3, [pc, #256]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f023 020f 	bic.w	r2, r3, #15
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	493d      	ldr	r1, [pc, #244]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b98:	4b3c      	ldr	r3, [pc, #240]	; (8004c8c <HAL_RCC_ClockConfig+0x3d4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 030f 	and.w	r3, r3, #15
 8004ba0:	683a      	ldr	r2, [r7, #0]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d210      	bcs.n	8004bc8 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba6:	4b39      	ldr	r3, [pc, #228]	; (8004c8c <HAL_RCC_ClockConfig+0x3d4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 020f 	bic.w	r2, r3, #15
 8004bae:	4937      	ldr	r1, [pc, #220]	; (8004c8c <HAL_RCC_ClockConfig+0x3d4>)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb6:	4b35      	ldr	r3, [pc, #212]	; (8004c8c <HAL_RCC_ClockConfig+0x3d4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d001      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e05b      	b.n	8004c80 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d010      	beq.n	8004bf6 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	4b2b      	ldr	r3, [pc, #172]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d208      	bcs.n	8004bf6 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004be4:	4b28      	ldr	r3, [pc, #160]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4925      	ldr	r1, [pc, #148]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d012      	beq.n	8004c28 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	4b20      	ldr	r3, [pc, #128]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	091b      	lsrs	r3, r3, #4
 8004c0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d209      	bcs.n	8004c28 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004c14:	4b1c      	ldr	r3, [pc, #112]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	4919      	ldr	r1, [pc, #100]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0310 	and.w	r3, r3, #16
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d010      	beq.n	8004c56 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	695a      	ldr	r2, [r3, #20]
 8004c38:	4b13      	ldr	r3, [pc, #76]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d208      	bcs.n	8004c56 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004c44:	4b10      	ldr	r3, [pc, #64]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	490d      	ldr	r1, [pc, #52]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004c56:	f000 f821 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	4b0a      	ldr	r3, [pc, #40]	; (8004c88 <HAL_RCC_ClockConfig+0x3d0>)
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	f003 030f 	and.w	r3, r3, #15
 8004c64:	490a      	ldr	r1, [pc, #40]	; (8004c90 <HAL_RCC_ClockConfig+0x3d8>)
 8004c66:	5ccb      	ldrb	r3, [r1, r3]
 8004c68:	fa22 f303 	lsr.w	r3, r2, r3
 8004c6c:	4a09      	ldr	r2, [pc, #36]	; (8004c94 <HAL_RCC_ClockConfig+0x3dc>)
 8004c6e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c70:	4b09      	ldr	r3, [pc, #36]	; (8004c98 <HAL_RCC_ClockConfig+0x3e0>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fc fe85 	bl	8001984 <HAL_InitTick>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	73fb      	strb	r3, [r7, #15]

  return status;
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	46020c00 	.word	0x46020c00
 8004c8c:	40022000 	.word	0x40022000
 8004c90:	08009560 	.word	0x08009560
 8004c94:	20000000 	.word	0x20000000
 8004c98:	20000004 	.word	0x20000004

08004c9c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b08b      	sub	sp, #44	; 0x2c
 8004ca0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004caa:	4b7b      	ldr	r3, [pc, #492]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	f003 030c 	and.w	r3, r3, #12
 8004cb2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cb4:	4b78      	ldr	r3, [pc, #480]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb8:	f003 0303 	and.w	r3, r3, #3
 8004cbc:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_RCC_GetSysClockFreq+0x34>
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	2b0c      	cmp	r3, #12
 8004cc8:	d121      	bne.n	8004d0e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d11e      	bne.n	8004d0e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004cd0:	4b71      	ldr	r3, [pc, #452]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d107      	bne.n	8004cec <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004cdc:	4b6e      	ldr	r3, [pc, #440]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004cde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004ce2:	0b1b      	lsrs	r3, r3, #12
 8004ce4:	f003 030f 	and.w	r3, r3, #15
 8004ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cea:	e005      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004cec:	4b6a      	ldr	r3, [pc, #424]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	0f1b      	lsrs	r3, r3, #28
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004cf8:	4a68      	ldr	r2, [pc, #416]	; (8004e9c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d00:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d110      	bne.n	8004d2a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d0c:	e00d      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d0e:	4b62      	ldr	r3, [pc, #392]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	f003 030c 	and.w	r3, r3, #12
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d102      	bne.n	8004d20 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d1a:	4b61      	ldr	r3, [pc, #388]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d1c:	623b      	str	r3, [r7, #32]
 8004d1e:	e004      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	2b08      	cmp	r3, #8
 8004d24:	d101      	bne.n	8004d2a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d26:	4b5e      	ldr	r3, [pc, #376]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d28:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	2b0c      	cmp	r3, #12
 8004d2e:	f040 80ac 	bne.w	8004e8a <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004d32:	4b59      	ldr	r3, [pc, #356]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	f003 0303 	and.w	r3, r3, #3
 8004d3a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004d3c:	4b56      	ldr	r3, [pc, #344]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d40:	0a1b      	lsrs	r3, r3, #8
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	3301      	adds	r3, #1
 8004d48:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004d4a:	4b53      	ldr	r3, [pc, #332]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004d56:	4b50      	ldr	r3, [pc, #320]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8086 	beq.w	8004e86 <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	2b03      	cmp	r3, #3
 8004d84:	d022      	beq.n	8004dcc <HAL_RCC_GetSysClockFreq+0x130>
 8004d86:	e043      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	ee07 3a90 	vmov	s15, r3
 8004d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d92:	eddf 6a44 	vldr	s13, [pc, #272]	; 8004ea4 <HAL_RCC_GetSysClockFreq+0x208>
 8004d96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d9a:	4b3f      	ldr	r3, [pc, #252]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004daa:	ed97 6a01 	vldr	s12, [r7, #4]
 8004dae:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004ea8 <HAL_RCC_GetSysClockFreq+0x20c>
 8004db2:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004db6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004dba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004dbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dc6:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004dca:	e046      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	ee07 3a90 	vmov	s15, r3
 8004dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dd6:	eddf 6a33 	vldr	s13, [pc, #204]	; 8004ea4 <HAL_RCC_GetSysClockFreq+0x208>
 8004dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dde:	4b2e      	ldr	r3, [pc, #184]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de6:	ee07 3a90 	vmov	s15, r3
 8004dea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004dee:	ed97 6a01 	vldr	s12, [r7, #4]
 8004df2:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004ea8 <HAL_RCC_GetSysClockFreq+0x20c>
 8004df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004dfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004dfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e0a:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004e0e:	e024      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	ee07 3a90 	vmov	s15, r3
 8004e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	ee07 3a90 	vmov	s15, r3
 8004e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e28:	4b1b      	ldr	r3, [pc, #108]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e30:	ee07 3a90 	vmov	s15, r3
 8004e34:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e38:	ed97 6a01 	vldr	s12, [r7, #4]
 8004e3c:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8004ea8 <HAL_RCC_GetSysClockFreq+0x20c>
 8004e40:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e44:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e48:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e54:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004e58:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004e5a:	4b0f      	ldr	r3, [pc, #60]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e5e:	0e1b      	lsrs	r3, r3, #24
 8004e60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e64:	3301      	adds	r3, #1
 8004e66:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	ee07 3a90 	vmov	s15, r3
 8004e6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e7e:	ee17 3a90 	vmov	r3, s15
 8004e82:	623b      	str	r3, [r7, #32]
 8004e84:	e001      	b.n	8004e8a <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 8004e86:	2300      	movs	r3, #0
 8004e88:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	372c      	adds	r7, #44	; 0x2c
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	46020c00 	.word	0x46020c00
 8004e9c:	08009578 	.word	0x08009578
 8004ea0:	00f42400 	.word	0x00f42400
 8004ea4:	4b742400 	.word	0x4b742400
 8004ea8:	46000000 	.word	0x46000000

08004eac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004eb0:	f7ff fef4 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	4b07      	ldr	r3, [pc, #28]	; (8004ed4 <HAL_RCC_GetHCLKFreq+0x28>)
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	4906      	ldr	r1, [pc, #24]	; (8004ed8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004ec0:	5ccb      	ldrb	r3, [r1, r3]
 8004ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec6:	4a05      	ldr	r2, [pc, #20]	; (8004edc <HAL_RCC_GetHCLKFreq+0x30>)
 8004ec8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004eca:	4b04      	ldr	r3, [pc, #16]	; (8004edc <HAL_RCC_GetHCLKFreq+0x30>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	46020c00 	.word	0x46020c00
 8004ed8:	08009560 	.word	0x08009560
 8004edc:	20000000 	.word	0x20000000

08004ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004ee4:	f7ff ffe2 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	091b      	lsrs	r3, r3, #4
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	4903      	ldr	r1, [pc, #12]	; (8004f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ef6:	5ccb      	ldrb	r3, [r1, r3]
 8004ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	46020c00 	.word	0x46020c00
 8004f04:	08009570 	.word	0x08009570

08004f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004f0c:	f7ff ffce 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004f10:	4602      	mov	r2, r0
 8004f12:	4b05      	ldr	r3, [pc, #20]	; (8004f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	0a1b      	lsrs	r3, r3, #8
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	4903      	ldr	r1, [pc, #12]	; (8004f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f1e:	5ccb      	ldrb	r3, [r1, r3]
 8004f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	46020c00 	.word	0x46020c00
 8004f2c:	08009570 	.word	0x08009570

08004f30 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004f34:	f7ff ffba 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4903      	ldr	r1, [pc, #12]	; (8004f54 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	46020c00 	.word	0x46020c00
 8004f54:	08009570 	.word	0x08009570

08004f58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f60:	4b3e      	ldr	r3, [pc, #248]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f6e:	f7fe fd4f 	bl	8003a10 <HAL_PWREx_GetVoltageRange>
 8004f72:	6178      	str	r0, [r7, #20]
 8004f74:	e019      	b.n	8004faa <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f76:	4b39      	ldr	r3, [pc, #228]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f7c:	4a37      	ldr	r2, [pc, #220]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004f7e:	f043 0304 	orr.w	r3, r3, #4
 8004f82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004f86:	4b35      	ldr	r3, [pc, #212]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	60fb      	str	r3, [r7, #12]
 8004f92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f94:	f7fe fd3c 	bl	8003a10 <HAL_PWREx_GetVoltageRange>
 8004f98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f9a:	4b30      	ldr	r3, [pc, #192]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fa0:	4a2e      	ldr	r2, [pc, #184]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004fa2:	f023 0304 	bic.w	r3, r3, #4
 8004fa6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004fb0:	d003      	beq.n	8004fba <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004fb8:	d109      	bne.n	8004fce <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fc0:	d202      	bcs.n	8004fc8 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004fc6:	e033      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004fc8:	2300      	movs	r3, #0
 8004fca:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004fcc:	e030      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fd4:	d208      	bcs.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fdc:	d102      	bne.n	8004fe4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004fde:	2303      	movs	r3, #3
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	e025      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e035      	b.n	8005054 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fee:	d90f      	bls.n	8005010 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ffc:	d902      	bls.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004ffe:	2300      	movs	r3, #0
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	e015      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005004:	2301      	movs	r3, #1
 8005006:	613b      	str	r3, [r7, #16]
 8005008:	e012      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800500a:	2300      	movs	r3, #0
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	e00f      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005016:	d109      	bne.n	800502c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800501e:	d102      	bne.n	8005026 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005020:	2301      	movs	r3, #1
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e004      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005026:	2302      	movs	r3, #2
 8005028:	613b      	str	r3, [r7, #16]
 800502a:	e001      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800502c:	2301      	movs	r3, #1
 800502e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005030:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f023 020f 	bic.w	r2, r3, #15
 8005038:	4909      	ldr	r1, [pc, #36]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005040:	4b07      	ldr	r3, [pc, #28]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 030f 	and.w	r3, r3, #15
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	429a      	cmp	r2, r3
 800504c:	d001      	beq.n	8005052 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e000      	b.n	8005054 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	46020c00 	.word	0x46020c00
 8005060:	40022000 	.word	0x40022000

08005064 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005068:	b0ba      	sub	sp, #232	; 0xe8
 800506a:	af00      	add	r7, sp, #0
 800506c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005070:	2300      	movs	r3, #0
 8005072:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005076:	2300      	movs	r3, #0
 8005078:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800507c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005084:	f002 0401 	and.w	r4, r2, #1
 8005088:	2500      	movs	r5, #0
 800508a:	ea54 0305 	orrs.w	r3, r4, r5
 800508e:	d00b      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8005090:	4bcb      	ldr	r3, [pc, #812]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005096:	f023 0103 	bic.w	r1, r3, #3
 800509a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800509e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a0:	4ac7      	ldr	r2, [pc, #796]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050a2:	430b      	orrs	r3, r1
 80050a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b0:	f002 0802 	and.w	r8, r2, #2
 80050b4:	f04f 0900 	mov.w	r9, #0
 80050b8:	ea58 0309 	orrs.w	r3, r8, r9
 80050bc:	d00b      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80050be:	4bc0      	ldr	r3, [pc, #768]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80050c4:	f023 010c 	bic.w	r1, r3, #12
 80050c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ce:	4abc      	ldr	r2, [pc, #752]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050d0:	430b      	orrs	r3, r1
 80050d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050de:	f002 0a04 	and.w	sl, r2, #4
 80050e2:	f04f 0b00 	mov.w	fp, #0
 80050e6:	ea5a 030b 	orrs.w	r3, sl, fp
 80050ea:	d00b      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80050ec:	4bb4      	ldr	r3, [pc, #720]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80050f2:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80050f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fc:	4ab0      	ldr	r2, [pc, #704]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050fe:	430b      	orrs	r3, r1
 8005100:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005104:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	f002 0308 	and.w	r3, r2, #8
 8005110:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005114:	2300      	movs	r3, #0
 8005116:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800511a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800511e:	460b      	mov	r3, r1
 8005120:	4313      	orrs	r3, r2
 8005122:	d00b      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005124:	4ba6      	ldr	r3, [pc, #664]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800512a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800512e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005134:	4aa2      	ldr	r2, [pc, #648]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005136:	430b      	orrs	r3, r1
 8005138:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800513c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005144:	f002 0310 	and.w	r3, r2, #16
 8005148:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800514c:	2300      	movs	r3, #0
 800514e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005152:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005156:	460b      	mov	r3, r1
 8005158:	4313      	orrs	r3, r2
 800515a:	d00b      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800515c:	4b98      	ldr	r3, [pc, #608]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800515e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005162:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005166:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800516a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800516c:	4a94      	ldr	r2, [pc, #592]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800516e:	430b      	orrs	r3, r1
 8005170:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005174:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517c:	f002 0320 	and.w	r3, r2, #32
 8005180:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005184:	2300      	movs	r3, #0
 8005186:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800518a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800518e:	460b      	mov	r3, r1
 8005190:	4313      	orrs	r3, r2
 8005192:	d00b      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005194:	4b8a      	ldr	r3, [pc, #552]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005196:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800519a:	f023 0107 	bic.w	r1, r3, #7
 800519e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051a4:	4a86      	ldr	r2, [pc, #536]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80051a6:	430b      	orrs	r3, r1
 80051a8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b4:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80051b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051bc:	2300      	movs	r3, #0
 80051be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051c2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4313      	orrs	r3, r2
 80051ca:	d00b      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80051cc:	4b7c      	ldr	r3, [pc, #496]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80051ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80051d2:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80051d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051dc:	4a78      	ldr	r2, [pc, #480]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80051de:	430b      	orrs	r3, r1
 80051e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ec:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80051f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80051f4:	2300      	movs	r3, #0
 80051f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051fa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80051fe:	460b      	mov	r3, r1
 8005200:	4313      	orrs	r3, r2
 8005202:	d00b      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005204:	4b6e      	ldr	r3, [pc, #440]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005206:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800520a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800520e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005212:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005214:	4a6a      	ldr	r2, [pc, #424]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005216:	430b      	orrs	r3, r1
 8005218:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800521c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005224:	f402 7380 	and.w	r3, r2, #256	; 0x100
 8005228:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800522c:	2300      	movs	r3, #0
 800522e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005232:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8005236:	460b      	mov	r3, r1
 8005238:	4313      	orrs	r3, r2
 800523a:	d00b      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800523c:	4b60      	ldr	r3, [pc, #384]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800523e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005242:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800524a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524c:	4a5c      	ldr	r2, [pc, #368]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800524e:	430b      	orrs	r3, r1
 8005250:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005254:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8005260:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005264:	2300      	movs	r3, #0
 8005266:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800526a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800526e:	460b      	mov	r3, r1
 8005270:	4313      	orrs	r3, r2
 8005272:	d00b      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005274:	4b52      	ldr	r3, [pc, #328]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800527a:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 800527e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005284:	4a4e      	ldr	r2, [pc, #312]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005286:	430b      	orrs	r3, r1
 8005288:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800528c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005294:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8005298:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800529c:	2300      	movs	r3, #0
 800529e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80052a2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80052a6:	460b      	mov	r3, r1
 80052a8:	4313      	orrs	r3, r2
 80052aa:	d00b      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80052ac:	4b44      	ldr	r3, [pc, #272]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80052b2:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80052b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052bc:	4a40      	ldr	r2, [pc, #256]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052be:	430b      	orrs	r3, r1
 80052c0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80052c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80052d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80052d4:	2300      	movs	r3, #0
 80052d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80052da:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80052de:	460b      	mov	r3, r1
 80052e0:	4313      	orrs	r3, r2
 80052e2:	d00b      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80052e4:	4b36      	ldr	r3, [pc, #216]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80052ea:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 80052ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052f4:	4a32      	ldr	r2, [pc, #200]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052f6:	430b      	orrs	r3, r1
 80052f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80052fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8005308:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800530c:	2300      	movs	r3, #0
 800530e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005312:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8005316:	460b      	mov	r3, r1
 8005318:	4313      	orrs	r3, r2
 800531a:	d00c      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800531c:	4b28      	ldr	r3, [pc, #160]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800531e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005322:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800532a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800532e:	4a24      	ldr	r2, [pc, #144]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005330:	430b      	orrs	r3, r1
 8005332:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800533a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8005342:	67bb      	str	r3, [r7, #120]	; 0x78
 8005344:	2300      	movs	r3, #0
 8005346:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005348:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800534c:	460b      	mov	r3, r1
 800534e:	4313      	orrs	r3, r2
 8005350:	d04f      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535a:	2b80      	cmp	r3, #128	; 0x80
 800535c:	d02d      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x356>
 800535e:	2b80      	cmp	r3, #128	; 0x80
 8005360:	d827      	bhi.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005362:	2b60      	cmp	r3, #96	; 0x60
 8005364:	d02e      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005366:	2b60      	cmp	r3, #96	; 0x60
 8005368:	d823      	bhi.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800536a:	2b40      	cmp	r3, #64	; 0x40
 800536c:	d006      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x318>
 800536e:	2b40      	cmp	r3, #64	; 0x40
 8005370:	d81f      	bhi.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005372:	2b00      	cmp	r3, #0
 8005374:	d009      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x326>
 8005376:	2b20      	cmp	r3, #32
 8005378:	d011      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800537a:	e01a      	b.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800537c:	4b10      	ldr	r3, [pc, #64]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	4a0f      	ldr	r2, [pc, #60]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005386:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005388:	e01d      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800538a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800538e:	3308      	adds	r3, #8
 8005390:	4618      	mov	r0, r3
 8005392:	f002 f981 	bl	8007698 <RCCEx_PLL2_Config>
 8005396:	4603      	mov	r3, r0
 8005398:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800539c:	e013      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800539e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053a2:	332c      	adds	r3, #44	; 0x2c
 80053a4:	4618      	mov	r0, r3
 80053a6:	f002 fa0f 	bl	80077c8 <RCCEx_PLL3_Config>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80053b0:	e009      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80053b8:	e005      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 80053ba:	bf00      	nop
 80053bc:	e003      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80053be:	bf00      	nop
 80053c0:	46020c00 	.word	0x46020c00
        break;
 80053c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053c6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10d      	bne.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80053ce:	4bb6      	ldr	r3, [pc, #728]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80053d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80053d4:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 80053d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e0:	4ab1      	ldr	r2, [pc, #708]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80053e2:	430b      	orrs	r3, r1
 80053e4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80053e8:	e003      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ea:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80053ee:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80053f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fa:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80053fe:	673b      	str	r3, [r7, #112]	; 0x70
 8005400:	2300      	movs	r3, #0
 8005402:	677b      	str	r3, [r7, #116]	; 0x74
 8005404:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8005408:	460b      	mov	r3, r1
 800540a:	4313      	orrs	r3, r2
 800540c:	d053      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800540e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541a:	d033      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800541c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005420:	d82c      	bhi.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8005422:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005426:	d02f      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8005428:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800542c:	d826      	bhi.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x418>
 800542e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005432:	d008      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8005434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005438:	d820      	bhi.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x418>
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800543e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005442:	d011      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005444:	e01a      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005446:	4b98      	ldr	r3, [pc, #608]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	4a97      	ldr	r2, [pc, #604]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800544c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005450:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005452:	e01a      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005454:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005458:	3308      	adds	r3, #8
 800545a:	4618      	mov	r0, r3
 800545c:	f002 f91c 	bl	8007698 <RCCEx_PLL2_Config>
 8005460:	4603      	mov	r3, r0
 8005462:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005466:	e010      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005468:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800546c:	332c      	adds	r3, #44	; 0x2c
 800546e:	4618      	mov	r0, r3
 8005470:	f002 f9aa 	bl	80077c8 <RCCEx_PLL3_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800547a:	e006      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005482:	e002      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8005484:	bf00      	nop
 8005486:	e000      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8005488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800548a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10d      	bne.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005492:	4b85      	ldr	r3, [pc, #532]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005494:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005498:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800549c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054a4:	4a80      	ldr	r2, [pc, #512]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80054a6:	430b      	orrs	r3, r1
 80054a8:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80054ac:	e003      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80054b2:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80054b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054be:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80054c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80054c4:	2300      	movs	r3, #0
 80054c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054c8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80054cc:	460b      	mov	r3, r1
 80054ce:	4313      	orrs	r3, r2
 80054d0:	d046      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80054d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80054da:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80054de:	d028      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80054e0:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80054e4:	d821      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80054e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054ea:	d022      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80054ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054f0:	d81b      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80054f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054f6:	d01c      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80054f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054fc:	d815      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80054fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005502:	d008      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8005504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005508:	d80f      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800550a:	2b00      	cmp	r3, #0
 800550c:	d011      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800550e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005512:	d00e      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8005514:	e009      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005516:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800551a:	3308      	adds	r3, #8
 800551c:	4618      	mov	r0, r3
 800551e:	f002 f8bb 	bl	8007698 <RCCEx_PLL2_Config>
 8005522:	4603      	mov	r3, r0
 8005524:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005528:	e004      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005530:	e000      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8005532:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005534:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10d      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800553c:	4b5a      	ldr	r3, [pc, #360]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800553e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005542:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8005546:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800554a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800554e:	4a56      	ldr	r2, [pc, #344]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005550:	430b      	orrs	r3, r1
 8005552:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005556:	e003      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005558:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800555c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005560:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800556c:	663b      	str	r3, [r7, #96]	; 0x60
 800556e:	2300      	movs	r3, #0
 8005570:	667b      	str	r3, [r7, #100]	; 0x64
 8005572:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8005576:	460b      	mov	r3, r1
 8005578:	4313      	orrs	r3, r2
 800557a:	d03f      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800557c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005584:	2b04      	cmp	r3, #4
 8005586:	d81e      	bhi.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8005588:	a201      	add	r2, pc, #4	; (adr r2, 8005590 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800558a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558e:	bf00      	nop
 8005590:	080055cf 	.word	0x080055cf
 8005594:	080055a5 	.word	0x080055a5
 8005598:	080055b3 	.word	0x080055b3
 800559c:	080055cf 	.word	0x080055cf
 80055a0:	080055cf 	.word	0x080055cf
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80055a4:	4b40      	ldr	r3, [pc, #256]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	4a3f      	ldr	r2, [pc, #252]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80055aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ae:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80055b0:	e00e      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055b6:	332c      	adds	r3, #44	; 0x2c
 80055b8:	4618      	mov	r0, r3
 80055ba:	f002 f905 	bl	80077c8 <RCCEx_PLL3_Config>
 80055be:	4603      	mov	r3, r0
 80055c0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80055c4:	e004      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80055cc:	e000      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 80055ce:	bf00      	nop
    }
    if (ret == HAL_OK)
 80055d0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10d      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80055d8:	4b33      	ldr	r3, [pc, #204]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80055da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80055de:	f023 0107 	bic.w	r1, r3, #7
 80055e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ea:	4a2f      	ldr	r2, [pc, #188]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80055ec:	430b      	orrs	r3, r1
 80055ee:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80055f2:	e003      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80055f8:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80055fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005604:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8005608:	65bb      	str	r3, [r7, #88]	; 0x58
 800560a:	2300      	movs	r3, #0
 800560c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800560e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8005612:	460b      	mov	r3, r1
 8005614:	4313      	orrs	r3, r2
 8005616:	d04d      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005618:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800561c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005620:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005624:	d028      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005626:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800562a:	d821      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800562c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005630:	d024      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005632:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005636:	d81b      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005638:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800563c:	d00e      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800563e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005642:	d815      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005644:	2b00      	cmp	r3, #0
 8005646:	d01b      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8005648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800564c:	d110      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800564e:	4b16      	ldr	r3, [pc, #88]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005652:	4a15      	ldr	r2, [pc, #84]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005658:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800565a:	e012      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800565c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005660:	332c      	adds	r3, #44	; 0x2c
 8005662:	4618      	mov	r0, r3
 8005664:	f002 f8b0 	bl	80077c8 <RCCEx_PLL3_Config>
 8005668:	4603      	mov	r3, r0
 800566a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800566e:	e008      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005676:	e004      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005678:	bf00      	nop
 800567a:	e002      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800567c:	bf00      	nop
 800567e:	e000      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005680:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005682:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d110      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800568a:	4b07      	ldr	r3, [pc, #28]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800568c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005690:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8005694:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005698:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800569c:	4a02      	ldr	r2, [pc, #8]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800569e:	430b      	orrs	r3, r1
 80056a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80056a4:	e006      	b.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80056a6:	bf00      	nop
 80056a8:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80056b0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80056c0:	653b      	str	r3, [r7, #80]	; 0x50
 80056c2:	2300      	movs	r3, #0
 80056c4:	657b      	str	r3, [r7, #84]	; 0x54
 80056c6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80056ca:	460b      	mov	r3, r1
 80056cc:	4313      	orrs	r3, r2
 80056ce:	f000 80b5 	beq.w	800583c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056d2:	2300      	movs	r3, #0
 80056d4:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056d8:	4b9d      	ldr	r3, [pc, #628]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80056da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056de:	f003 0304 	and.w	r3, r3, #4
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d113      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056e6:	4b9a      	ldr	r3, [pc, #616]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80056e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056ec:	4a98      	ldr	r2, [pc, #608]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80056ee:	f043 0304 	orr.w	r3, r3, #4
 80056f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80056f6:	4b96      	ldr	r3, [pc, #600]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80056f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 8005708:	2301      	movs	r3, #1
 800570a:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800570e:	4b91      	ldr	r3, [pc, #580]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	4a90      	ldr	r2, [pc, #576]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8005714:	f043 0301 	orr.w	r3, r3, #1
 8005718:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800571a:	f7fc f97d 	bl	8001a18 <HAL_GetTick>
 800571e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005722:	e00b      	b.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005724:	f7fc f978 	bl	8001a18 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d903      	bls.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800573a:	e005      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800573c:	4b85      	ldr	r3, [pc, #532]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800573e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0ed      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8005748:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800574c:	2b00      	cmp	r3, #0
 800574e:	d165      	bne.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005750:	4b7f      	ldr	r3, [pc, #508]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800575e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005762:	2b00      	cmp	r3, #0
 8005764:	d023      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8005766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800576a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800576e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005772:	4293      	cmp	r3, r2
 8005774:	d01b      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005776:	4b76      	ldr	r3, [pc, #472]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005778:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800577c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005780:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005784:	4b72      	ldr	r3, [pc, #456]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005786:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800578a:	4a71      	ldr	r2, [pc, #452]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800578c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005790:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005794:	4b6e      	ldr	r3, [pc, #440]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800579a:	4a6d      	ldr	r2, [pc, #436]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800579c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057a0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057a4:	4a6a      	ldr	r2, [pc, #424]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80057a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057aa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d019      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ba:	f7fc f92d 	bl	8001a18 <HAL_GetTick>
 80057be:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057c2:	e00d      	b.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c4:	f7fc f928 	bl	8001a18 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057ce:	1ad2      	subs	r2, r2, r3
 80057d0:	f241 3388 	movw	r3, #5000	; 0x1388
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d903      	bls.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 80057de:	e006      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057e0:	4b5b      	ldr	r3, [pc, #364]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80057e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0ea      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 80057ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10d      	bne.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80057f6:	4b56      	ldr	r3, [pc, #344]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80057f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80057fc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005800:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005804:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005808:	4a51      	ldr	r2, [pc, #324]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800580a:	430b      	orrs	r3, r1
 800580c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005810:	e008      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005812:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005816:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 800581a:	e003      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005820:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005824:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d107      	bne.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800582c:	4b48      	ldr	r3, [pc, #288]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800582e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005832:	4a47      	ldr	r2, [pc, #284]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005834:	f023 0304 	bic.w	r3, r3, #4
 8005838:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800583c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005844:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8005848:	64bb      	str	r3, [r7, #72]	; 0x48
 800584a:	2300      	movs	r3, #0
 800584c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800584e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8005852:	460b      	mov	r3, r1
 8005854:	4313      	orrs	r3, r2
 8005856:	d042      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005858:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800585c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005860:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005864:	d022      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005866:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800586a:	d81b      	bhi.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800586c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005870:	d011      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8005872:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005876:	d815      	bhi.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d019      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800587c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005880:	d110      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005886:	3308      	adds	r3, #8
 8005888:	4618      	mov	r0, r3
 800588a:	f001 ff05 	bl	8007698 <RCCEx_PLL2_Config>
 800588e:	4603      	mov	r3, r0
 8005890:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005894:	e00d      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005896:	4b2e      	ldr	r3, [pc, #184]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589a:	4a2d      	ldr	r2, [pc, #180]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800589c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058a0:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80058a2:	e006      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80058aa:	e002      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80058ac:	bf00      	nop
 80058ae:	e000      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80058b0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80058b2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10d      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80058ba:	4b25      	ldr	r3, [pc, #148]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80058bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80058c0:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80058c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80058cc:	4a20      	ldr	r2, [pc, #128]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80058ce:	430b      	orrs	r3, r1
 80058d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80058d4:	e003      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80058da:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80058de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e6:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80058ea:	643b      	str	r3, [r7, #64]	; 0x40
 80058ec:	2300      	movs	r3, #0
 80058ee:	647b      	str	r3, [r7, #68]	; 0x44
 80058f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80058f4:	460b      	mov	r3, r1
 80058f6:	4313      	orrs	r3, r2
 80058f8:	d032      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80058fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005902:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005906:	d00b      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800590c:	d804      	bhi.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800590e:	2b00      	cmp	r3, #0
 8005910:	d008      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005916:	d007      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800591e:	e004      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005920:	bf00      	nop
 8005922:	e002      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005924:	bf00      	nop
 8005926:	e000      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005928:	bf00      	nop
    }
    if (ret == HAL_OK)
 800592a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d112      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005932:	4b07      	ldr	r3, [pc, #28]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005934:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005938:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800593c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005940:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005944:	4a02      	ldr	r2, [pc, #8]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005946:	430b      	orrs	r3, r1
 8005948:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800594c:	e008      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800594e:	bf00      	nop
 8005950:	46020c00 	.word	0x46020c00
 8005954:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005958:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800595c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005968:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800596c:	63bb      	str	r3, [r7, #56]	; 0x38
 800596e:	2300      	movs	r3, #0
 8005970:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005972:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8005976:	460b      	mov	r3, r1
 8005978:	4313      	orrs	r3, r2
 800597a:	d00c      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800597c:	4b98      	ldr	r3, [pc, #608]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800597e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005982:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8005986:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800598a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800598e:	4a94      	ldr	r2, [pc, #592]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005990:	430b      	orrs	r3, r1
 8005992:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800599a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80059a2:	633b      	str	r3, [r7, #48]	; 0x30
 80059a4:	2300      	movs	r3, #0
 80059a6:	637b      	str	r3, [r7, #52]	; 0x34
 80059a8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80059ac:	460b      	mov	r3, r1
 80059ae:	4313      	orrs	r3, r2
 80059b0:	d019      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80059b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80059b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059be:	d105      	bne.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059c0:	4b87      	ldr	r3, [pc, #540]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	4a86      	ldr	r2, [pc, #536]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80059c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059ca:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80059cc:	4b84      	ldr	r3, [pc, #528]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80059ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80059d2:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80059d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80059da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059de:	4a80      	ldr	r2, [pc, #512]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80059e0:	430b      	orrs	r3, r1
 80059e2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80059e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80059f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80059f4:	2300      	movs	r3, #0
 80059f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059f8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80059fc:	460b      	mov	r3, r1
 80059fe:	4313      	orrs	r3, r2
 8005a00:	d00c      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005a02:	4b77      	ldr	r3, [pc, #476]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a08:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005a14:	4972      	ldr	r1, [pc, #456]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005a1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a24:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8005a28:	623b      	str	r3, [r7, #32]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005a32:	460b      	mov	r3, r1
 8005a34:	4313      	orrs	r3, r2
 8005a36:	d00c      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005a38:	4b69      	ldr	r3, [pc, #420]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a3e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a46:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005a4a:	4965      	ldr	r1, [pc, #404]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005a52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5a:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8005a5e:	61bb      	str	r3, [r7, #24]
 8005a60:	2300      	movs	r3, #0
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	d00c      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005a6e:	4b5c      	ldr	r3, [pc, #368]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005a74:	f023 0218 	bic.w	r2, r3, #24
 8005a78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a7c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005a80:	4957      	ldr	r1, [pc, #348]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a90:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8005a94:	613b      	str	r3, [r7, #16]
 8005a96:	2300      	movs	r3, #0
 8005a98:	617b      	str	r3, [r7, #20]
 8005a9a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	d032      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005aa4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005aa8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005aac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ab0:	d105      	bne.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ab2:	4b4b      	ldr	r3, [pc, #300]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab6:	4a4a      	ldr	r2, [pc, #296]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005abc:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ac2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005ac6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005aca:	d108      	bne.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005acc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ad0:	3308      	adds	r3, #8
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f001 fde0 	bl	8007698 <RCCEx_PLL2_Config>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 8005ade:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d10d      	bne.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005ae6:	4b3e      	ldr	r3, [pc, #248]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005ae8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005aec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005af0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005af4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005af8:	4939      	ldr	r1, [pc, #228]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8005b00:	e003      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b02:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005b06:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005b0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b12:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8005b16:	60bb      	str	r3, [r7, #8]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005b20:	460b      	mov	r3, r1
 8005b22:	4313      	orrs	r3, r2
 8005b24:	d03a      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005b26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b32:	d00e      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8005b34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b38:	d815      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d017      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005b3e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b42:	d110      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b44:	4b26      	ldr	r3, [pc, #152]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b48:	4a25      	ldr	r2, [pc, #148]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b4e:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005b50:	e00e      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b56:	3308      	adds	r3, #8
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f001 fd9d 	bl	8007698 <RCCEx_PLL2_Config>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005b64:	e004      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005b6c:	e000      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8005b6e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005b70:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10d      	bne.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005b78:	4b19      	ldr	r3, [pc, #100]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b7e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005b82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b8a:	4915      	ldr	r1, [pc, #84]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8005b92:	e003      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b94:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005b98:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005b9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8005ba8:	603b      	str	r3, [r7, #0]
 8005baa:	2300      	movs	r3, #0
 8005bac:	607b      	str	r3, [r7, #4]
 8005bae:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	d00c      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005bb8:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005bba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005bbe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bc6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005bca:	4905      	ldr	r1, [pc, #20]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005bd2:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	37e8      	adds	r7, #232	; 0xe8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005be0:	46020c00 	.word	0x46020c00

08005be4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b089      	sub	sp, #36	; 0x24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005bec:	4bac      	ldr	r3, [pc, #688]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bf4:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005bf6:	4baa      	ldr	r3, [pc, #680]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bfa:	f003 0303 	and.w	r3, r3, #3
 8005bfe:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005c00:	4ba7      	ldr	r3, [pc, #668]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c04:	0a1b      	lsrs	r3, r3, #8
 8005c06:	f003 030f 	and.w	r3, r3, #15
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	613b      	str	r3, [r7, #16]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8005c0e:	4ba4      	ldr	r3, [pc, #656]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c12:	f003 0310 	and.w	r3, r3, #16
 8005c16:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005c18:	4ba1      	ldr	r3, [pc, #644]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1c:	08db      	lsrs	r3, r3, #3
 8005c1e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	fb02 f303 	mul.w	r3, r2, r3
 8005c28:	ee07 3a90 	vmov	s15, r3
 8005c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c30:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f000 8123 	beq.w	8005e82 <HAL_RCCEx_GetPLL1ClockFreq+0x29e>
  {
    switch (pll1source)
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	d062      	beq.n	8005d08 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	f200 8081 	bhi.w	8005d4c <HAL_RCCEx_GetPLL1ClockFreq+0x168>
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d024      	beq.n	8005c9a <HAL_RCCEx_GetPLL1ClockFreq+0xb6>
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d17a      	bne.n	8005d4c <HAL_RCCEx_GetPLL1ClockFreq+0x168>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	ee07 3a90 	vmov	s15, r3
 8005c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c60:	eddf 6a90 	vldr	s13, [pc, #576]	; 8005ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8005c64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c68:	4b8d      	ldr	r3, [pc, #564]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c70:	ee07 3a90 	vmov	s15, r3
 8005c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c78:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c7c:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8005ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005c80:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005c84:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c98:	e08f      	b.n	8005dba <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005c9a:	4b81      	ldr	r3, [pc, #516]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d005      	beq.n	8005cb2 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
 8005ca6:	4b7e      	ldr	r3, [pc, #504]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	0f1b      	lsrs	r3, r3, #28
 8005cac:	f003 030f 	and.w	r3, r3, #15
 8005cb0:	e006      	b.n	8005cc0 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 8005cb2:	4b7b      	ldr	r3, [pc, #492]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005cb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005cb8:	041b      	lsls	r3, r3, #16
 8005cba:	0f1b      	lsrs	r3, r3, #28
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	4a7a      	ldr	r2, [pc, #488]	; (8005eac <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc6:	ee07 3a90 	vmov	s15, r3
 8005cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	ee07 3a90 	vmov	s15, r3
 8005cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	ee07 3a90 	vmov	s15, r3
 8005ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ce6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cea:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8005ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d06:	e058      	b.n	8005dba <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	ee07 3a90 	vmov	s15, r3
 8005d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d12:	eddf 6a64 	vldr	s13, [pc, #400]	; 8005ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8005d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d1a:	4b61      	ldr	r3, [pc, #388]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d22:	ee07 3a90 	vmov	s15, r3
 8005d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d2e:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8005ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d4a:	e036      	b.n	8005dba <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005d4c:	4b54      	ldr	r3, [pc, #336]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d005      	beq.n	8005d64 <HAL_RCCEx_GetPLL1ClockFreq+0x180>
 8005d58:	4b51      	ldr	r3, [pc, #324]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	0f1b      	lsrs	r3, r3, #28
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	e006      	b.n	8005d72 <HAL_RCCEx_GetPLL1ClockFreq+0x18e>
 8005d64:	4b4e      	ldr	r3, [pc, #312]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005d66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005d6a:	041b      	lsls	r3, r3, #16
 8005d6c:	0f1b      	lsrs	r3, r3, #28
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	4a4e      	ldr	r2, [pc, #312]	; (8005eac <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d78:	ee07 3a90 	vmov	s15, r3
 8005d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	ee07 3a90 	vmov	s15, r3
 8005d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	ee07 3a90 	vmov	s15, r3
 8005d94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d98:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d9c:	eddf 5a42 	vldr	s11, [pc, #264]	; 8005ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005da0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005da4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005dac:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005db4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005db8:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005dba:	4b39      	ldr	r3, [pc, #228]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d017      	beq.n	8005df6 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005dc6:	4b36      	ldr	r3, [pc, #216]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dca:	0a5b      	lsrs	r3, r3, #9
 8005dcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dd0:	ee07 3a90 	vmov	s15, r3
 8005dd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005dd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ddc:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005de0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005de4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005de8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dec:	ee17 2a90 	vmov	r2, s15
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	e002      	b.n	8005dfc <HAL_RCCEx_GetPLL1ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005dfc:	4b28      	ldr	r3, [pc, #160]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d017      	beq.n	8005e38 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e08:	4b25      	ldr	r3, [pc, #148]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e0c:	0c1b      	lsrs	r3, r3, #16
 8005e0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005e1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e1e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e2e:	ee17 2a90 	vmov	r2, s15
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	605a      	str	r2, [r3, #4]
 8005e36:	e002      	b.n	8005e3e <HAL_RCCEx_GetPLL1ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005e3e:	4b18      	ldr	r3, [pc, #96]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d017      	beq.n	8005e7a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e4a:	4b15      	ldr	r3, [pc, #84]	; (8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e4e:	0e1b      	lsrs	r3, r3, #24
 8005e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e54:	ee07 3a90 	vmov	s15, r3
 8005e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005e5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e60:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e64:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e70:	ee17 2a90 	vmov	r2, s15
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005e78:	e00c      	b.n	8005e94 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	609a      	str	r2, [r3, #8]
}
 8005e80:	e008      	b.n	8005e94 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	609a      	str	r2, [r3, #8]
}
 8005e94:	bf00      	nop
 8005e96:	3724      	adds	r7, #36	; 0x24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	46020c00 	.word	0x46020c00
 8005ea4:	4b742400 	.word	0x4b742400
 8005ea8:	46000000 	.word	0x46000000
 8005eac:	08009578 	.word	0x08009578

08005eb0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b089      	sub	sp, #36	; 0x24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005eb8:	4bac      	ldr	r3, [pc, #688]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ec0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005ec2:	4baa      	ldr	r3, [pc, #680]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec6:	f003 0303 	and.w	r3, r3, #3
 8005eca:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005ecc:	4ba7      	ldr	r3, [pc, #668]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	0a1b      	lsrs	r3, r3, #8
 8005ed2:	f003 030f 	and.w	r3, r3, #15
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	613b      	str	r3, [r7, #16]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8005eda:	4ba4      	ldr	r3, [pc, #656]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ede:	f003 0310 	and.w	r3, r3, #16
 8005ee2:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005ee4:	4ba1      	ldr	r3, [pc, #644]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee8:	08db      	lsrs	r3, r3, #3
 8005eea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	fb02 f303 	mul.w	r3, r2, r3
 8005ef4:	ee07 3a90 	vmov	s15, r3
 8005ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efc:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 8123 	beq.w	800614e <HAL_RCCEx_GetPLL2ClockFreq+0x29e>
  {
    switch (pll2source)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d062      	beq.n	8005fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b03      	cmp	r3, #3
 8005f12:	f200 8081 	bhi.w	8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d024      	beq.n	8005f66 <HAL_RCCEx_GetPLL2ClockFreq+0xb6>
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d17a      	bne.n	8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	ee07 3a90 	vmov	s15, r3
 8005f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2c:	eddf 6a90 	vldr	s13, [pc, #576]	; 8006170 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 8005f30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f34:	4b8d      	ldr	r3, [pc, #564]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3c:	ee07 3a90 	vmov	s15, r3
 8005f40:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f44:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f48:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8005f4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005f50:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f58:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005f5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f64:	e08f      	b.n	8006086 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005f66:	4b81      	ldr	r3, [pc, #516]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d005      	beq.n	8005f7e <HAL_RCCEx_GetPLL2ClockFreq+0xce>
 8005f72:	4b7e      	ldr	r3, [pc, #504]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	0f1b      	lsrs	r3, r3, #28
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	e006      	b.n	8005f8c <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
 8005f7e:	4b7b      	ldr	r3, [pc, #492]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005f80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f84:	041b      	lsls	r3, r3, #16
 8005f86:	0f1b      	lsrs	r3, r3, #28
 8005f88:	f003 030f 	and.w	r3, r3, #15
 8005f8c:	4a7a      	ldr	r2, [pc, #488]	; (8006178 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f92:	ee07 3a90 	vmov	s15, r3
 8005f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	ee07 3a90 	vmov	s15, r3
 8005fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	ee07 3a90 	vmov	s15, r3
 8005fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fb6:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8005fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fd2:	e058      	b.n	8006086 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	ee07 3a90 	vmov	s15, r3
 8005fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fde:	eddf 6a64 	vldr	s13, [pc, #400]	; 8006170 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 8005fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe6:	4b61      	ldr	r3, [pc, #388]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fee:	ee07 3a90 	vmov	s15, r3
 8005ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ffa:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8005ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006002:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8006006:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800600a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800600e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006012:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006016:	e036      	b.n	8006086 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006018:	4b54      	ldr	r3, [pc, #336]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <HAL_RCCEx_GetPLL2ClockFreq+0x180>
 8006024:	4b51      	ldr	r3, [pc, #324]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	0f1b      	lsrs	r3, r3, #28
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	e006      	b.n	800603e <HAL_RCCEx_GetPLL2ClockFreq+0x18e>
 8006030:	4b4e      	ldr	r3, [pc, #312]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8006032:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	0f1b      	lsrs	r3, r3, #28
 800603a:	f003 030f 	and.w	r3, r3, #15
 800603e:	4a4e      	ldr	r2, [pc, #312]	; (8006178 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006044:	ee07 3a90 	vmov	s15, r3
 8006048:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	ee07 3a90 	vmov	s15, r3
 8006052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	ee07 3a90 	vmov	s15, r3
 8006060:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006064:	ed97 6a02 	vldr	s12, [r7, #8]
 8006068:	eddf 5a42 	vldr	s11, [pc, #264]	; 8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800606c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006070:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006074:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006078:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800607c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006080:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006084:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006086:	4b39      	ldr	r3, [pc, #228]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8006088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800608a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d017      	beq.n	80060c2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006092:	4b36      	ldr	r3, [pc, #216]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8006094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006096:	0a5b      	lsrs	r3, r3, #9
 8006098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800609c:	ee07 3a90 	vmov	s15, r3
 80060a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80060a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060a8:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80060b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060b8:	ee17 2a90 	vmov	r2, s15
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	e002      	b.n	80060c8 <HAL_RCCEx_GetPLL2ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80060c8:	4b28      	ldr	r3, [pc, #160]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80060ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d017      	beq.n	8006104 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060d4:	4b25      	ldr	r3, [pc, #148]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80060d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d8:	0c1b      	lsrs	r3, r3, #16
 80060da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80060e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060ea:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80060f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060fa:	ee17 2a90 	vmov	r2, s15
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	605a      	str	r2, [r3, #4]
 8006102:	e002      	b.n	800610a <HAL_RCCEx_GetPLL2ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800610a:	4b18      	ldr	r3, [pc, #96]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800610c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d017      	beq.n	8006146 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006116:	4b15      	ldr	r3, [pc, #84]	; (800616c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8006118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800611a:	0e1b      	lsrs	r3, r3, #24
 800611c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006120:	ee07 3a90 	vmov	s15, r3
 8006124:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8006128:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800612c:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006130:	edd7 6a07 	vldr	s13, [r7, #28]
 8006134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800613c:	ee17 2a90 	vmov	r2, s15
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006144:	e00c      	b.n	8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	609a      	str	r2, [r3, #8]
}
 800614c:	e008      	b.n	8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	3724      	adds	r7, #36	; 0x24
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	46020c00 	.word	0x46020c00
 8006170:	4b742400 	.word	0x4b742400
 8006174:	46000000 	.word	0x46000000
 8006178:	08009578 	.word	0x08009578

0800617c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800617c:	b480      	push	{r7}
 800617e:	b089      	sub	sp, #36	; 0x24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006184:	4bac      	ldr	r3, [pc, #688]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618c:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800618e:	4baa      	ldr	r3, [pc, #680]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006192:	f003 0303 	and.w	r3, r3, #3
 8006196:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8006198:	4ba7      	ldr	r3, [pc, #668]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800619a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619c:	0a1b      	lsrs	r3, r3, #8
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	3301      	adds	r3, #1
 80061a4:	613b      	str	r3, [r7, #16]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 80061a6:	4ba4      	ldr	r3, [pc, #656]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80061a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061aa:	f003 0310 	and.w	r3, r3, #16
 80061ae:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80061b0:	4ba1      	ldr	r3, [pc, #644]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80061b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061b4:	08db      	lsrs	r3, r3, #3
 80061b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	fb02 f303 	mul.w	r3, r2, r3
 80061c0:	ee07 3a90 	vmov	s15, r3
 80061c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061c8:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8123 	beq.w	800641a <HAL_RCCEx_GetPLL3ClockFreq+0x29e>
  {
    switch (pll3source)
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2b03      	cmp	r3, #3
 80061d8:	d062      	beq.n	80062a0 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b03      	cmp	r3, #3
 80061de:	f200 8081 	bhi.w	80062e4 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d024      	beq.n	8006232 <HAL_RCCEx_GetPLL3ClockFreq+0xb6>
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d17a      	bne.n	80062e4 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	ee07 3a90 	vmov	s15, r3
 80061f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061f8:	eddf 6a90 	vldr	s13, [pc, #576]	; 800643c <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 80061fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006200:	4b8d      	ldr	r3, [pc, #564]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006208:	ee07 3a90 	vmov	s15, r3
 800620c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8006210:	ed97 6a02 	vldr	s12, [r7, #8]
 8006214:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8006218:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800621c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8006220:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006224:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622c:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 8006230:	e08f      	b.n	8006352 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006232:	4b81      	ldr	r3, [pc, #516]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d005      	beq.n	800624a <HAL_RCCEx_GetPLL3ClockFreq+0xce>
 800623e:	4b7e      	ldr	r3, [pc, #504]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	0f1b      	lsrs	r3, r3, #28
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	e006      	b.n	8006258 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
 800624a:	4b7b      	ldr	r3, [pc, #492]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800624c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006250:	041b      	lsls	r3, r3, #16
 8006252:	0f1b      	lsrs	r3, r3, #28
 8006254:	f003 030f 	and.w	r3, r3, #15
 8006258:	4a7a      	ldr	r2, [pc, #488]	; (8006444 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800625a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625e:	ee07 3a90 	vmov	s15, r3
 8006262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	ee07 3a90 	vmov	s15, r3
 800626c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	ee07 3a90 	vmov	s15, r3
 800627a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800627e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006282:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8006286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800628a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800628e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006292:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800629a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800629e:	e058      	b.n	8006352 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	ee07 3a90 	vmov	s15, r3
 80062a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062aa:	eddf 6a64 	vldr	s13, [pc, #400]	; 800643c <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 80062ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062b2:	4b61      	ldr	r3, [pc, #388]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80062b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ba:	ee07 3a90 	vmov	s15, r3
 80062be:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 80062c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80062c6:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 80062ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80062ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 80062d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80062da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062e2:	e036      	b.n	8006352 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80062e4:	4b54      	ldr	r3, [pc, #336]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d005      	beq.n	80062fc <HAL_RCCEx_GetPLL3ClockFreq+0x180>
 80062f0:	4b51      	ldr	r3, [pc, #324]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	0f1b      	lsrs	r3, r3, #28
 80062f6:	f003 030f 	and.w	r3, r3, #15
 80062fa:	e006      	b.n	800630a <HAL_RCCEx_GetPLL3ClockFreq+0x18e>
 80062fc:	4b4e      	ldr	r3, [pc, #312]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80062fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006302:	041b      	lsls	r3, r3, #16
 8006304:	0f1b      	lsrs	r3, r3, #28
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	4a4e      	ldr	r2, [pc, #312]	; (8006444 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800630c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006310:	ee07 3a90 	vmov	s15, r3
 8006314:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	ee07 3a90 	vmov	s15, r3
 800632c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006330:	ed97 6a02 	vldr	s12, [r7, #8]
 8006334:	eddf 5a42 	vldr	s11, [pc, #264]	; 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8006338:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800633c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006340:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006344:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800634c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006350:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006352:	4b39      	ldr	r3, [pc, #228]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d017      	beq.n	800638e <HAL_RCCEx_GetPLL3ClockFreq+0x212>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800635e:	4b36      	ldr	r3, [pc, #216]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006362:	0a5b      	lsrs	r3, r3, #9
 8006364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006368:	ee07 3a90 	vmov	s15, r3
 800636c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8006370:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006374:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006378:	edd7 6a07 	vldr	s13, [r7, #28]
 800637c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006380:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006384:	ee17 2a90 	vmov	r2, s15
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	e002      	b.n	8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006394:	4b28      	ldr	r3, [pc, #160]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8006396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d017      	beq.n	80063d0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063a0:	4b25      	ldr	r3, [pc, #148]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80063a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a4:	0c1b      	lsrs	r3, r3, #16
 80063a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80063b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063b6:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80063be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063c6:	ee17 2a90 	vmov	r2, s15
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	605a      	str	r2, [r3, #4]
 80063ce:	e002      	b.n	80063d6 <HAL_RCCEx_GetPLL3ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80063d6:	4b18      	ldr	r3, [pc, #96]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80063d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d017      	beq.n	8006412 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063e2:	4b15      	ldr	r3, [pc, #84]	; (8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80063e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e6:	0e1b      	lsrs	r3, r3, #24
 80063e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063ec:	ee07 3a90 	vmov	s15, r3
 80063f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80063f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063f8:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006408:	ee17 2a90 	vmov	r2, s15
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006410:	e00c      	b.n	800642c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	609a      	str	r2, [r3, #8]
}
 8006418:	e008      	b.n	800642c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	609a      	str	r2, [r3, #8]
}
 800642c:	bf00      	nop
 800642e:	3724      	adds	r7, #36	; 0x24
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr
 8006438:	46020c00 	.word	0x46020c00
 800643c:	4b742400 	.word	0x4b742400
 8006440:	46000000 	.word	0x46000000
 8006444:	08009578 	.word	0x08009578

08006448 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_FDCAN1 FDCAN1 peripheral clock
  *            @arg @ref RCC_PERIPHCLK_DAC1 DAC1 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08e      	sub	sp, #56	; 0x38
 800644c:	af00      	add	r7, sp, #0
 800644e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006456:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 800645a:	430b      	orrs	r3, r1
 800645c:	d145      	bne.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800645e:	4ba7      	ldr	r3, [pc, #668]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006460:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006464:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006468:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800646a:	4ba4      	ldr	r3, [pc, #656]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800646c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b02      	cmp	r3, #2
 8006476:	d108      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800647e:	d104      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006480:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006484:	637b      	str	r3, [r7, #52]	; 0x34
 8006486:	f001 b8fc 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800648a:	4b9c      	ldr	r3, [pc, #624]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800648c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006490:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006494:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006498:	d114      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800649a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064a0:	d110      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064a2:	4b96      	ldr	r3, [pc, #600]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80064a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064b0:	d103      	bne.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80064b2:	23fa      	movs	r3, #250	; 0xfa
 80064b4:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064b6:	f001 b8e4 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 80064ba:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80064be:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064c0:	f001 b8df 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80064c4:	4b8d      	ldr	r3, [pc, #564]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80064d0:	d107      	bne.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80064d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064d8:	d103      	bne.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80064da:	4b89      	ldr	r3, [pc, #548]	; (8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80064dc:	637b      	str	r3, [r7, #52]	; 0x34
 80064de:	f001 b8d0 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	637b      	str	r3, [r7, #52]	; 0x34
 80064e6:	f001 b8cc 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80064ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064ee:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 80064f2:	430b      	orrs	r3, r1
 80064f4:	d151      	bne.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80064f6:	4b81      	ldr	r3, [pc, #516]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80064fc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006500:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006504:	2b80      	cmp	r3, #128	; 0x80
 8006506:	d035      	beq.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650a:	2b80      	cmp	r3, #128	; 0x80
 800650c:	d841      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800650e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006510:	2b60      	cmp	r3, #96	; 0x60
 8006512:	d02a      	beq.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006516:	2b60      	cmp	r3, #96	; 0x60
 8006518:	d83b      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800651a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651c:	2b40      	cmp	r3, #64	; 0x40
 800651e:	d009      	beq.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006522:	2b40      	cmp	r3, #64	; 0x40
 8006524:	d835      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00c      	beq.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652e:	2b20      	cmp	r3, #32
 8006530:	d012      	beq.n	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006532:	e02e      	b.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006538:	4618      	mov	r0, r3
 800653a:	f7ff fb53 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800653e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006540:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006542:	f001 b89e 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006546:	f107 0318 	add.w	r3, r7, #24
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff fcb0 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006554:	f001 b895 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006558:	f107 030c 	add.w	r3, r7, #12
 800655c:	4618      	mov	r0, r3
 800655e:	f7ff fe0d 	bl	800617c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006566:	f001 b88c 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800656a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800656e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006570:	f001 b887 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006574:	4b61      	ldr	r3, [pc, #388]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800657c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006580:	d103      	bne.n	800658a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8006582:	4b60      	ldr	r3, [pc, #384]	; (8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006584:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006586:	f001 b87c 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800658e:	f001 b878 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :
      {
        frequency = 0U;
 8006592:	2300      	movs	r3, #0
 8006594:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006596:	f001 b874 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800659a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800659e:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 80065a2:	430b      	orrs	r3, r1
 80065a4:	d158      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80065a6:	4b55      	ldr	r3, [pc, #340]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80065ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80065b0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80065b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b8:	d03b      	beq.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80065ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c0:	d846      	bhi.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80065c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065c8:	d02e      	beq.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80065ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065d0:	d83e      	bhi.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80065d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065d8:	d00b      	beq.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80065da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065e0:	d836      	bhi.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80065e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00d      	beq.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80065e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065ee:	d012      	beq.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80065f0:	e02e      	b.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7ff faf4 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80065fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006600:	f001 b83f 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006604:	f107 0318 	add.w	r3, r7, #24
 8006608:	4618      	mov	r0, r3
 800660a:	f7ff fc51 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006612:	f001 b836 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006616:	f107 030c 	add.w	r3, r7, #12
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff fdae 	bl	800617c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006624:	f001 b82d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006628:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800662c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800662e:	f001 b828 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006632:	4b32      	ldr	r3, [pc, #200]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800663a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800663e:	d103      	bne.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8006640:	4b30      	ldr	r3, [pc, #192]	; (8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006642:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006644:	f001 b81d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006648:	2300      	movs	r3, #0
 800664a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800664c:	f001 b819 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006654:	f001 b815 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8006658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800665c:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8006660:	430b      	orrs	r3, r1
 8006662:	d126      	bne.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006664:	4b25      	ldr	r3, [pc, #148]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006666:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800666a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800666e:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8006670:	4b22      	ldr	r3, [pc, #136]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800667c:	d106      	bne.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800667e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006680:	2b00      	cmp	r3, #0
 8006682:	d103      	bne.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8006684:	4b1f      	ldr	r3, [pc, #124]	; (8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006686:	637b      	str	r3, [r7, #52]	; 0x34
 8006688:	f000 bffb 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800668c:	4b1b      	ldr	r3, [pc, #108]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006698:	d107      	bne.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066a0:	d103      	bne.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 80066a2:	4b19      	ldr	r3, [pc, #100]	; (8006708 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80066a4:	637b      	str	r3, [r7, #52]	; 0x34
 80066a6:	f000 bfec 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	637b      	str	r3, [r7, #52]	; 0x34
 80066ae:	f000 bfe8 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80066b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066b6:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 80066ba:	430b      	orrs	r3, r1
 80066bc:	d164      	bne.n	8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80066be:	4b0f      	ldr	r3, [pc, #60]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80066c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80066c4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80066c8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80066d0:	d03d      	beq.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80066d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80066d8:	d852      	bhi.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80066da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066e0:	d014      	beq.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80066e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066e8:	d84a      	bhi.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80066ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d01f      	beq.n	8006730 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80066f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066f6:	d012      	beq.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80066f8:	e042      	b.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80066fa:	bf00      	nop
 80066fc:	46020c00 	.word	0x46020c00
 8006700:	0007a120 	.word	0x0007a120
 8006704:	00f42400 	.word	0x00f42400
 8006708:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800670c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006710:	4618      	mov	r0, r3
 8006712:	f7ff fa67 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006718:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800671a:	f000 bfb2 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800671e:	f107 0318 	add.w	r3, r7, #24
 8006722:	4618      	mov	r0, r3
 8006724:	f7ff fbc4 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800672c:	f000 bfa9 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006730:	4bab      	ldr	r3, [pc, #684]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006738:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800673c:	d103      	bne.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800673e:	4ba9      	ldr	r3, [pc, #676]	; (80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006740:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006742:	f000 bf9e 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006746:	2300      	movs	r3, #0
 8006748:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800674a:	f000 bf9a 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800674e:	4ba4      	ldr	r3, [pc, #656]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d005      	beq.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800675a:	4ba1      	ldr	r3, [pc, #644]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	0e1b      	lsrs	r3, r3, #24
 8006760:	f003 030f 	and.w	r3, r3, #15
 8006764:	e006      	b.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 8006766:	4b9e      	ldr	r3, [pc, #632]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006768:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800676c:	041b      	lsls	r3, r3, #16
 800676e:	0e1b      	lsrs	r3, r3, #24
 8006770:	f003 030f 	and.w	r3, r3, #15
 8006774:	4a9c      	ldr	r2, [pc, #624]	; (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800677a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800677c:	f000 bf81 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006784:	f000 bf7d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800678c:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 8006790:	430b      	orrs	r3, r1
 8006792:	d175      	bne.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006794:	4b92      	ldr	r3, [pc, #584]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006796:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800679a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800679e:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80067a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d15b      	bne.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80067a6:	4b8e      	ldr	r3, [pc, #568]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80067a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80067ac:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80067b0:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 80067b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80067b8:	d034      	beq.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80067ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067bc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80067c0:	d849      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067c8:	d00b      	beq.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80067ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067d0:	d841      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 80067d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d016      	beq.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80067d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067de:	d009      	beq.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 80067e0:	e039      	b.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff f9fc 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ee:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 80067f0:	f000 bf47 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067f4:	f107 0318 	add.w	r3, r7, #24
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff fb59 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8006802:	f000 bf3e 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006806:	4b76      	ldr	r3, [pc, #472]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800680e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006812:	d103      	bne.n	800681c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = HSI48_VALUE;
 8006814:	4b73      	ldr	r3, [pc, #460]	; (80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006816:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006818:	f000 bf33 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
            frequency = 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8006820:	f000 bf2f 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006824:	4b6e      	ldr	r3, [pc, #440]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d005      	beq.n	800683c <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
 8006830:	4b6b      	ldr	r3, [pc, #428]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	0e1b      	lsrs	r3, r3, #24
 8006836:	f003 030f 	and.w	r3, r3, #15
 800683a:	e006      	b.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 800683c:	4b68      	ldr	r3, [pc, #416]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800683e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006842:	041b      	lsls	r3, r3, #16
 8006844:	0e1b      	lsrs	r3, r3, #24
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	4a67      	ldr	r2, [pc, #412]	; (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800684c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006850:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8006852:	f000 bf16 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        default :
        {
          frequency = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800685a:	f000 bf12 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800685e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006860:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006864:	d108      	bne.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800686a:	4618      	mov	r0, r3
 800686c:	f7ff f9ba 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006872:	637b      	str	r3, [r7, #52]	; 0x34
 8006874:	f000 bf05 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else
    {
      frequency = 0U;
 8006878:	2300      	movs	r3, #0
 800687a:	637b      	str	r3, [r7, #52]	; 0x34
 800687c:	f000 bf01 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006884:	1e51      	subs	r1, r2, #1
 8006886:	430b      	orrs	r3, r1
 8006888:	d136      	bne.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800688a:	4b55      	ldr	r3, [pc, #340]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800688c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006890:	f003 0303 	and.w	r3, r3, #3
 8006894:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006898:	2b00      	cmp	r3, #0
 800689a:	d104      	bne.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800689c:	f7fe fb34 	bl	8004f08 <HAL_RCC_GetPCLK2Freq>
 80068a0:	6378      	str	r0, [r7, #52]	; 0x34
 80068a2:	f000 beee 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80068a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d104      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80068ac:	f7fe f9f6 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 80068b0:	6378      	str	r0, [r7, #52]	; 0x34
 80068b2:	f000 bee6 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80068b6:	4b4a      	ldr	r3, [pc, #296]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068c2:	d106      	bne.n	80068d2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d103      	bne.n	80068d2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
    {
      frequency = HSI_VALUE;
 80068ca:	4b48      	ldr	r3, [pc, #288]	; (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80068cc:	637b      	str	r3, [r7, #52]	; 0x34
 80068ce:	f000 bed8 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80068d2:	4b43      	ldr	r3, [pc, #268]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80068d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d107      	bne.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 80068e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d104      	bne.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
    {
      frequency = LSE_VALUE;
 80068e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ea:	637b      	str	r3, [r7, #52]	; 0x34
 80068ec:	f000 bec9 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	637b      	str	r3, [r7, #52]	; 0x34
 80068f4:	f000 bec5 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 80068f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fc:	1e91      	subs	r1, r2, #2
 80068fe:	430b      	orrs	r3, r1
 8006900:	d136      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006902:	4b37      	ldr	r3, [pc, #220]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006908:	f003 030c 	and.w	r3, r3, #12
 800690c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800690e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006910:	2b00      	cmp	r3, #0
 8006912:	d104      	bne.n	800691e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006914:	f7fe fae4 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006918:	6378      	str	r0, [r7, #52]	; 0x34
 800691a:	f000 beb2 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800691e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006920:	2b04      	cmp	r3, #4
 8006922:	d104      	bne.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006924:	f7fe f9ba 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006928:	6378      	str	r0, [r7, #52]	; 0x34
 800692a:	f000 beaa 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800692e:	4b2c      	ldr	r3, [pc, #176]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800693a:	d106      	bne.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800693c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693e:	2b08      	cmp	r3, #8
 8006940:	d103      	bne.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
    {
      frequency = HSI_VALUE;
 8006942:	4b2a      	ldr	r3, [pc, #168]	; (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006944:	637b      	str	r3, [r7, #52]	; 0x34
 8006946:	f000 be9c 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800694a:	4b25      	ldr	r3, [pc, #148]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800694c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b02      	cmp	r3, #2
 8006956:	d107      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8006958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695a:	2b0c      	cmp	r3, #12
 800695c:	d104      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
    {
      frequency = LSE_VALUE;
 800695e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006962:	637b      	str	r3, [r7, #52]	; 0x34
 8006964:	f000 be8d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	637b      	str	r3, [r7, #52]	; 0x34
 800696c:	f000 be89 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006970:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006974:	1f11      	subs	r1, r2, #4
 8006976:	430b      	orrs	r3, r1
 8006978:	d13e      	bne.n	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800697a:	4b19      	ldr	r3, [pc, #100]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800697c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006980:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006984:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006988:	2b00      	cmp	r3, #0
 800698a:	d104      	bne.n	8006996 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800698c:	f7fe faa8 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006990:	6378      	str	r0, [r7, #52]	; 0x34
 8006992:	f000 be76 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006998:	2b10      	cmp	r3, #16
 800699a:	d104      	bne.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800699c:	f7fe f97e 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 80069a0:	6378      	str	r0, [r7, #52]	; 0x34
 80069a2:	f000 be6e 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80069a6:	4b0e      	ldr	r3, [pc, #56]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b2:	d106      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80069b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b6:	2b20      	cmp	r3, #32
 80069b8:	d103      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80069ba:	4b0c      	ldr	r3, [pc, #48]	; (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80069bc:	637b      	str	r3, [r7, #52]	; 0x34
 80069be:	f000 be60 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80069c2:	4b07      	ldr	r3, [pc, #28]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80069c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80069c8:	f003 0302 	and.w	r3, r3, #2
 80069cc:	2b02      	cmp	r3, #2
 80069ce:	d10f      	bne.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80069d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d2:	2b30      	cmp	r3, #48	; 0x30
 80069d4:	d10c      	bne.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = LSE_VALUE;
 80069d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069da:	637b      	str	r3, [r7, #52]	; 0x34
 80069dc:	f000 be51 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80069e0:	46020c00 	.word	0x46020c00
 80069e4:	02dc6c00 	.word	0x02dc6c00
 80069e8:	08009578 	.word	0x08009578
 80069ec:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	637b      	str	r3, [r7, #52]	; 0x34
 80069f4:	f000 be45 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80069f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069fc:	f1a2 0108 	sub.w	r1, r2, #8
 8006a00:	430b      	orrs	r3, r1
 8006a02:	d136      	bne.n	8006a72 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006a04:	4b9f      	ldr	r3, [pc, #636]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006a0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006a0e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d104      	bne.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a16:	f7fe fa63 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006a1a:	6378      	str	r0, [r7, #52]	; 0x34
 8006a1c:	f000 be31 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a22:	2b40      	cmp	r3, #64	; 0x40
 8006a24:	d104      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a26:	f7fe f939 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006a2a:	6378      	str	r0, [r7, #52]	; 0x34
 8006a2c:	f000 be29 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006a30:	4b94      	ldr	r3, [pc, #592]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3c:	d106      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	2b80      	cmp	r3, #128	; 0x80
 8006a42:	d103      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      frequency = HSI_VALUE;
 8006a44:	4b90      	ldr	r3, [pc, #576]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006a46:	637b      	str	r3, [r7, #52]	; 0x34
 8006a48:	f000 be1b 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006a4c:	4b8d      	ldr	r3, [pc, #564]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006a4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d107      	bne.n	8006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	2bc0      	cmp	r3, #192	; 0xc0
 8006a5e:	d104      	bne.n	8006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = LSE_VALUE;
 8006a60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a64:	637b      	str	r3, [r7, #52]	; 0x34
 8006a66:	f000 be0c 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a6e:	f000 be08 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a76:	f1a2 0110 	sub.w	r1, r2, #16
 8006a7a:	430b      	orrs	r3, r1
 8006a7c:	d139      	bne.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006a7e:	4b81      	ldr	r3, [pc, #516]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006a84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a88:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d104      	bne.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a90:	f7fe fa26 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006a94:	6378      	str	r0, [r7, #52]	; 0x34
 8006a96:	f000 bdf4 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aa0:	d104      	bne.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006aa2:	f7fe f8fb 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006aa6:	6378      	str	r0, [r7, #52]	; 0x34
 8006aa8:	f000 bdeb 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006aac:	4b75      	ldr	r3, [pc, #468]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ab8:	d107      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 8006aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ac0:	d103      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
    {
      frequency = HSI_VALUE;
 8006ac2:	4b71      	ldr	r3, [pc, #452]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ac6:	f000 bddc 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006aca:	4b6e      	ldr	r3, [pc, #440]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d108      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ade:	d104      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = LSE_VALUE;
 8006ae0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ae4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ae6:	f000 bdcc 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	637b      	str	r3, [r7, #52]	; 0x34
 8006aee:	f000 bdc8 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006af6:	f1a2 0120 	sub.w	r1, r2, #32
 8006afa:	430b      	orrs	r3, r1
 8006afc:	d158      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006afe:	4b61      	ldr	r3, [pc, #388]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d104      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006b10:	f7fe fa0e 	bl	8004f30 <HAL_RCC_GetPCLK3Freq>
 8006b14:	6378      	str	r0, [r7, #52]	; 0x34
 8006b16:	f000 bdb4 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d104      	bne.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b20:	f7fe f8bc 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006b24:	6378      	str	r0, [r7, #52]	; 0x34
 8006b26:	f000 bdac 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006b2a:	4b56      	ldr	r3, [pc, #344]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b36:	d106      	bne.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
 8006b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d103      	bne.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
    {
      frequency = HSI_VALUE;
 8006b3e:	4b52      	ldr	r3, [pc, #328]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006b40:	637b      	str	r3, [r7, #52]	; 0x34
 8006b42:	f000 bd9e 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006b46:	4b4f      	ldr	r3, [pc, #316]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006b4c:	f003 0302 	and.w	r3, r3, #2
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d107      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 8006b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	d104      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
    {
      frequency = LSE_VALUE;
 8006b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b5e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b60:	f000 bd8f 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006b64:	4b47      	ldr	r3, [pc, #284]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0320 	and.w	r3, r3, #32
 8006b6c:	2b20      	cmp	r3, #32
 8006b6e:	d11b      	bne.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8006b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d118      	bne.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b76:	4b43      	ldr	r3, [pc, #268]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d005      	beq.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8006b82:	4b40      	ldr	r3, [pc, #256]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	0e1b      	lsrs	r3, r3, #24
 8006b88:	f003 030f 	and.w	r3, r3, #15
 8006b8c:	e006      	b.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8006b8e:	4b3d      	ldr	r3, [pc, #244]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006b90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006b94:	041b      	lsls	r3, r3, #16
 8006b96:	0e1b      	lsrs	r3, r3, #24
 8006b98:	f003 030f 	and.w	r3, r3, #15
 8006b9c:	4a3b      	ldr	r2, [pc, #236]	; (8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ba2:	637b      	str	r3, [r7, #52]	; 0x34
 8006ba4:	f000 bd6d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	637b      	str	r3, [r7, #52]	; 0x34
 8006bac:	f000 bd69 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8006bb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bb4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	d169      	bne.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006bbc:	4b31      	ldr	r3, [pc, #196]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006bbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006bc2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8006bc6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bce:	d104      	bne.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006bd0:	f7fe f864 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006bd4:	6378      	str	r0, [r7, #52]	; 0x34
 8006bd6:	f000 bd54 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be0:	d108      	bne.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006be2:	f107 0318 	add.w	r3, r7, #24
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7ff f962 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	637b      	str	r3, [r7, #52]	; 0x34
 8006bf0:	f000 bd47 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d104      	bne.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006bfa:	f7fe f957 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8006bfe:	6378      	str	r0, [r7, #52]	; 0x34
 8006c00:	f000 bd3f 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c06:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8006c0a:	d118      	bne.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 8006c0c:	4b1d      	ldr	r3, [pc, #116]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d005      	beq.n	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006c18:	4b1a      	ldr	r3, [pc, #104]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	0f1b      	lsrs	r3, r3, #28
 8006c1e:	f003 030f 	and.w	r3, r3, #15
 8006c22:	e006      	b.n	8006c32 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006c24:	4b17      	ldr	r3, [pc, #92]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c2a:	041b      	lsls	r3, r3, #16
 8006c2c:	0f1b      	lsrs	r3, r3, #28
 8006c2e:	f003 030f 	and.w	r3, r3, #15
 8006c32:	4a16      	ldr	r2, [pc, #88]	; (8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c38:	637b      	str	r3, [r7, #52]	; 0x34
 8006c3a:	f000 bd22 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006c3e:	4b11      	ldr	r3, [pc, #68]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c4a:	d107      	bne.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 8006c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c52:	d103      	bne.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
    {
      frequency = HSE_VALUE;
 8006c54:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006c56:	637b      	str	r3, [r7, #52]	; 0x34
 8006c58:	f000 bd13 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c68:	d107      	bne.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8006c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c70:	d103      	bne.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      frequency = HSI_VALUE;
 8006c72:	4b05      	ldr	r3, [pc, #20]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006c74:	637b      	str	r3, [r7, #52]	; 0x34
 8006c76:	f000 bd04 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	637b      	str	r3, [r7, #52]	; 0x34
 8006c7e:	f000 bd00 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8006c82:	bf00      	nop
 8006c84:	46020c00 	.word	0x46020c00
 8006c88:	00f42400 	.word	0x00f42400
 8006c8c:	08009578 	.word	0x08009578
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c94:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8006c98:	430b      	orrs	r3, r1
 8006c9a:	d14e      	bne.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8006c9c:	4ba8      	ldr	r3, [pc, #672]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006c9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006ca2:	f003 0307 	and.w	r3, r3, #7
 8006ca6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	d841      	bhi.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8006cae:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>)
 8006cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb4:	08006ced 	.word	0x08006ced
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006cdb 	.word	0x08006cdb
 8006cc0:	08006cf7 	.word	0x08006cf7
 8006cc4:	08006d01 	.word	0x08006d01
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7fe ff89 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cd6:	f000 bcd4 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cda:	f107 030c 	add.w	r3, r7, #12
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7ff fa4c 	bl	800617c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006ce8:	f000 bccb 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006cec:	f7fe f8de 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8006cf0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006cf2:	f000 bcc6 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006cf6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006cfa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cfc:	f000 bcc1 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d00:	4b8f      	ldr	r3, [pc, #572]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8006d0c:	4b8c      	ldr	r3, [pc, #560]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	0e1b      	lsrs	r3, r3, #24
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	e006      	b.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8006d18:	4b89      	ldr	r3, [pc, #548]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d1e:	041b      	lsls	r3, r3, #16
 8006d20:	0e1b      	lsrs	r3, r3, #24
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	4a87      	ldr	r2, [pc, #540]	; (8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d2c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d2e:	f000 bca8 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d36:	f000 bca4 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d3e:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 8006d42:	430b      	orrs	r3, r1
 8006d44:	d15d      	bne.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006d46:	4b7e      	ldr	r3, [pc, #504]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006d4c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006d50:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d54:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d58:	d036      	beq.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d60:	d84b      	bhi.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d64:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d68:	d029      	beq.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d70:	d843      	bhi.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d78:	d013      	beq.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d80:	d83b      	bhi.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d015      	beq.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 8006d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d8e:	d134      	bne.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7fe ff25 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d9e:	f000 bc70 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006da2:	f107 030c 	add.w	r3, r7, #12
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff f9e8 	bl	800617c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006db0:	f000 bc67 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006db4:	f7fe f87a 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8006db8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006dba:	f000 bc62 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006dbe:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006dc2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006dc4:	f000 bc5d 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006dc8:	4b5d      	ldr	r3, [pc, #372]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d005      	beq.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8006dd4:	4b5a      	ldr	r3, [pc, #360]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	0e1b      	lsrs	r3, r3, #24
 8006dda:	f003 030f 	and.w	r3, r3, #15
 8006dde:	e006      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 8006de0:	4b57      	ldr	r3, [pc, #348]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006de2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006de6:	041b      	lsls	r3, r3, #16
 8006de8:	0e1b      	lsrs	r3, r3, #24
 8006dea:	f003 030f 	and.w	r3, r3, #15
 8006dee:	4a55      	ldr	r2, [pc, #340]	; (8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006df6:	f000 bc44 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006dfe:	f000 bc40 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006e02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e06:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 8006e0a:	430b      	orrs	r3, r1
 8006e0c:	d14a      	bne.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006e0e:	4b4c      	ldr	r3, [pc, #304]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e18:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d104      	bne.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006e20:	f7fe f85e 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006e24:	6378      	str	r0, [r7, #52]	; 0x34
 8006e26:	f000 bc2c 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e30:	d104      	bne.n	8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006e32:	f7fd ff33 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006e36:	6378      	str	r0, [r7, #52]	; 0x34
 8006e38:	f000 bc23 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006e3c:	4b40      	ldr	r3, [pc, #256]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e48:	d107      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e50:	d103      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
    {
      frequency = HSI_VALUE;
 8006e52:	4b3d      	ldr	r3, [pc, #244]	; (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006e54:	637b      	str	r3, [r7, #52]	; 0x34
 8006e56:	f000 bc14 	b.w	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006e5a:	4b39      	ldr	r3, [pc, #228]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0320 	and.w	r3, r3, #32
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d11b      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 8006e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e6c:	d117      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e6e:	4b34      	ldr	r3, [pc, #208]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d005      	beq.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 8006e7a:	4b31      	ldr	r3, [pc, #196]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	0e1b      	lsrs	r3, r3, #24
 8006e80:	f003 030f 	and.w	r3, r3, #15
 8006e84:	e006      	b.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8006e86:	4b2e      	ldr	r3, [pc, #184]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006e8c:	041b      	lsls	r3, r3, #16
 8006e8e:	0e1b      	lsrs	r3, r3, #24
 8006e90:	f003 030f 	and.w	r3, r3, #15
 8006e94:	4a2b      	ldr	r2, [pc, #172]	; (8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006e9c:	e3f1      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ea2:	e3ee      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006ea4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ea8:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 8006eac:	430b      	orrs	r3, r1
 8006eae:	d14d      	bne.n	8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006eb0:	4b23      	ldr	r3, [pc, #140]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006eb6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006eba:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d103      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006ec2:	f7fe f80d 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8006ec6:	6378      	str	r0, [r7, #52]	; 0x34
 8006ec8:	e3db      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed0:	d103      	bne.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006ed2:	f7fd fee3 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006ed6:	6378      	str	r0, [r7, #52]	; 0x34
 8006ed8:	e3d3      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006eda:	4b19      	ldr	r3, [pc, #100]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ee6:	d106      	bne.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 8006ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eee:	d102      	bne.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    {
      frequency = HSI_VALUE;
 8006ef0:	4b15      	ldr	r3, [pc, #84]	; (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8006ef4:	e3c5      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006ef6:	4b12      	ldr	r3, [pc, #72]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0320 	and.w	r3, r3, #32
 8006efe:	2b20      	cmp	r3, #32
 8006f00:	d11b      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f04:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f08:	d117      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d005      	beq.n	8006f22 <HAL_RCCEx_GetPeriphCLKFreq+0xada>
 8006f16:	4b0a      	ldr	r3, [pc, #40]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	0e1b      	lsrs	r3, r3, #24
 8006f1c:	f003 030f 	and.w	r3, r3, #15
 8006f20:	e006      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8006f22:	4b07      	ldr	r3, [pc, #28]	; (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f28:	041b      	lsls	r3, r3, #16
 8006f2a:	0e1b      	lsrs	r3, r3, #24
 8006f2c:	f003 030f 	and.w	r3, r3, #15
 8006f30:	4a04      	ldr	r2, [pc, #16]	; (8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f36:	637b      	str	r3, [r7, #52]	; 0x34
 8006f38:	e3a3      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	637b      	str	r3, [r7, #52]	; 0x34
 8006f3e:	e3a0      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8006f40:	46020c00 	.word	0x46020c00
 8006f44:	08009578 	.word	0x08009578
 8006f48:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f50:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8006f54:	430b      	orrs	r3, r1
 8006f56:	d148      	bne.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0xba2>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006f58:	4b9d      	ldr	r3, [pc, #628]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006f5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006f5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006f62:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f66:	2bc0      	cmp	r3, #192	; 0xc0
 8006f68:	d024      	beq.n	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6c:	2bc0      	cmp	r3, #192	; 0xc0
 8006f6e:	d839      	bhi.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 8006f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f72:	2b80      	cmp	r3, #128	; 0x80
 8006f74:	d00d      	beq.n	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8006f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f78:	2b80      	cmp	r3, #128	; 0x80
 8006f7a:	d833      	bhi.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 8006f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0xb42>
 8006f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f84:	2b40      	cmp	r3, #64	; 0x40
 8006f86:	d011      	beq.n	8006fac <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8006f88:	e02c      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006f8a:	f7fd ffd1 	bl	8004f30 <HAL_RCC_GetPCLK3Freq>
 8006f8e:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006f90:	e377      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f92:	4b8f      	ldr	r3, [pc, #572]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f9e:	d102      	bne.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
        {
          frequency = HSI_VALUE;
 8006fa0:	4b8c      	ldr	r3, [pc, #560]	; (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8006fa2:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006fa4:	e36d      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006faa:	e36a      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006fac:	f7fd fe76 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006fb0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006fb2:	e366      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 8006fb4:	4b86      	ldr	r3, [pc, #536]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d005      	beq.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8006fc0:	4b83      	ldr	r3, [pc, #524]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	0f1b      	lsrs	r3, r3, #28
 8006fc6:	f003 030f 	and.w	r3, r3, #15
 8006fca:	e006      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 8006fcc:	4b80      	ldr	r3, [pc, #512]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006fce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006fd2:	041b      	lsls	r3, r3, #16
 8006fd4:	0f1b      	lsrs	r3, r3, #28
 8006fd6:	f003 030f 	and.w	r3, r3, #15
 8006fda:	4a7f      	ldr	r2, [pc, #508]	; (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8006fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fe0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006fe2:	e34e      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      default:
      {
        frequency = 0U;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006fe8:	e34b      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8006fea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fee:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 8006ff2:	430b      	orrs	r3, r1
 8006ff4:	d147      	bne.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006ff6:	4b76      	ldr	r3, [pc, #472]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006ffc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007000:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8007002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007004:	2b00      	cmp	r3, #0
 8007006:	d103      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007008:	f7fd ff6a 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 800700c:	6378      	str	r0, [r7, #52]	; 0x34
 800700e:	e338      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8007010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007012:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007016:	d103      	bne.n	8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007018:	f7fd fe40 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 800701c:	6378      	str	r0, [r7, #52]	; 0x34
 800701e:	e330      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8007020:	4b6b      	ldr	r3, [pc, #428]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800702c:	d106      	bne.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800702e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007030:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007034:	d102      	bne.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HSI_VALUE;
 8007036:	4b67      	ldr	r3, [pc, #412]	; (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007038:	637b      	str	r3, [r7, #52]	; 0x34
 800703a:	e322      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800703c:	4b64      	ldr	r3, [pc, #400]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0320 	and.w	r3, r3, #32
 8007044:	2b20      	cmp	r3, #32
 8007046:	d11b      	bne.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8007048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800704e:	d117      	bne.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007050:	4b5f      	ldr	r3, [pc, #380]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800705c:	4b5c      	ldr	r3, [pc, #368]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	0e1b      	lsrs	r3, r3, #24
 8007062:	f003 030f 	and.w	r3, r3, #15
 8007066:	e006      	b.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 8007068:	4b59      	ldr	r3, [pc, #356]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800706a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800706e:	041b      	lsls	r3, r3, #16
 8007070:	0e1b      	lsrs	r3, r3, #24
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	4a58      	ldr	r2, [pc, #352]	; (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8007078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800707c:	637b      	str	r3, [r7, #52]	; 0x34
 800707e:	e300      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007080:	2300      	movs	r3, #0
 8007082:	637b      	str	r3, [r7, #52]	; 0x34
 8007084:	e2fd      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8007086:	e9d7 2300 	ldrd	r2, r3, [r7]
 800708a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800708e:	430b      	orrs	r3, r1
 8007090:	d15b      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0xd02>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8007092:	4b4f      	ldr	r3, [pc, #316]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007098:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800709c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d117      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc8c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80070a4:	4b4a      	ldr	r3, [pc, #296]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d005      	beq.n	80070bc <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
 80070b0:	4b47      	ldr	r3, [pc, #284]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	0e1b      	lsrs	r3, r3, #24
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	e006      	b.n	80070ca <HAL_RCCEx_GetPeriphCLKFreq+0xc82>
 80070bc:	4b44      	ldr	r3, [pc, #272]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80070be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80070c2:	041b      	lsls	r3, r3, #16
 80070c4:	0e1b      	lsrs	r3, r3, #24
 80070c6:	f003 030f 	and.w	r3, r3, #15
 80070ca:	4a43      	ldr	r2, [pc, #268]	; (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 80070cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070d0:	637b      	str	r3, [r7, #52]	; 0x34
 80070d2:	e2d6      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80070d4:	4b3e      	ldr	r3, [pc, #248]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80070d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80070da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070e2:	d112      	bne.n	800710a <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 80070e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070ea:	d10e      	bne.n	800710a <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80070ec:	4b38      	ldr	r3, [pc, #224]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80070ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80070f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070fa:	d102      	bne.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
      {
        frequency = LSI_VALUE / 128U;
 80070fc:	23fa      	movs	r3, #250	; 0xfa
 80070fe:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007100:	e2bf      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8007102:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007106:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007108:	e2bb      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800710a:	4b31      	ldr	r3, [pc, #196]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007116:	d106      	bne.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 8007118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800711e:	d102      	bne.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
    {
      frequency = HSI_VALUE;
 8007120:	4b2c      	ldr	r3, [pc, #176]	; (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007122:	637b      	str	r3, [r7, #52]	; 0x34
 8007124:	e2ad      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8007126:	4b2a      	ldr	r3, [pc, #168]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007128:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b02      	cmp	r3, #2
 8007132:	d107      	bne.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 8007134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007136:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800713a:	d103      	bne.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
    {
      frequency = LSE_VALUE;
 800713c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007140:	637b      	str	r3, [r7, #52]	; 0x34
 8007142:	e29e      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8007144:	2300      	movs	r3, #0
 8007146:	637b      	str	r3, [r7, #52]	; 0x34
 8007148:	e29b      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800714a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800714e:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8007152:	430b      	orrs	r3, r1
 8007154:	d162      	bne.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007156:	4b1e      	ldr	r3, [pc, #120]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007158:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800715c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007160:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8007162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007164:	2b00      	cmp	r3, #0
 8007166:	d117      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007168:	4b19      	ldr	r3, [pc, #100]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 8007174:	4b16      	ldr	r3, [pc, #88]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	0e1b      	lsrs	r3, r3, #24
 800717a:	f003 030f 	and.w	r3, r3, #15
 800717e:	e006      	b.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8007180:	4b13      	ldr	r3, [pc, #76]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007182:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007186:	041b      	lsls	r3, r3, #16
 8007188:	0e1b      	lsrs	r3, r3, #24
 800718a:	f003 030f 	and.w	r3, r3, #15
 800718e:	4a12      	ldr	r2, [pc, #72]	; (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8007190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007194:	637b      	str	r3, [r7, #52]	; 0x34
 8007196:	e274      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007198:	4b0d      	ldr	r3, [pc, #52]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800719a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800719e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071a6:	d119      	bne.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
 80071a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071ae:	d115      	bne.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071b0:	4b07      	ldr	r3, [pc, #28]	; (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80071b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80071b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80071be:	d102      	bne.n	80071c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd7e>
      {
        frequency = LSI_VALUE / 128U;
 80071c0:	23fa      	movs	r3, #250	; 0xfa
 80071c2:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071c4:	e25d      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 80071c6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80071ca:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071cc:	e259      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80071ce:	bf00      	nop
 80071d0:	46020c00 	.word	0x46020c00
 80071d4:	00f42400 	.word	0x00f42400
 80071d8:	08009578 	.word	0x08009578
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80071dc:	4b9d      	ldr	r3, [pc, #628]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071e8:	d106      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 80071ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071f0:	d102      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
    {
      frequency = HSI_VALUE;
 80071f2:	4b99      	ldr	r3, [pc, #612]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 80071f4:	637b      	str	r3, [r7, #52]	; 0x34
 80071f6:	e244      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80071f8:	4b96      	ldr	r3, [pc, #600]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80071fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b02      	cmp	r3, #2
 8007204:	d107      	bne.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
 8007206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007208:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800720c:	d103      	bne.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
    {
      frequency = LSE_VALUE;
 800720e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007212:	637b      	str	r3, [r7, #52]	; 0x34
 8007214:	e235      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	637b      	str	r3, [r7, #52]	; 0x34
 800721a:	e232      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800721c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007220:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8007224:	430b      	orrs	r3, r1
 8007226:	d147      	bne.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007228:	4b8a      	ldr	r3, [pc, #552]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800722a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800722e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007232:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007236:	2b00      	cmp	r3, #0
 8007238:	d103      	bne.n	8007242 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800723a:	f7fd fe51 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 800723e:	6378      	str	r0, [r7, #52]	; 0x34
 8007240:	e21f      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8007242:	4b84      	ldr	r3, [pc, #528]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8007244:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800724c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007250:	d112      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8007252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007254:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007258:	d10e      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800725a:	4b7e      	ldr	r3, [pc, #504]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800725c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007264:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007268:	d102      	bne.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      {
        frequency = LSI_VALUE / 128U;
 800726a:	23fa      	movs	r3, #250	; 0xfa
 800726c:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800726e:	e208      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8007270:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007274:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007276:	e204      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007278:	4b76      	ldr	r3, [pc, #472]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007280:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007284:	d106      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800728c:	d102      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
    {
      frequency = HSI_VALUE;
 800728e:	4b72      	ldr	r3, [pc, #456]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8007290:	637b      	str	r3, [r7, #52]	; 0x34
 8007292:	e1f6      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007294:	4b6f      	ldr	r3, [pc, #444]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8007296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800729a:	f003 0302 	and.w	r3, r3, #2
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d107      	bne.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80072a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80072a8:	d103      	bne.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    {
      frequency = LSE_VALUE;
 80072aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072ae:	637b      	str	r3, [r7, #52]	; 0x34
 80072b0:	e1e7      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80072b2:	2300      	movs	r3, #0
 80072b4:	637b      	str	r3, [r7, #52]	; 0x34
 80072b6:	e1e4      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80072b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072bc:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 80072c0:	430b      	orrs	r3, r1
 80072c2:	d12d      	bne.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80072c4:	4b63      	ldr	r3, [pc, #396]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80072c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80072ca:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80072ce:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80072d0:	4b60      	ldr	r3, [pc, #384]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072dc:	d105      	bne.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 80072de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d102      	bne.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HSE_VALUE;
 80072e4:	4b5c      	ldr	r3, [pc, #368]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 80072e6:	637b      	str	r3, [r7, #52]	; 0x34
 80072e8:	e1cb      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80072ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072f0:	d107      	bne.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7fe fc74 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80072fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fe:	637b      	str	r3, [r7, #52]	; 0x34
 8007300:	e1bf      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8007302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007304:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007308:	d107      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800730a:	f107 0318 	add.w	r3, r7, #24
 800730e:	4618      	mov	r0, r3
 8007310:	f7fe fdce 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	637b      	str	r3, [r7, #52]	; 0x34
 8007318:	e1b3      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	637b      	str	r3, [r7, #52]	; 0x34
 800731e:	e1b0      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8007320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007324:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 8007328:	430b      	orrs	r3, r1
 800732a:	d14d      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800732c:	4b49      	ldr	r3, [pc, #292]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800732e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007332:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007336:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800733e:	d028      	beq.n	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8007340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007342:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007346:	d83c      	bhi.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 8007348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800734e:	d013      	beq.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0xf30>
 8007350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007352:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007356:	d834      	bhi.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 8007358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735a:	2b00      	cmp	r3, #0
 800735c:	d004      	beq.n	8007368 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007360:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007364:	d004      	beq.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
 8007366:	e02c      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007368:	f7fd fdce 	bl	8004f08 <HAL_RCC_GetPCLK2Freq>
 800736c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800736e:	e188      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007370:	f7fd fc94 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8007374:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8007376:	e184      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007378:	4b36      	ldr	r3, [pc, #216]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007380:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007384:	d102      	bne.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
        {
          frequency = HSI_VALUE;
 8007386:	4b34      	ldr	r3, [pc, #208]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8007388:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800738a:	e17a      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800738c:	2300      	movs	r3, #0
 800738e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007390:	e177      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007392:	4b30      	ldr	r3, [pc, #192]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 800739e:	4b2d      	ldr	r3, [pc, #180]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	0e1b      	lsrs	r3, r3, #24
 80073a4:	f003 030f 	and.w	r3, r3, #15
 80073a8:	e006      	b.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 80073aa:	4b2a      	ldr	r3, [pc, #168]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80073ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80073b0:	041b      	lsls	r3, r3, #16
 80073b2:	0e1b      	lsrs	r3, r3, #24
 80073b4:	f003 030f 	and.w	r3, r3, #15
 80073b8:	4a28      	ldr	r2, [pc, #160]	; (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 80073ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80073c0:	e15f      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80073c6:	e15c      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80073c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073cc:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 80073d0:	430b      	orrs	r3, r1
 80073d2:	d154      	bne.n	800747e <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80073d4:	4b1f      	ldr	r3, [pc, #124]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80073d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80073da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80073de:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 80073e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80073e6:	d028      	beq.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80073ee:	d843      	bhi.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 80073f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073f6:	d013      	beq.n	8007420 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80073f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073fe:	d83b      	bhi.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	2b00      	cmp	r3, #0
 8007404:	d004      	beq.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8007406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800740c:	d004      	beq.n	8007418 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800740e:	e033      	b.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8007410:	f7fd fd66 	bl	8004ee0 <HAL_RCC_GetPCLK1Freq>
 8007414:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8007416:	e134      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007418:	f7fd fc40 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 800741c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800741e:	e130      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007420:	4b0c      	ldr	r3, [pc, #48]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800742c:	d102      	bne.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800742e:	4b0a      	ldr	r3, [pc, #40]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8007430:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007432:	e126      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8007434:	2300      	movs	r3, #0
 8007436:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007438:	e123      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800743a:	4b06      	ldr	r3, [pc, #24]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00c      	beq.n	8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x1018>
 8007446:	4b03      	ldr	r3, [pc, #12]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	0e1b      	lsrs	r3, r3, #24
 800744c:	f003 030f 	and.w	r3, r3, #15
 8007450:	e00d      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x1026>
 8007452:	bf00      	nop
 8007454:	46020c00 	.word	0x46020c00
 8007458:	00f42400 	.word	0x00f42400
 800745c:	08009578 	.word	0x08009578
 8007460:	4b8a      	ldr	r3, [pc, #552]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007462:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007466:	041b      	lsls	r3, r3, #16
 8007468:	0e1b      	lsrs	r3, r3, #24
 800746a:	f003 030f 	and.w	r3, r3, #15
 800746e:	4a88      	ldr	r2, [pc, #544]	; (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 8007470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007474:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007476:	e104      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800747c:	e101      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800747e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007482:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 8007486:	430b      	orrs	r3, r1
 8007488:	d16e      	bne.n	8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x1120>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800748a:	4b80      	ldr	r3, [pc, #512]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800748c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007490:	f003 0318 	and.w	r3, r3, #24
 8007494:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	2b18      	cmp	r3, #24
 800749a:	d862      	bhi.n	8007562 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 800749c:	a201      	add	r2, pc, #4	; (adr r2, 80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>)
 800749e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a2:	bf00      	nop
 80074a4:	08007509 	.word	0x08007509
 80074a8:	08007563 	.word	0x08007563
 80074ac:	08007563 	.word	0x08007563
 80074b0:	08007563 	.word	0x08007563
 80074b4:	08007563 	.word	0x08007563
 80074b8:	08007563 	.word	0x08007563
 80074bc:	08007563 	.word	0x08007563
 80074c0:	08007563 	.word	0x08007563
 80074c4:	08007511 	.word	0x08007511
 80074c8:	08007563 	.word	0x08007563
 80074cc:	08007563 	.word	0x08007563
 80074d0:	08007563 	.word	0x08007563
 80074d4:	08007563 	.word	0x08007563
 80074d8:	08007563 	.word	0x08007563
 80074dc:	08007563 	.word	0x08007563
 80074e0:	08007563 	.word	0x08007563
 80074e4:	08007519 	.word	0x08007519
 80074e8:	08007563 	.word	0x08007563
 80074ec:	08007563 	.word	0x08007563
 80074f0:	08007563 	.word	0x08007563
 80074f4:	08007563 	.word	0x08007563
 80074f8:	08007563 	.word	0x08007563
 80074fc:	08007563 	.word	0x08007563
 8007500:	08007563 	.word	0x08007563
 8007504:	08007533 	.word	0x08007533
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007508:	f7fd fd12 	bl	8004f30 <HAL_RCC_GetPCLK3Freq>
 800750c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800750e:	e0b8      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007510:	f7fd fbc4 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8007514:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8007516:	e0b4      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007518:	4b5c      	ldr	r3, [pc, #368]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007524:	d102      	bne.n	800752c <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
        {
          frequency = HSI_VALUE;
 8007526:	4b5b      	ldr	r3, [pc, #364]	; (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0x124c>)
 8007528:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800752a:	e0aa      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800752c:	2300      	movs	r3, #0
 800752e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007530:	e0a7      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007532:	4b56      	ldr	r3, [pc, #344]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d005      	beq.n	800754a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800753e:	4b53      	ldr	r3, [pc, #332]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	0e1b      	lsrs	r3, r3, #24
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	e006      	b.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
 800754a:	4b50      	ldr	r3, [pc, #320]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800754c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007550:	041b      	lsls	r3, r3, #16
 8007552:	0e1b      	lsrs	r3, r3, #24
 8007554:	f003 030f 	and.w	r3, r3, #15
 8007558:	4a4d      	ldr	r2, [pc, #308]	; (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800755a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800755e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007560:	e08f      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8007562:	2300      	movs	r3, #0
 8007564:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007566:	e08c      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007568:	e9d7 2300 	ldrd	r2, r3, [r7]
 800756c:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 8007570:	430b      	orrs	r3, r1
 8007572:	d14c      	bne.n	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007574:	4b45      	ldr	r3, [pc, #276]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007576:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800757a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800757e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8007580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007582:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007586:	d013      	beq.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1168>
 8007588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800758e:	d83b      	bhi.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 8007590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007592:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007596:	d013      	beq.n	80075c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
 8007598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800759e:	d833      	bhi.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 80075a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d014      	beq.n	80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1188>
 80075a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075ac:	d014      	beq.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 80075ae:	e02b      	b.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075b0:	f107 0318 	add.w	r3, r7, #24
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fe fc7b 	bl	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075be:	e060      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7fe fb0d 	bl	8005be4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80075ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075ce:	e058      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80075d0:	f7fd fb64 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 80075d4:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80075d6:	e054      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80075d8:	4b2c      	ldr	r3, [pc, #176]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d005      	beq.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11a8>
 80075e4:	4b29      	ldr	r3, [pc, #164]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	0e1b      	lsrs	r3, r3, #24
 80075ea:	f003 030f 	and.w	r3, r3, #15
 80075ee:	e006      	b.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 80075f0:	4b26      	ldr	r3, [pc, #152]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80075f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80075f6:	041b      	lsls	r3, r3, #16
 80075f8:	0e1b      	lsrs	r3, r3, #24
 80075fa:	f003 030f 	and.w	r3, r3, #15
 80075fe:	4a24      	ldr	r2, [pc, #144]	; (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 8007600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007604:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007606:	e03c      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8007608:	2300      	movs	r3, #0
 800760a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800760c:	e039      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800760e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007612:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 8007616:	430b      	orrs	r3, r1
 8007618:	d131      	bne.n	800767e <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800761a:	4b1c      	ldr	r3, [pc, #112]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800761c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007620:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007624:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007626:	4b19      	ldr	r3, [pc, #100]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007628:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800762c:	f003 0302 	and.w	r3, r3, #2
 8007630:	2b02      	cmp	r3, #2
 8007632:	d106      	bne.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
 8007634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007636:	2b00      	cmp	r3, #0
 8007638:	d103      	bne.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
    {
      frequency = LSE_VALUE;
 800763a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800763e:	637b      	str	r3, [r7, #52]	; 0x34
 8007640:	e01f      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007642:	4b12      	ldr	r3, [pc, #72]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8007644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007648:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800764c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007650:	d112      	bne.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
 8007652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007654:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007658:	d10e      	bne.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800765a:	4b0c      	ldr	r3, [pc, #48]	; (800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800765c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007664:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007668:	d102      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>
      {
        frequency = LSI_VALUE / 128U;
 800766a:	23fa      	movs	r3, #250	; 0xfa
 800766c:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800766e:	e008      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8007670:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007674:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007676:	e004      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	637b      	str	r3, [r7, #52]	; 0x34
 800767c:	e001      	b.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }

  }
  else
  {
    frequency = 0;
 800767e:	2300      	movs	r3, #0
 8007680:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 8007682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007684:	4618      	mov	r0, r3
 8007686:	3738      	adds	r7, #56	; 0x38
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	46020c00 	.word	0x46020c00
 8007690:	08009578 	.word	0x08009578
 8007694:	00f42400 	.word	0x00f42400

08007698 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80076a0:	4b47      	ldr	r3, [pc, #284]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a46      	ldr	r2, [pc, #280]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80076aa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80076ac:	f7fa f9b4 	bl	8001a18 <HAL_GetTick>
 80076b0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80076b2:	e008      	b.n	80076c6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80076b4:	f7fa f9b0 	bl	8001a18 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d901      	bls.n	80076c6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e077      	b.n	80077b6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80076c6:	4b3e      	ldr	r3, [pc, #248]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f0      	bne.n	80076b4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80076d2:	4b3b      	ldr	r3, [pc, #236]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80076da:	f023 0303 	bic.w	r3, r3, #3
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	6811      	ldr	r1, [r2, #0]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	6852      	ldr	r2, [r2, #4]
 80076e6:	3a01      	subs	r2, #1
 80076e8:	0212      	lsls	r2, r2, #8
 80076ea:	430a      	orrs	r2, r1
 80076ec:	4934      	ldr	r1, [pc, #208]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076ee:	4313      	orrs	r3, r2
 80076f0:	62cb      	str	r3, [r1, #44]	; 0x2c
 80076f2:	4b33      	ldr	r3, [pc, #204]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80076f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076f6:	4b33      	ldr	r3, [pc, #204]	; (80077c4 <RCCEx_PLL2_Config+0x12c>)
 80076f8:	4013      	ands	r3, r2
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	6892      	ldr	r2, [r2, #8]
 80076fe:	3a01      	subs	r2, #1
 8007700:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	68d2      	ldr	r2, [r2, #12]
 8007708:	3a01      	subs	r2, #1
 800770a:	0252      	lsls	r2, r2, #9
 800770c:	b292      	uxth	r2, r2
 800770e:	4311      	orrs	r1, r2
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	6912      	ldr	r2, [r2, #16]
 8007714:	3a01      	subs	r2, #1
 8007716:	0412      	lsls	r2, r2, #16
 8007718:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800771c:	4311      	orrs	r1, r2
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	6952      	ldr	r2, [r2, #20]
 8007722:	3a01      	subs	r2, #1
 8007724:	0612      	lsls	r2, r2, #24
 8007726:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800772a:	430a      	orrs	r2, r1
 800772c:	4924      	ldr	r1, [pc, #144]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 800772e:	4313      	orrs	r3, r2
 8007730:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007732:	4b23      	ldr	r3, [pc, #140]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007736:	f023 020c 	bic.w	r2, r3, #12
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	4920      	ldr	r1, [pc, #128]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007740:	4313      	orrs	r3, r2
 8007742:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007744:	4b1e      	ldr	r3, [pc, #120]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a1b      	ldr	r3, [r3, #32]
 800774c:	491c      	ldr	r1, [pc, #112]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 800774e:	4313      	orrs	r3, r2
 8007750:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007752:	4b1b      	ldr	r3, [pc, #108]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007756:	4a1a      	ldr	r2, [pc, #104]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007758:	f023 0310 	bic.w	r3, r3, #16
 800775c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800775e:	4b18      	ldr	r3, [pc, #96]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007766:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	69d2      	ldr	r2, [r2, #28]
 800776e:	00d2      	lsls	r2, r2, #3
 8007770:	4913      	ldr	r1, [pc, #76]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007772:	4313      	orrs	r3, r2
 8007774:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8007776:	4b12      	ldr	r3, [pc, #72]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777a:	4a11      	ldr	r2, [pc, #68]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 800777c:	f043 0310 	orr.w	r3, r3, #16
 8007780:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007782:	4b0f      	ldr	r3, [pc, #60]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a0e      	ldr	r2, [pc, #56]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 8007788:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800778c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800778e:	f7fa f943 	bl	8001a18 <HAL_GetTick>
 8007792:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007794:	e008      	b.n	80077a8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007796:	f7fa f93f 	bl	8001a18 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	2b02      	cmp	r3, #2
 80077a2:	d901      	bls.n	80077a8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e006      	b.n	80077b6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80077a8:	4b05      	ldr	r3, [pc, #20]	; (80077c0 <RCCEx_PLL2_Config+0x128>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d0f0      	beq.n	8007796 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80077b4:	2300      	movs	r3, #0

}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	46020c00 	.word	0x46020c00
 80077c4:	80800000 	.word	0x80800000

080077c8 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80077d0:	4b47      	ldr	r3, [pc, #284]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a46      	ldr	r2, [pc, #280]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80077d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80077dc:	f7fa f91c 	bl	8001a18 <HAL_GetTick>
 80077e0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077e2:	e008      	b.n	80077f6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80077e4:	f7fa f918 	bl	8001a18 <HAL_GetTick>
 80077e8:	4602      	mov	r2, r0
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d901      	bls.n	80077f6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e077      	b.n	80078e6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077f6:	4b3e      	ldr	r3, [pc, #248]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1f0      	bne.n	80077e4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007802:	4b3b      	ldr	r3, [pc, #236]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007806:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800780a:	f023 0303 	bic.w	r3, r3, #3
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	6811      	ldr	r1, [r2, #0]
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6852      	ldr	r2, [r2, #4]
 8007816:	3a01      	subs	r2, #1
 8007818:	0212      	lsls	r2, r2, #8
 800781a:	430a      	orrs	r2, r1
 800781c:	4934      	ldr	r1, [pc, #208]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 800781e:	4313      	orrs	r3, r2
 8007820:	630b      	str	r3, [r1, #48]	; 0x30
 8007822:	4b33      	ldr	r3, [pc, #204]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007826:	4b33      	ldr	r3, [pc, #204]	; (80078f4 <RCCEx_PLL3_Config+0x12c>)
 8007828:	4013      	ands	r3, r2
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	6892      	ldr	r2, [r2, #8]
 800782e:	3a01      	subs	r2, #1
 8007830:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	68d2      	ldr	r2, [r2, #12]
 8007838:	3a01      	subs	r2, #1
 800783a:	0252      	lsls	r2, r2, #9
 800783c:	b292      	uxth	r2, r2
 800783e:	4311      	orrs	r1, r2
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6912      	ldr	r2, [r2, #16]
 8007844:	3a01      	subs	r2, #1
 8007846:	0412      	lsls	r2, r2, #16
 8007848:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800784c:	4311      	orrs	r1, r2
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	6952      	ldr	r2, [r2, #20]
 8007852:	3a01      	subs	r2, #1
 8007854:	0612      	lsls	r2, r2, #24
 8007856:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800785a:	430a      	orrs	r2, r1
 800785c:	4924      	ldr	r1, [pc, #144]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 800785e:	4313      	orrs	r3, r2
 8007860:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007862:	4b23      	ldr	r3, [pc, #140]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007866:	f023 020c 	bic.w	r2, r3, #12
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	4920      	ldr	r1, [pc, #128]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007870:	4313      	orrs	r3, r2
 8007872:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007874:	4b1e      	ldr	r3, [pc, #120]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	491c      	ldr	r1, [pc, #112]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 800787e:	4313      	orrs	r3, r2
 8007880:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007882:	4b1b      	ldr	r3, [pc, #108]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007886:	4a1a      	ldr	r2, [pc, #104]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007888:	f023 0310 	bic.w	r3, r3, #16
 800788c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800788e:	4b18      	ldr	r3, [pc, #96]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 8007890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007896:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	69d2      	ldr	r2, [r2, #28]
 800789e:	00d2      	lsls	r2, r2, #3
 80078a0:	4913      	ldr	r1, [pc, #76]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80078a6:	4b12      	ldr	r3, [pc, #72]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078aa:	4a11      	ldr	r2, [pc, #68]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078ac:	f043 0310 	orr.w	r3, r3, #16
 80078b0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80078b2:	4b0f      	ldr	r3, [pc, #60]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a0e      	ldr	r2, [pc, #56]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078bc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80078be:	f7fa f8ab 	bl	8001a18 <HAL_GetTick>
 80078c2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078c4:	e008      	b.n	80078d8 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80078c6:	f7fa f8a7 	bl	8001a18 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d901      	bls.n	80078d8 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e006      	b.n	80078e6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078d8:	4b05      	ldr	r3, [pc, #20]	; (80078f0 <RCCEx_PLL3_Config+0x128>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d0f0      	beq.n	80078c6 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	46020c00 	.word	0x46020c00
 80078f4:	80800000 	.word	0x80800000

080078f8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d101      	bne.n	800790e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e03e      	b.n	800798c <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d106      	bne.n	8007928 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f7f9 ff60 	bl	80017e8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	3308      	adds	r3, #8
 8007930:	4619      	mov	r1, r3
 8007932:	4610      	mov	r0, r2
 8007934:	f000 fcda 	bl	80082ec <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6818      	ldr	r0, [r3, #0]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	461a      	mov	r2, r3
 8007942:	68b9      	ldr	r1, [r7, #8]
 8007944:	f000 fda2 	bl	800848c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6858      	ldr	r0, [r3, #4]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007954:	6879      	ldr	r1, [r7, #4]
 8007956:	f000 fdeb 	bl	8008530 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	6892      	ldr	r2, [r2, #8]
 8007962:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	6892      	ldr	r2, [r2, #8]
 800796e:	f041 0101 	orr.w	r1, r1, #1
 8007972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8007976:	4b07      	ldr	r3, [pc, #28]	; (8007994 <HAL_SRAM_Init+0x9c>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a06      	ldr	r2, [pc, #24]	; (8007994 <HAL_SRAM_Init+0x9c>)
 800797c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007980:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	420d0400 	.word	0x420d0400

08007998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e042      	b.n	8007a30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d106      	bne.n	80079c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f7f9 fdc9 	bl	8001554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2224      	movs	r2, #36	; 0x24
 80079c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 0201 	bic.w	r2, r2, #1
 80079d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f82c 	bl	8007a38 <UART_SetConfig>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d101      	bne.n	80079ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e022      	b.n	8007a30 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d002      	beq.n	80079f8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f9c2 	bl	8007d7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685a      	ldr	r2, [r3, #4]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689a      	ldr	r2, [r3, #8]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0201 	orr.w	r2, r2, #1
 8007a26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fa49 	bl	8007ec0 <UART_CheckIdleState>
 8007a2e:	4603      	mov	r3, r0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3708      	adds	r7, #8
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a3c:	b094      	sub	sp, #80	; 0x50
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	4b7e      	ldr	r3, [pc, #504]	; (8007c48 <UART_SetConfig+0x210>)
 8007a4e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a52:	689a      	ldr	r2, [r3, #8]
 8007a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5c:	695b      	ldr	r3, [r3, #20]
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a62:	69db      	ldr	r3, [r3, #28]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4977      	ldr	r1, [pc, #476]	; (8007c4c <UART_SetConfig+0x214>)
 8007a70:	4019      	ands	r1, r3
 8007a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a88:	68d9      	ldr	r1, [r3, #12]
 8007a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	ea40 0301 	orr.w	r3, r0, r1
 8007a92:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	4b6a      	ldr	r3, [pc, #424]	; (8007c48 <UART_SetConfig+0x210>)
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d009      	beq.n	8007ab8 <UART_SetConfig+0x80>
 8007aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	4b69      	ldr	r3, [pc, #420]	; (8007c50 <UART_SetConfig+0x218>)
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d004      	beq.n	8007ab8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab0:	6a1a      	ldr	r2, [r3, #32]
 8007ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 8007ac2:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8007ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007acc:	430b      	orrs	r3, r1
 8007ace:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad6:	f023 000f 	bic.w	r0, r3, #15
 8007ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007adc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	ea40 0301 	orr.w	r3, r0, r1
 8007ae6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	4b59      	ldr	r3, [pc, #356]	; (8007c54 <UART_SetConfig+0x21c>)
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d102      	bne.n	8007af8 <UART_SetConfig+0xc0>
 8007af2:	2301      	movs	r3, #1
 8007af4:	64bb      	str	r3, [r7, #72]	; 0x48
 8007af6:	e029      	b.n	8007b4c <UART_SetConfig+0x114>
 8007af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	4b56      	ldr	r3, [pc, #344]	; (8007c58 <UART_SetConfig+0x220>)
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d102      	bne.n	8007b08 <UART_SetConfig+0xd0>
 8007b02:	2302      	movs	r3, #2
 8007b04:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b06:	e021      	b.n	8007b4c <UART_SetConfig+0x114>
 8007b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	4b53      	ldr	r3, [pc, #332]	; (8007c5c <UART_SetConfig+0x224>)
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d102      	bne.n	8007b18 <UART_SetConfig+0xe0>
 8007b12:	2304      	movs	r3, #4
 8007b14:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b16:	e019      	b.n	8007b4c <UART_SetConfig+0x114>
 8007b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	4b50      	ldr	r3, [pc, #320]	; (8007c60 <UART_SetConfig+0x228>)
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d102      	bne.n	8007b28 <UART_SetConfig+0xf0>
 8007b22:	2308      	movs	r3, #8
 8007b24:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b26:	e011      	b.n	8007b4c <UART_SetConfig+0x114>
 8007b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	4b4d      	ldr	r3, [pc, #308]	; (8007c64 <UART_SetConfig+0x22c>)
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d102      	bne.n	8007b38 <UART_SetConfig+0x100>
 8007b32:	2310      	movs	r3, #16
 8007b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b36:	e009      	b.n	8007b4c <UART_SetConfig+0x114>
 8007b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	4b42      	ldr	r3, [pc, #264]	; (8007c48 <UART_SetConfig+0x210>)
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d102      	bne.n	8007b48 <UART_SetConfig+0x110>
 8007b42:	2320      	movs	r3, #32
 8007b44:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b46:	e001      	b.n	8007b4c <UART_SetConfig+0x114>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	4b3d      	ldr	r3, [pc, #244]	; (8007c48 <UART_SetConfig+0x210>)
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d005      	beq.n	8007b62 <UART_SetConfig+0x12a>
 8007b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	4b3d      	ldr	r3, [pc, #244]	; (8007c50 <UART_SetConfig+0x218>)
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	f040 8085 	bne.w	8007c6c <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b64:	2200      	movs	r2, #0
 8007b66:	623b      	str	r3, [r7, #32]
 8007b68:	627a      	str	r2, [r7, #36]	; 0x24
 8007b6a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007b6e:	f7fe fc6b 	bl	8006448 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b72:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f000 80e8 	beq.w	8007d4c <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b80:	4a39      	ldr	r2, [pc, #228]	; (8007c68 <UART_SetConfig+0x230>)
 8007b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b86:	461a      	mov	r2, r3
 8007b88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b8e:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b92:	685a      	ldr	r2, [r3, #4]
 8007b94:	4613      	mov	r3, r2
 8007b96:	005b      	lsls	r3, r3, #1
 8007b98:	4413      	add	r3, r2
 8007b9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d305      	bcc.n	8007bac <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ba6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d903      	bls.n	8007bb4 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007bb2:	e048      	b.n	8007c46 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	61bb      	str	r3, [r7, #24]
 8007bba:	61fa      	str	r2, [r7, #28]
 8007bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc0:	4a29      	ldr	r2, [pc, #164]	; (8007c68 <UART_SetConfig+0x230>)
 8007bc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2200      	movs	r2, #0
 8007bca:	613b      	str	r3, [r7, #16]
 8007bcc:	617a      	str	r2, [r7, #20]
 8007bce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007bd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007bd6:	f7f8 fb4d 	bl	8000274 <__aeabi_uldivmod>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4610      	mov	r0, r2
 8007be0:	4619      	mov	r1, r3
 8007be2:	f04f 0200 	mov.w	r2, #0
 8007be6:	f04f 0300 	mov.w	r3, #0
 8007bea:	020b      	lsls	r3, r1, #8
 8007bec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007bf0:	0202      	lsls	r2, r0, #8
 8007bf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bf4:	6849      	ldr	r1, [r1, #4]
 8007bf6:	0849      	lsrs	r1, r1, #1
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	eb12 0804 	adds.w	r8, r2, r4
 8007c02:	eb43 0905 	adc.w	r9, r3, r5
 8007c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	60bb      	str	r3, [r7, #8]
 8007c0e:	60fa      	str	r2, [r7, #12]
 8007c10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c14:	4640      	mov	r0, r8
 8007c16:	4649      	mov	r1, r9
 8007c18:	f7f8 fb2c 	bl	8000274 <__aeabi_uldivmod>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	4613      	mov	r3, r2
 8007c22:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c2a:	d308      	bcc.n	8007c3e <UART_SetConfig+0x206>
 8007c2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c32:	d204      	bcs.n	8007c3e <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8007c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007c3a:	60da      	str	r2, [r3, #12]
 8007c3c:	e003      	b.n	8007c46 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 8007c44:	e082      	b.n	8007d4c <UART_SetConfig+0x314>
 8007c46:	e081      	b.n	8007d4c <UART_SetConfig+0x314>
 8007c48:	46002400 	.word	0x46002400
 8007c4c:	cfff69f3 	.word	0xcfff69f3
 8007c50:	56002400 	.word	0x56002400
 8007c54:	40013800 	.word	0x40013800
 8007c58:	40004400 	.word	0x40004400
 8007c5c:	40004800 	.word	0x40004800
 8007c60:	40004c00 	.word	0x40004c00
 8007c64:	40005000 	.word	0x40005000
 8007c68:	08009638 	.word	0x08009638
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6e:	69db      	ldr	r3, [r3, #28]
 8007c70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c74:	d13c      	bne.n	8007cf0 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c78:	2200      	movs	r2, #0
 8007c7a:	603b      	str	r3, [r7, #0]
 8007c7c:	607a      	str	r2, [r7, #4]
 8007c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c82:	f7fe fbe1 	bl	8006448 <HAL_RCCEx_GetPeriphCLKFreq>
 8007c86:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d05e      	beq.n	8007d4c <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	4a39      	ldr	r2, [pc, #228]	; (8007d78 <UART_SetConfig+0x340>)
 8007c94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c98:	461a      	mov	r2, r3
 8007c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ca0:	005a      	lsls	r2, r3, #1
 8007ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	085b      	lsrs	r3, r3, #1
 8007ca8:	441a      	add	r2, r3
 8007caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cb6:	2b0f      	cmp	r3, #15
 8007cb8:	d916      	bls.n	8007ce8 <UART_SetConfig+0x2b0>
 8007cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc0:	d212      	bcs.n	8007ce8 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	f023 030f 	bic.w	r3, r3, #15
 8007cca:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cce:	085b      	lsrs	r3, r3, #1
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	f003 0307 	and.w	r3, r3, #7
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 8007cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8007ce4:	60da      	str	r2, [r3, #12]
 8007ce6:	e031      	b.n	8007d4c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007cee:	e02d      	b.n	8007d4c <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007cf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	469a      	mov	sl, r3
 8007cf6:	4693      	mov	fp, r2
 8007cf8:	4650      	mov	r0, sl
 8007cfa:	4659      	mov	r1, fp
 8007cfc:	f7fe fba4 	bl	8006448 <HAL_RCCEx_GetPeriphCLKFreq>
 8007d00:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 8007d02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d021      	beq.n	8007d4c <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0c:	4a1a      	ldr	r2, [pc, #104]	; (8007d78 <UART_SetConfig+0x340>)
 8007d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d12:	461a      	mov	r2, r3
 8007d14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d16:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	085b      	lsrs	r3, r3, #1
 8007d20:	441a      	add	r2, r3
 8007d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d2e:	2b0f      	cmp	r3, #15
 8007d30:	d909      	bls.n	8007d46 <UART_SetConfig+0x30e>
 8007d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d38:	d205      	bcs.n	8007d46 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	60da      	str	r2, [r3, #12]
 8007d44:	e002      	b.n	8007d4c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d56:	2201      	movs	r2, #1
 8007d58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5e:	2200      	movs	r2, #0
 8007d60:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d64:	2200      	movs	r2, #0
 8007d66:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007d68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3750      	adds	r7, #80	; 0x50
 8007d70:	46bd      	mov	sp, r7
 8007d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d76:	bf00      	nop
 8007d78:	08009638 	.word	0x08009638

08007d7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00a      	beq.n	8007da6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00a      	beq.n	8007dc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dcc:	f003 0304 	and.w	r3, r3, #4
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00a      	beq.n	8007dea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	430a      	orrs	r2, r1
 8007de8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dee:	f003 0308 	and.w	r3, r3, #8
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d00a      	beq.n	8007e0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e10:	f003 0310 	and.w	r3, r3, #16
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00a      	beq.n	8007e2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00a      	beq.n	8007e50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	430a      	orrs	r2, r1
 8007e4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d01a      	beq.n	8007e92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	430a      	orrs	r2, r1
 8007e70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e7a:	d10a      	bne.n	8007e92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	430a      	orrs	r2, r1
 8007e90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00a      	beq.n	8007eb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	430a      	orrs	r2, r1
 8007eb2:	605a      	str	r2, [r3, #4]
  }
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af02      	add	r7, sp, #8
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ed0:	f7f9 fda2 	bl	8001a18 <HAL_GetTick>
 8007ed4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 0308 	and.w	r3, r3, #8
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	d10e      	bne.n	8007f02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ee4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f82f 	bl	8007f56 <UART_WaitOnFlagUntilTimeout>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e025      	b.n	8007f4e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b04      	cmp	r3, #4
 8007f0e:	d10e      	bne.n	8007f2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 f819 	bl	8007f56 <UART_WaitOnFlagUntilTimeout>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e00f      	b.n	8007f4e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2220      	movs	r2, #32
 8007f3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b09c      	sub	sp, #112	; 0x70
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	603b      	str	r3, [r7, #0]
 8007f62:	4613      	mov	r3, r2
 8007f64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f66:	e0a9      	b.n	80080bc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6e:	f000 80a5 	beq.w	80080bc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f72:	f7f9 fd51 	bl	8001a18 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d302      	bcc.n	8007f88 <UART_WaitOnFlagUntilTimeout+0x32>
 8007f82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d140      	bne.n	800800a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f90:	e853 3f00 	ldrex	r3, [r3]
 8007f94:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007f96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f9c:	667b      	str	r3, [r7, #100]	; 0x64
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fa8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007fac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007fb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e6      	bne.n	8007f88 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	663b      	str	r3, [r7, #96]	; 0x60
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007fda:	64ba      	str	r2, [r7, #72]	; 0x48
 8007fdc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007fe0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e5      	bne.n	8007fba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e069      	b.n	80080de <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0304 	and.w	r3, r3, #4
 8008014:	2b00      	cmp	r3, #0
 8008016:	d051      	beq.n	80080bc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008022:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008026:	d149      	bne.n	80080bc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008030:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803a:	e853 3f00 	ldrex	r3, [r3]
 800803e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008042:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008046:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	461a      	mov	r2, r3
 800804e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008050:	637b      	str	r3, [r7, #52]	; 0x34
 8008052:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008054:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008056:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008058:	e841 2300 	strex	r3, r2, [r1]
 800805c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800805e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008060:	2b00      	cmp	r3, #0
 8008062:	d1e6      	bne.n	8008032 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3308      	adds	r3, #8
 800806a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	e853 3f00 	ldrex	r3, [r3]
 8008072:	613b      	str	r3, [r7, #16]
   return(result);
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f023 0301 	bic.w	r3, r3, #1
 800807a:	66bb      	str	r3, [r7, #104]	; 0x68
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	3308      	adds	r3, #8
 8008082:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008084:	623a      	str	r2, [r7, #32]
 8008086:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008088:	69f9      	ldr	r1, [r7, #28]
 800808a:	6a3a      	ldr	r2, [r7, #32]
 800808c:	e841 2300 	strex	r3, r2, [r1]
 8008090:	61bb      	str	r3, [r7, #24]
   return(result);
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d1e5      	bne.n	8008064 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2220      	movs	r2, #32
 800809c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2220      	movs	r2, #32
 80080ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e010      	b.n	80080de <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	69da      	ldr	r2, [r3, #28]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	4013      	ands	r3, r2
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	bf0c      	ite	eq
 80080cc:	2301      	moveq	r3, #1
 80080ce:	2300      	movne	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	461a      	mov	r2, r3
 80080d4:	79fb      	ldrb	r3, [r7, #7]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	f43f af46 	beq.w	8007f68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3770      	adds	r7, #112	; 0x70
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b085      	sub	sp, #20
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_UARTEx_DisableFifoMode+0x16>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e027      	b.n	800814c <HAL_UARTEx_DisableFifoMode+0x66>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2224      	movs	r2, #36	; 0x24
 8008108:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 0201 	bic.w	r2, r2, #1
 8008122:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800812a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2220      	movs	r2, #32
 800813e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3714      	adds	r7, #20
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008168:	2b01      	cmp	r3, #1
 800816a:	d101      	bne.n	8008170 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800816c:	2302      	movs	r3, #2
 800816e:	e02d      	b.n	80081cc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2224      	movs	r2, #36	; 0x24
 800817c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f022 0201 	bic.w	r2, r2, #1
 8008196:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	430a      	orrs	r2, r1
 80081aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f84f 	bl	8008250 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2220      	movs	r2, #32
 80081be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d101      	bne.n	80081ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081e8:	2302      	movs	r3, #2
 80081ea:	e02d      	b.n	8008248 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2224      	movs	r2, #36	; 0x24
 80081f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f022 0201 	bic.w	r2, r2, #1
 8008212:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	683a      	ldr	r2, [r7, #0]
 8008224:	430a      	orrs	r2, r1
 8008226:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 f811 	bl	8008250 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2220      	movs	r2, #32
 800823a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800825c:	2b00      	cmp	r3, #0
 800825e:	d108      	bne.n	8008272 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008270:	e031      	b.n	80082d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008272:	2308      	movs	r3, #8
 8008274:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008276:	2308      	movs	r3, #8
 8008278:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	0e5b      	lsrs	r3, r3, #25
 8008282:	b2db      	uxtb	r3, r3
 8008284:	f003 0307 	and.w	r3, r3, #7
 8008288:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	0f5b      	lsrs	r3, r3, #29
 8008292:	b2db      	uxtb	r3, r3
 8008294:	f003 0307 	and.w	r3, r3, #7
 8008298:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800829a:	7bbb      	ldrb	r3, [r7, #14]
 800829c:	7b3a      	ldrb	r2, [r7, #12]
 800829e:	4911      	ldr	r1, [pc, #68]	; (80082e4 <UARTEx_SetNbDataToProcess+0x94>)
 80082a0:	5c8a      	ldrb	r2, [r1, r2]
 80082a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80082a6:	7b3a      	ldrb	r2, [r7, #12]
 80082a8:	490f      	ldr	r1, [pc, #60]	; (80082e8 <UARTEx_SetNbDataToProcess+0x98>)
 80082aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082b8:	7bfb      	ldrb	r3, [r7, #15]
 80082ba:	7b7a      	ldrb	r2, [r7, #13]
 80082bc:	4909      	ldr	r1, [pc, #36]	; (80082e4 <UARTEx_SetNbDataToProcess+0x94>)
 80082be:	5c8a      	ldrb	r2, [r1, r2]
 80082c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082c4:	7b7a      	ldrb	r2, [r7, #13]
 80082c6:	4908      	ldr	r1, [pc, #32]	; (80082e8 <UARTEx_SetNbDataToProcess+0x98>)
 80082c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80082d6:	bf00      	nop
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	08009650 	.word	0x08009650
 80082e8:	08009658 	.word	0x08009658

080082ec <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b087      	sub	sp, #28
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008300:	683a      	ldr	r2, [r7, #0]
 8008302:	6812      	ldr	r2, [r2, #0]
 8008304:	f023 0101 	bic.w	r1, r3, #1
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	2b08      	cmp	r3, #8
 8008314:	d102      	bne.n	800831c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008316:	2340      	movs	r3, #64	; 0x40
 8008318:	617b      	str	r3, [r7, #20]
 800831a:	e001      	b.n	8008320 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800831c:	2300      	movs	r3, #0
 800831e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800832c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008332:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008338:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800833e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8008344:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800834a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8008350:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8008356:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800835c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8008362:	4313      	orrs	r3, r2
 8008364:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800836a:	693a      	ldr	r2, [r7, #16]
 800836c:	4313      	orrs	r3, r2
 800836e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	4313      	orrs	r3, r2
 8008378:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	4313      	orrs	r3, r2
 8008382:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008388:	693a      	ldr	r2, [r7, #16]
 800838a:	4313      	orrs	r3, r2
 800838c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800838e:	4b3e      	ldr	r3, [pc, #248]	; (8008488 <FMC_NORSRAM_Init+0x19c>)
 8008390:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008398:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80083a0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80083a8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80083b0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	43db      	mvns	r3, r3
 80083c0:	ea02 0103 	and.w	r1, r2, r3
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	4319      	orrs	r1, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083da:	d10c      	bne.n	80083f6 <FMC_NORSRAM_Init+0x10a>
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d008      	beq.n	80083f6 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f0:	431a      	orrs	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d006      	beq.n	800840c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008406:	431a      	orrs	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008412:	2b01      	cmp	r3, #1
 8008414:	d12f      	bne.n	8008476 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a1b      	ldr	r3, [r3, #32]
 800841a:	0c1b      	lsrs	r3, r3, #16
 800841c:	041b      	lsls	r3, r3, #16
 800841e:	683a      	ldr	r2, [r7, #0]
 8008420:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008422:	431a      	orrs	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2b04      	cmp	r3, #4
 800842e:	d014      	beq.n	800845a <FMC_NORSRAM_Init+0x16e>
 8008430:	2b04      	cmp	r3, #4
 8008432:	d819      	bhi.n	8008468 <FMC_NORSRAM_Init+0x17c>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <FMC_NORSRAM_Init+0x152>
 8008438:	2b02      	cmp	r3, #2
 800843a:	d007      	beq.n	800844c <FMC_NORSRAM_Init+0x160>
 800843c:	e014      	b.n	8008468 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	621a      	str	r2, [r3, #32]
        break;
 800844a:	e015      	b.n	8008478 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a1b      	ldr	r3, [r3, #32]
 8008450:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	621a      	str	r2, [r3, #32]
        break;
 8008458:	e00e      	b.n	8008478 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	621a      	str	r2, [r3, #32]
        break;
 8008466:	e007      	b.n	8008478 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a1b      	ldr	r3, [r3, #32]
 800846c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	621a      	str	r2, [r3, #32]
        break;
 8008474:	e000      	b.n	8008478 <FMC_NORSRAM_Init+0x18c>
    }
  }
 8008476:	bf00      	nop

  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	371c      	adds	r7, #28
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	0008fb7f 	.word	0x0008fb7f

0800848c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800848c:	b480      	push	{r7}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	1c5a      	adds	r2, r3, #1
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	011b      	lsls	r3, r3, #4
 80084ac:	431a      	orrs	r2, r3
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	021b      	lsls	r3, r3, #8
 80084b4:	431a      	orrs	r2, r3
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	079b      	lsls	r3, r3, #30
 80084bc:	431a      	orrs	r2, r3
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	041b      	lsls	r3, r3, #16
 80084c4:	431a      	orrs	r2, r3
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	695b      	ldr	r3, [r3, #20]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	051b      	lsls	r3, r3, #20
 80084ce:	431a      	orrs	r2, r3
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	699b      	ldr	r3, [r3, #24]
 80084d4:	3b02      	subs	r3, #2
 80084d6:	061b      	lsls	r3, r3, #24
 80084d8:	ea42 0103 	orr.w	r1, r2, r3
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	69db      	ldr	r3, [r3, #28]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	3201      	adds	r2, #1
 80084e4:	4319      	orrs	r1, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084f8:	d113      	bne.n	8008522 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008502:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	695b      	ldr	r3, [r3, #20]
 8008508:	3b01      	subs	r3, #1
 800850a:	051b      	lsls	r3, r3, #20
 800850c:	697a      	ldr	r2, [r7, #20]
 800850e:	4313      	orrs	r3, r2
 8008510:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	431a      	orrs	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008522:	2300      	movs	r3, #0
}
 8008524:	4618      	mov	r0, r3
 8008526:	371c      	adds	r7, #28
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr

08008530 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008544:	d121      	bne.n	800858a <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800854e:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	6819      	ldr	r1, [r3, #0]
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	011b      	lsls	r3, r3, #4
 800855c:	4319      	orrs	r1, r3
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	021b      	lsls	r3, r3, #8
 8008564:	4319      	orrs	r1, r3
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	079b      	lsls	r3, r3, #30
 800856c:	4319      	orrs	r1, r3
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	4319      	orrs	r1, r3
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	041b      	lsls	r3, r3, #16
 800857a:	430b      	orrs	r3, r1
 800857c:	ea42 0103 	orr.w	r1, r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008588:	e005      	b.n	8008596 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3714      	adds	r7, #20
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b08b      	sub	sp, #44	; 0x2c
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	fa93 f3a3 	rbit	r3, r3
 80085be:	613b      	str	r3, [r7, #16]
  return result;
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d101      	bne.n	80085ce <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80085ca:	2320      	movs	r3, #32
 80085cc:	e003      	b.n	80085d6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	fab3 f383 	clz	r3, r3
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	2103      	movs	r1, #3
 80085da:	fa01 f303 	lsl.w	r3, r1, r3
 80085de:	43db      	mvns	r3, r3
 80085e0:	401a      	ands	r2, r3
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085e6:	6a3b      	ldr	r3, [r7, #32]
 80085e8:	fa93 f3a3 	rbit	r3, r3
 80085ec:	61fb      	str	r3, [r7, #28]
  return result;
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80085f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d101      	bne.n	80085fc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80085f8:	2320      	movs	r3, #32
 80085fa:	e003      	b.n	8008604 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80085fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fe:	fab3 f383 	clz	r3, r3
 8008602:	b2db      	uxtb	r3, r3
 8008604:	005b      	lsls	r3, r3, #1
 8008606:	6879      	ldr	r1, [r7, #4]
 8008608:	fa01 f303 	lsl.w	r3, r1, r3
 800860c:	431a      	orrs	r2, r3
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	601a      	str	r2, [r3, #0]
}
 8008612:	bf00      	nop
 8008614:	372c      	adds	r7, #44	; 0x2c
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800861e:	b480      	push	{r7}
 8008620:	b085      	sub	sp, #20
 8008622:	af00      	add	r7, sp, #0
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	43db      	mvns	r3, r3
 8008632:	401a      	ands	r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	fb01 f303 	mul.w	r3, r1, r3
 800863c:	431a      	orrs	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	605a      	str	r2, [r3, #4]
}
 8008642:	bf00      	nop
 8008644:	3714      	adds	r7, #20
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800864e:	b480      	push	{r7}
 8008650:	b08b      	sub	sp, #44	; 0x2c
 8008652:	af00      	add	r7, sp, #0
 8008654:	60f8      	str	r0, [r7, #12]
 8008656:	60b9      	str	r1, [r7, #8]
 8008658:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	689a      	ldr	r2, [r3, #8]
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	fa93 f3a3 	rbit	r3, r3
 8008668:	613b      	str	r3, [r7, #16]
  return result;
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8008674:	2320      	movs	r3, #32
 8008676:	e003      	b.n	8008680 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	fab3 f383 	clz	r3, r3
 800867e:	b2db      	uxtb	r3, r3
 8008680:	005b      	lsls	r3, r3, #1
 8008682:	2103      	movs	r1, #3
 8008684:	fa01 f303 	lsl.w	r3, r1, r3
 8008688:	43db      	mvns	r3, r3
 800868a:	401a      	ands	r2, r3
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008690:	6a3b      	ldr	r3, [r7, #32]
 8008692:	fa93 f3a3 	rbit	r3, r3
 8008696:	61fb      	str	r3, [r7, #28]
  return result;
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d101      	bne.n	80086a6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80086a2:	2320      	movs	r3, #32
 80086a4:	e003      	b.n	80086ae <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80086a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a8:	fab3 f383 	clz	r3, r3
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	005b      	lsls	r3, r3, #1
 80086b0:	6879      	ldr	r1, [r7, #4]
 80086b2:	fa01 f303 	lsl.w	r3, r1, r3
 80086b6:	431a      	orrs	r2, r3
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80086bc:	bf00      	nop
 80086be:	372c      	adds	r7, #44	; 0x2c
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b08b      	sub	sp, #44	; 0x2c
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	68da      	ldr	r2, [r3, #12]
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	fa93 f3a3 	rbit	r3, r3
 80086e2:	613b      	str	r3, [r7, #16]
  return result;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80086ee:	2320      	movs	r3, #32
 80086f0:	e003      	b.n	80086fa <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	fab3 f383 	clz	r3, r3
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	005b      	lsls	r3, r3, #1
 80086fc:	2103      	movs	r1, #3
 80086fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008702:	43db      	mvns	r3, r3
 8008704:	401a      	ands	r2, r3
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800870a:	6a3b      	ldr	r3, [r7, #32]
 800870c:	fa93 f3a3 	rbit	r3, r3
 8008710:	61fb      	str	r3, [r7, #28]
  return result;
 8008712:	69fb      	ldr	r3, [r7, #28]
 8008714:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008718:	2b00      	cmp	r3, #0
 800871a:	d101      	bne.n	8008720 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800871c:	2320      	movs	r3, #32
 800871e:	e003      	b.n	8008728 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8008720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008722:	fab3 f383 	clz	r3, r3
 8008726:	b2db      	uxtb	r3, r3
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	6879      	ldr	r1, [r7, #4]
 800872c:	fa01 f303 	lsl.w	r3, r1, r3
 8008730:	431a      	orrs	r2, r3
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	60da      	str	r2, [r3, #12]
}
 8008736:	bf00      	nop
 8008738:	372c      	adds	r7, #44	; 0x2c
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8008742:	b480      	push	{r7}
 8008744:	b08b      	sub	sp, #44	; 0x2c
 8008746:	af00      	add	r7, sp, #0
 8008748:	60f8      	str	r0, [r7, #12]
 800874a:	60b9      	str	r1, [r7, #8]
 800874c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6a1a      	ldr	r2, [r3, #32]
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	fa93 f3a3 	rbit	r3, r3
 800875c:	613b      	str	r3, [r7, #16]
  return result;
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d101      	bne.n	800876c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8008768:	2320      	movs	r3, #32
 800876a:	e003      	b.n	8008774 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	fab3 f383 	clz	r3, r3
 8008772:	b2db      	uxtb	r3, r3
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	210f      	movs	r1, #15
 8008778:	fa01 f303 	lsl.w	r3, r1, r3
 800877c:	43db      	mvns	r3, r3
 800877e:	401a      	ands	r2, r3
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008784:	6a3b      	ldr	r3, [r7, #32]
 8008786:	fa93 f3a3 	rbit	r3, r3
 800878a:	61fb      	str	r3, [r7, #28]
  return result;
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008792:	2b00      	cmp	r3, #0
 8008794:	d101      	bne.n	800879a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8008796:	2320      	movs	r3, #32
 8008798:	e003      	b.n	80087a2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879c:	fab3 f383 	clz	r3, r3
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	6879      	ldr	r1, [r7, #4]
 80087a6:	fa01 f303 	lsl.w	r3, r1, r3
 80087aa:	431a      	orrs	r2, r3
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80087b0:	bf00      	nop
 80087b2:	372c      	adds	r7, #44	; 0x2c
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80087bc:	b480      	push	{r7}
 80087be:	b08b      	sub	sp, #44	; 0x2c
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	0a1b      	lsrs	r3, r3, #8
 80087d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	fa93 f3a3 	rbit	r3, r3
 80087d8:	613b      	str	r3, [r7, #16]
  return result;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80087e4:	2320      	movs	r3, #32
 80087e6:	e003      	b.n	80087f0 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	fab3 f383 	clz	r3, r3
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	210f      	movs	r1, #15
 80087f4:	fa01 f303 	lsl.w	r3, r1, r3
 80087f8:	43db      	mvns	r3, r3
 80087fa:	401a      	ands	r2, r3
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	0a1b      	lsrs	r3, r3, #8
 8008800:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008802:	6a3b      	ldr	r3, [r7, #32]
 8008804:	fa93 f3a3 	rbit	r3, r3
 8008808:	61fb      	str	r3, [r7, #28]
  return result;
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800880e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8008814:	2320      	movs	r3, #32
 8008816:	e003      	b.n	8008820 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8008818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881a:	fab3 f383 	clz	r3, r3
 800881e:	b2db      	uxtb	r3, r3
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	6879      	ldr	r1, [r7, #4]
 8008824:	fa01 f303 	lsl.w	r3, r1, r3
 8008828:	431a      	orrs	r2, r3
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800882e:	bf00      	nop
 8008830:	372c      	adds	r7, #44	; 0x2c
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr

0800883a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b08a      	sub	sp, #40	; 0x28
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
 8008842:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	fa93 f3a3 	rbit	r3, r3
 8008850:	617b      	str	r3, [r7, #20]
  return result;
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d101      	bne.n	8008860 <LL_GPIO_Init+0x26>
    return 32U;
 800885c:	2320      	movs	r3, #32
 800885e:	e003      	b.n	8008868 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	fab3 f383 	clz	r3, r3
 8008866:	b2db      	uxtb	r3, r3
 8008868:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800886a:	e050      	b.n	800890e <LL_GPIO_Init+0xd4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	2101      	movs	r1, #1
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	fa01 f303 	lsl.w	r3, r1, r3
 8008878:	4013      	ands	r3, r2
 800887a:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800887c:	6a3b      	ldr	r3, [r7, #32]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d042      	beq.n	8008908 <LL_GPIO_Init+0xce>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	461a      	mov	r2, r3
 8008888:	6a39      	ldr	r1, [r7, #32]
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7ff fe8a 	bl	80085a4 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d003      	beq.n	80088a0 <LL_GPIO_Init+0x66>
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d106      	bne.n	80088ae <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	461a      	mov	r2, r3
 80088a6:	6a39      	ldr	r1, [r7, #32]
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f7ff fed0 	bl	800864e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	691b      	ldr	r3, [r3, #16]
 80088b2:	461a      	mov	r2, r3
 80088b4:	6a39      	ldr	r1, [r7, #32]
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7ff ff06 	bl	80086c8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d121      	bne.n	8008908 <LL_GPIO_Init+0xce>
 80088c4:	6a3b      	ldr	r3, [r7, #32]
 80088c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	fa93 f3a3 	rbit	r3, r3
 80088ce:	60bb      	str	r3, [r7, #8]
  return result;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d101      	bne.n	80088de <LL_GPIO_Init+0xa4>
    return 32U;
 80088da:	2320      	movs	r3, #32
 80088dc:	e003      	b.n	80088e6 <LL_GPIO_Init+0xac>
  return __builtin_clz(value);
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	fab3 f383 	clz	r3, r3
 80088e4:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 80088e6:	2b07      	cmp	r3, #7
 80088e8:	d807      	bhi.n	80088fa <LL_GPIO_Init+0xc0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	461a      	mov	r2, r3
 80088f0:	6a39      	ldr	r1, [r7, #32]
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff ff25 	bl	8008742 <LL_GPIO_SetAFPin_0_7>
 80088f8:	e006      	b.n	8008908 <LL_GPIO_Init+0xce>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	695b      	ldr	r3, [r3, #20]
 80088fe:	461a      	mov	r2, r3
 8008900:	6a39      	ldr	r1, [r7, #32]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff ff5a 	bl	80087bc <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890a:	3301      	adds	r3, #1
 800890c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008914:	fa22 f303 	lsr.w	r3, r2, r3
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1a7      	bne.n	800886c <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d003      	beq.n	800892c <LL_GPIO_Init+0xf2>
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	2b02      	cmp	r3, #2
 800892a:	d107      	bne.n	800893c <LL_GPIO_Init+0x102>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	6819      	ldr	r1, [r3, #0]
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	461a      	mov	r2, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f7ff fe71 	bl	800861e <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3728      	adds	r7, #40	; 0x28
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008946:	b084      	sub	sp, #16
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	f107 001c 	add.w	r0, r7, #28
 8008954:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fd8f 	bl	8009488 <USB_CoreReset>
 800896a:	4603      	mov	r3, r0
 800896c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800896e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008970:	2b00      	cmp	r3, #0
 8008972:	d106      	bne.n	8008982 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008978:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	639a      	str	r2, [r3, #56]	; 0x38
 8008980:	e005      	b.n	800898e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008986:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */

  return ret;
 800898e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3710      	adds	r7, #16
 8008994:	46bd      	mov	sp, r7
 8008996:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800899a:	b004      	add	sp, #16
 800899c:	4770      	bx	lr
	...

080089a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b087      	sub	sp, #28
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	4613      	mov	r3, r2
 80089ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d165      	bne.n	8008a80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	4a41      	ldr	r2, [pc, #260]	; (8008abc <USB_SetTurnaroundTime+0x11c>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d906      	bls.n	80089ca <USB_SetTurnaroundTime+0x2a>
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	4a40      	ldr	r2, [pc, #256]	; (8008ac0 <USB_SetTurnaroundTime+0x120>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d202      	bcs.n	80089ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80089c4:	230f      	movs	r3, #15
 80089c6:	617b      	str	r3, [r7, #20]
 80089c8:	e062      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	4a3c      	ldr	r2, [pc, #240]	; (8008ac0 <USB_SetTurnaroundTime+0x120>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d306      	bcc.n	80089e0 <USB_SetTurnaroundTime+0x40>
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	4a3b      	ldr	r2, [pc, #236]	; (8008ac4 <USB_SetTurnaroundTime+0x124>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d202      	bcs.n	80089e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80089da:	230e      	movs	r3, #14
 80089dc:	617b      	str	r3, [r7, #20]
 80089de:	e057      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	4a38      	ldr	r2, [pc, #224]	; (8008ac4 <USB_SetTurnaroundTime+0x124>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d306      	bcc.n	80089f6 <USB_SetTurnaroundTime+0x56>
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	4a37      	ldr	r2, [pc, #220]	; (8008ac8 <USB_SetTurnaroundTime+0x128>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d202      	bcs.n	80089f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80089f0:	230d      	movs	r3, #13
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	e04c      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	4a33      	ldr	r2, [pc, #204]	; (8008ac8 <USB_SetTurnaroundTime+0x128>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d306      	bcc.n	8008a0c <USB_SetTurnaroundTime+0x6c>
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	4a32      	ldr	r2, [pc, #200]	; (8008acc <USB_SetTurnaroundTime+0x12c>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d802      	bhi.n	8008a0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008a06:	230c      	movs	r3, #12
 8008a08:	617b      	str	r3, [r7, #20]
 8008a0a:	e041      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	4a2f      	ldr	r2, [pc, #188]	; (8008acc <USB_SetTurnaroundTime+0x12c>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d906      	bls.n	8008a22 <USB_SetTurnaroundTime+0x82>
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	4a2e      	ldr	r2, [pc, #184]	; (8008ad0 <USB_SetTurnaroundTime+0x130>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d802      	bhi.n	8008a22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008a1c:	230b      	movs	r3, #11
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	e036      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	4a2a      	ldr	r2, [pc, #168]	; (8008ad0 <USB_SetTurnaroundTime+0x130>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d906      	bls.n	8008a38 <USB_SetTurnaroundTime+0x98>
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	4a29      	ldr	r2, [pc, #164]	; (8008ad4 <USB_SetTurnaroundTime+0x134>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d802      	bhi.n	8008a38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008a32:	230a      	movs	r3, #10
 8008a34:	617b      	str	r3, [r7, #20]
 8008a36:	e02b      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	4a26      	ldr	r2, [pc, #152]	; (8008ad4 <USB_SetTurnaroundTime+0x134>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d906      	bls.n	8008a4e <USB_SetTurnaroundTime+0xae>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	4a25      	ldr	r2, [pc, #148]	; (8008ad8 <USB_SetTurnaroundTime+0x138>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d202      	bcs.n	8008a4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008a48:	2309      	movs	r3, #9
 8008a4a:	617b      	str	r3, [r7, #20]
 8008a4c:	e020      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	4a21      	ldr	r2, [pc, #132]	; (8008ad8 <USB_SetTurnaroundTime+0x138>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d306      	bcc.n	8008a64 <USB_SetTurnaroundTime+0xc4>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	4a20      	ldr	r2, [pc, #128]	; (8008adc <USB_SetTurnaroundTime+0x13c>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d802      	bhi.n	8008a64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008a5e:	2308      	movs	r3, #8
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	e015      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	4a1d      	ldr	r2, [pc, #116]	; (8008adc <USB_SetTurnaroundTime+0x13c>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d906      	bls.n	8008a7a <USB_SetTurnaroundTime+0xda>
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	4a1c      	ldr	r2, [pc, #112]	; (8008ae0 <USB_SetTurnaroundTime+0x140>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d202      	bcs.n	8008a7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008a74:	2307      	movs	r3, #7
 8008a76:	617b      	str	r3, [r7, #20]
 8008a78:	e00a      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008a7a:	2306      	movs	r3, #6
 8008a7c:	617b      	str	r3, [r7, #20]
 8008a7e:	e007      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a80:	79fb      	ldrb	r3, [r7, #7]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008a86:	2309      	movs	r3, #9
 8008a88:	617b      	str	r3, [r7, #20]
 8008a8a:	e001      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008a8c:	2309      	movs	r3, #9
 8008a8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	029b      	lsls	r3, r3, #10
 8008aa4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	371c      	adds	r7, #28
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr
 8008abc:	00d8acbf 	.word	0x00d8acbf
 8008ac0:	00e4e1c0 	.word	0x00e4e1c0
 8008ac4:	00f42400 	.word	0x00f42400
 8008ac8:	01067380 	.word	0x01067380
 8008acc:	011a499f 	.word	0x011a499f
 8008ad0:	01312cff 	.word	0x01312cff
 8008ad4:	014ca43f 	.word	0x014ca43f
 8008ad8:	016e3600 	.word	0x016e3600
 8008adc:	01a6ab1f 	.word	0x01a6ab1f
 8008ae0:	01e84800 	.word	0x01e84800

08008ae4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	f023 0201 	bic.w	r2, r3, #1
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b084      	sub	sp, #16
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	460b      	mov	r3, r1
 8008b10:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b12:	2300      	movs	r3, #0
 8008b14:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b22:	78fb      	ldrb	r3, [r7, #3]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d115      	bne.n	8008b54 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	68db      	ldr	r3, [r3, #12]
 8008b2c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008b34:	2001      	movs	r0, #1
 8008b36:	f7f8 ff7b 	bl	8001a30 <HAL_Delay>
      ms++;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fc11 	bl	8009368 <USB_GetMode>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d01e      	beq.n	8008b8a <USB_SetCurrentMode+0x84>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2b31      	cmp	r3, #49	; 0x31
 8008b50:	d9f0      	bls.n	8008b34 <USB_SetCurrentMode+0x2e>
 8008b52:	e01a      	b.n	8008b8a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b54:	78fb      	ldrb	r3, [r7, #3]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d115      	bne.n	8008b86 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008b66:	2001      	movs	r0, #1
 8008b68:	f7f8 ff62 	bl	8001a30 <HAL_Delay>
      ms++;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	3301      	adds	r3, #1
 8008b70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fbf8 	bl	8009368 <USB_GetMode>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d005      	beq.n	8008b8a <USB_SetCurrentMode+0x84>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2b31      	cmp	r3, #49	; 0x31
 8008b82:	d9f0      	bls.n	8008b66 <USB_SetCurrentMode+0x60>
 8008b84:	e001      	b.n	8008b8a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e005      	b.n	8008b96 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2b32      	cmp	r3, #50	; 0x32
 8008b8e:	d101      	bne.n	8008b94 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	e000      	b.n	8008b96 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
	...

08008ba0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ba0:	b084      	sub	sp, #16
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b086      	sub	sp, #24
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008bae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bba:	2300      	movs	r3, #0
 8008bbc:	613b      	str	r3, [r7, #16]
 8008bbe:	e009      	b.n	8008bd4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	3340      	adds	r3, #64	; 0x40
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	2200      	movs	r2, #0
 8008bcc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	613b      	str	r3, [r7, #16]
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	2b0e      	cmp	r3, #14
 8008bd8:	d9f2      	bls.n	8008bc0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008bda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d11c      	bne.n	8008c1a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bee:	f043 0302 	orr.w	r3, r3, #2
 8008bf2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	639a      	str	r2, [r3, #56]	; 0x38
    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	601a      	str	r2, [r3, #0]
 8008c18:	e005      	b.n	8008c26 <USB_DevInit+0x86>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	2300      	movs	r3, #0
 8008c30:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c38:	4619      	mov	r1, r3
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c40:	461a      	mov	r2, r3
 8008c42:	680b      	ldr	r3, [r1, #0]
 8008c44:	6013      	str	r3, [r2, #0]
  }
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c46:	2103      	movs	r1, #3
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f95b 	bl	8008f04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c4e:	2110      	movs	r1, #16
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f8f3 	bl	8008e3c <USB_FlushTxFifo>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f91f 	bl	8008ea4 <USB_FlushRxFifo>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d001      	beq.n	8008c70 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c76:	461a      	mov	r2, r3
 8008c78:	2300      	movs	r3, #0
 8008c7a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c82:	461a      	mov	r2, r3
 8008c84:	2300      	movs	r3, #0
 8008c86:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c8e:	461a      	mov	r2, r3
 8008c90:	2300      	movs	r3, #0
 8008c92:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c94:	2300      	movs	r3, #0
 8008c96:	613b      	str	r3, [r7, #16]
 8008c98:	e043      	b.n	8008d22 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cb0:	d118      	bne.n	8008ce4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	015a      	lsls	r2, r3, #5
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008cca:	6013      	str	r3, [r2, #0]
 8008ccc:	e013      	b.n	8008cf6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	015a      	lsls	r2, r3, #5
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cda:	461a      	mov	r2, r3
 8008cdc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	e008      	b.n	8008cf6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d02:	461a      	mov	r2, r3
 8008d04:	2300      	movs	r3, #0
 8008d06:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d14:	461a      	mov	r2, r3
 8008d16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d1a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	3301      	adds	r3, #1
 8008d20:	613b      	str	r3, [r7, #16]
 8008d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d24:	693a      	ldr	r2, [r7, #16]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d3b7      	bcc.n	8008c9a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	613b      	str	r3, [r7, #16]
 8008d2e:	e043      	b.n	8008db8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	015a      	lsls	r2, r3, #5
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	4413      	add	r3, r2
 8008d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d46:	d118      	bne.n	8008d7a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d10a      	bne.n	8008d64 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d60:	6013      	str	r3, [r2, #0]
 8008d62:	e013      	b.n	8008d8c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	015a      	lsls	r2, r3, #5
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d70:	461a      	mov	r2, r3
 8008d72:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	e008      	b.n	8008d8c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	015a      	lsls	r2, r3, #5
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	4413      	add	r3, r2
 8008d82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d86:	461a      	mov	r2, r3
 8008d88:	2300      	movs	r3, #0
 8008d8a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	015a      	lsls	r2, r3, #5
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	4413      	add	r3, r2
 8008d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d98:	461a      	mov	r2, r3
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008daa:	461a      	mov	r2, r3
 8008dac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008db0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	3301      	adds	r3, #1
 8008db6:	613b      	str	r3, [r7, #16]
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	693a      	ldr	r2, [r7, #16]
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d3b7      	bcc.n	8008d30 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dc6:	691b      	ldr	r3, [r3, #16]
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008dd2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008de0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d105      	bne.n	8008df4 <USB_DevInit+0x254>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	699b      	ldr	r3, [r3, #24]
 8008dec:	f043 0210 	orr.w	r2, r3, #16
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	699a      	ldr	r2, [r3, #24]
 8008df8:	4b0f      	ldr	r3, [pc, #60]	; (8008e38 <USB_DevInit+0x298>)
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d005      	beq.n	8008e12 <USB_DevInit+0x272>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	f043 0208 	orr.w	r2, r3, #8
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d107      	bne.n	8008e28 <USB_DevInit+0x288>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e20:	f043 0304 	orr.w	r3, r3, #4
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3718      	adds	r7, #24
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e34:	b004      	add	sp, #16
 8008e36:	4770      	bx	lr
 8008e38:	803c3800 	.word	0x803c3800

08008e3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e46:	2300      	movs	r3, #0
 8008e48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	3301      	adds	r3, #1
 8008e4e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4a13      	ldr	r2, [pc, #76]	; (8008ea0 <USB_FlushTxFifo+0x64>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d901      	bls.n	8008e5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e01b      	b.n	8008e94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	daf2      	bge.n	8008e4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008e64:	2300      	movs	r3, #0
 8008e66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	019b      	lsls	r3, r3, #6
 8008e6c:	f043 0220 	orr.w	r2, r3, #32
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	3301      	adds	r3, #1
 8008e78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	4a08      	ldr	r2, [pc, #32]	; (8008ea0 <USB_FlushTxFifo+0x64>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d901      	bls.n	8008e86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e006      	b.n	8008e94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	f003 0320 	and.w	r3, r3, #32
 8008e8e:	2b20      	cmp	r3, #32
 8008e90:	d0f0      	beq.n	8008e74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008e92:	2300      	movs	r3, #0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3714      	adds	r7, #20
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	00030d40 	.word	0x00030d40

08008ea4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008eac:	2300      	movs	r3, #0
 8008eae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	4a11      	ldr	r2, [pc, #68]	; (8008f00 <USB_FlushRxFifo+0x5c>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d901      	bls.n	8008ec2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e018      	b.n	8008ef4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	daf2      	bge.n	8008eb0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2210      	movs	r2, #16
 8008ed2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	4a08      	ldr	r2, [pc, #32]	; (8008f00 <USB_FlushRxFifo+0x5c>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d901      	bls.n	8008ee6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e006      	b.n	8008ef4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	691b      	ldr	r3, [r3, #16]
 8008eea:	f003 0310 	and.w	r3, r3, #16
 8008eee:	2b10      	cmp	r3, #16
 8008ef0:	d0f0      	beq.n	8008ed4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr
 8008f00:	00030d40 	.word	0x00030d40

08008f04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	78fb      	ldrb	r3, [r7, #3]
 8008f1e:	68f9      	ldr	r1, [r7, #12]
 8008f20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f24:	4313      	orrs	r3, r2
 8008f26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3714      	adds	r7, #20
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr

08008f36 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008f36:	b480      	push	{r7}
 8008f38:	b087      	sub	sp, #28
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f003 0306 	and.w	r3, r3, #6
 8008f4e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d102      	bne.n	8008f5c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f56:	2300      	movs	r3, #0
 8008f58:	75fb      	strb	r3, [r7, #23]
 8008f5a:	e00a      	b.n	8008f72 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	d002      	beq.n	8008f68 <USB_GetDevSpeed+0x32>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2b06      	cmp	r3, #6
 8008f66:	d102      	bne.n	8008f6e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008f68:	2302      	movs	r3, #2
 8008f6a:	75fb      	strb	r3, [r7, #23]
 8008f6c:	e001      	b.n	8008f72 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008f6e:	230f      	movs	r3, #15
 8008f70:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	371c      	adds	r7, #28
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b087      	sub	sp, #28
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	785b      	ldrb	r3, [r3, #1]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d14a      	bne.n	8009034 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fb6:	f040 8086 	bne.w	80090c6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	683a      	ldr	r2, [r7, #0]
 8008fcc:	7812      	ldrb	r2, [r2, #0]
 8008fce:	0151      	lsls	r1, r2, #5
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	440a      	add	r2, r1
 8008fd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fd8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008fdc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	015a      	lsls	r2, r3, #5
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	683a      	ldr	r2, [r7, #0]
 8008ff0:	7812      	ldrb	r2, [r2, #0]
 8008ff2:	0151      	lsls	r1, r2, #5
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	440a      	add	r2, r1
 8008ff8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ffc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009000:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	3301      	adds	r3, #1
 8009006:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f242 7210 	movw	r2, #10000	; 0x2710
 800900e:	4293      	cmp	r3, r2
 8009010:	d902      	bls.n	8009018 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	75fb      	strb	r3, [r7, #23]
          break;
 8009016:	e056      	b.n	80090c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	015a      	lsls	r2, r3, #5
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	4413      	add	r3, r2
 8009022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800902c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009030:	d0e7      	beq.n	8009002 <USB_EPStopXfer+0x82>
 8009032:	e048      	b.n	80090c6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	015a      	lsls	r2, r3, #5
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	4413      	add	r3, r2
 800903e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009048:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800904c:	d13b      	bne.n	80090c6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	015a      	lsls	r2, r3, #5
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	683a      	ldr	r2, [r7, #0]
 8009060:	7812      	ldrb	r2, [r2, #0]
 8009062:	0151      	lsls	r1, r2, #5
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	440a      	add	r2, r1
 8009068:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800906c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009070:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	015a      	lsls	r2, r3, #5
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	4413      	add	r3, r2
 800907c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	683a      	ldr	r2, [r7, #0]
 8009084:	7812      	ldrb	r2, [r2, #0]
 8009086:	0151      	lsls	r1, r2, #5
 8009088:	693a      	ldr	r2, [r7, #16]
 800908a:	440a      	add	r2, r1
 800908c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009090:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009094:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	3301      	adds	r3, #1
 800909a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f242 7210 	movw	r2, #10000	; 0x2710
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d902      	bls.n	80090ac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	75fb      	strb	r3, [r7, #23]
          break;
 80090aa:	e00c      	b.n	80090c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	015a      	lsls	r2, r3, #5
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	4413      	add	r3, r2
 80090b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090c4:	d0e7      	beq.n	8009096 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80090c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	371c      	adds	r7, #28
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b089      	sub	sp, #36	; 0x24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	4611      	mov	r1, r2
 80090e0:	461a      	mov	r2, r3
 80090e2:	460b      	mov	r3, r1
 80090e4:	71fb      	strb	r3, [r7, #7]
 80090e6:	4613      	mov	r3, r2
 80090e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80090f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d123      	bne.n	8009142 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80090fa:	88bb      	ldrh	r3, [r7, #4]
 80090fc:	3303      	adds	r3, #3
 80090fe:	089b      	lsrs	r3, r3, #2
 8009100:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009102:	2300      	movs	r3, #0
 8009104:	61bb      	str	r3, [r7, #24]
 8009106:	e018      	b.n	800913a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009108:	79fb      	ldrb	r3, [r7, #7]
 800910a:	031a      	lsls	r2, r3, #12
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	4413      	add	r3, r2
 8009110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009114:	461a      	mov	r2, r3
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	3301      	adds	r3, #1
 8009120:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	3301      	adds	r3, #1
 8009126:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	3301      	adds	r3, #1
 800912c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	3301      	adds	r3, #1
 8009132:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	3301      	adds	r3, #1
 8009138:	61bb      	str	r3, [r7, #24]
 800913a:	69ba      	ldr	r2, [r7, #24]
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	429a      	cmp	r2, r3
 8009140:	d3e2      	bcc.n	8009108 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3724      	adds	r7, #36	; 0x24
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009150:	b480      	push	{r7}
 8009152:	b08b      	sub	sp, #44	; 0x2c
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	4613      	mov	r3, r2
 800915c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009166:	88fb      	ldrh	r3, [r7, #6]
 8009168:	089b      	lsrs	r3, r3, #2
 800916a:	b29b      	uxth	r3, r3
 800916c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800916e:	88fb      	ldrh	r3, [r7, #6]
 8009170:	f003 0303 	and.w	r3, r3, #3
 8009174:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009176:	2300      	movs	r3, #0
 8009178:	623b      	str	r3, [r7, #32]
 800917a:	e014      	b.n	80091a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009186:	601a      	str	r2, [r3, #0]
    pDest++;
 8009188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918a:	3301      	adds	r3, #1
 800918c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800918e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009190:	3301      	adds	r3, #1
 8009192:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009196:	3301      	adds	r3, #1
 8009198:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	3301      	adds	r3, #1
 800919e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80091a0:	6a3b      	ldr	r3, [r7, #32]
 80091a2:	3301      	adds	r3, #1
 80091a4:	623b      	str	r3, [r7, #32]
 80091a6:	6a3a      	ldr	r2, [r7, #32]
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d3e6      	bcc.n	800917c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091ae:	8bfb      	ldrh	r3, [r7, #30]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d01e      	beq.n	80091f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091b4:	2300      	movs	r3, #0
 80091b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80091be:	461a      	mov	r2, r3
 80091c0:	f107 0310 	add.w	r3, r7, #16
 80091c4:	6812      	ldr	r2, [r2, #0]
 80091c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80091c8:	693a      	ldr	r2, [r7, #16]
 80091ca:	6a3b      	ldr	r3, [r7, #32]
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	00db      	lsls	r3, r3, #3
 80091d0:	fa22 f303 	lsr.w	r3, r2, r3
 80091d4:	b2da      	uxtb	r2, r3
 80091d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d8:	701a      	strb	r2, [r3, #0]
      i++;
 80091da:	6a3b      	ldr	r3, [r7, #32]
 80091dc:	3301      	adds	r3, #1
 80091de:	623b      	str	r3, [r7, #32]
      pDest++;
 80091e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e2:	3301      	adds	r3, #1
 80091e4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80091e6:	8bfb      	ldrh	r3, [r7, #30]
 80091e8:	3b01      	subs	r3, #1
 80091ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80091ec:	8bfb      	ldrh	r3, [r7, #30]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1ea      	bne.n	80091c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80091f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	372c      	adds	r7, #44	; 0x2c
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800921a:	f023 0303 	bic.w	r3, r3, #3
 800921e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800922e:	f043 0302 	orr.w	r3, r3, #2
 8009232:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009242:	b480      	push	{r7}
 8009244:	b085      	sub	sp, #20
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	699b      	ldr	r3, [r3, #24]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	4013      	ands	r3, r2
 8009258:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800925a:	68fb      	ldr	r3, [r7, #12]
}
 800925c:	4618      	mov	r0, r3
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009284:	69db      	ldr	r3, [r3, #28]
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	4013      	ands	r3, r2
 800928a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	0c1b      	lsrs	r3, r3, #16
}
 8009290:	4618      	mov	r0, r3
 8009292:	3714      	adds	r7, #20
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800929c:	b480      	push	{r7}
 800929e:	b085      	sub	sp, #20
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ae:	699b      	ldr	r3, [r3, #24]
 80092b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092b8:	69db      	ldr	r3, [r3, #28]
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	4013      	ands	r3, r2
 80092be:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	b29b      	uxth	r3, r3
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	460b      	mov	r3, r1
 80092da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80092e0:	78fb      	ldrb	r3, [r7, #3]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f6:	695b      	ldr	r3, [r3, #20]
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	4013      	ands	r3, r2
 80092fc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80092fe:	68bb      	ldr	r3, [r7, #8]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800930c:	b480      	push	{r7}
 800930e:	b087      	sub	sp, #28
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	460b      	mov	r3, r1
 8009316:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009322:	691b      	ldr	r3, [r3, #16]
 8009324:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800932c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800932e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009330:	78fb      	ldrb	r3, [r7, #3]
 8009332:	f003 030f 	and.w	r3, r3, #15
 8009336:	68fa      	ldr	r2, [r7, #12]
 8009338:	fa22 f303 	lsr.w	r3, r2, r3
 800933c:	01db      	lsls	r3, r3, #7
 800933e:	b2db      	uxtb	r3, r3
 8009340:	693a      	ldr	r2, [r7, #16]
 8009342:	4313      	orrs	r3, r2
 8009344:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009346:	78fb      	ldrb	r3, [r7, #3]
 8009348:	015a      	lsls	r2, r3, #5
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	4413      	add	r3, r2
 800934e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4013      	ands	r3, r2
 8009358:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800935a:	68bb      	ldr	r3, [r7, #8]
}
 800935c:	4618      	mov	r0, r3
 800935e:	371c      	adds	r7, #28
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	f003 0301 	and.w	r3, r3, #1
}
 8009378:	4618      	mov	r0, r3
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800939e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80093a2:	f023 0307 	bic.w	r3, r3, #7
 80093a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr
	...

080093cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b087      	sub	sp, #28
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	460b      	mov	r3, r1
 80093d6:	607a      	str	r2, [r7, #4]
 80093d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	333c      	adds	r3, #60	; 0x3c
 80093e2:	3304      	adds	r3, #4
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	4a26      	ldr	r2, [pc, #152]	; (8009484 <USB_EP0_OutStart+0xb8>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d90a      	bls.n	8009406 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009400:	d101      	bne.n	8009406 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	e037      	b.n	8009476 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800940c:	461a      	mov	r2, r3
 800940e:	2300      	movs	r3, #0
 8009410:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	697a      	ldr	r2, [r7, #20]
 800941c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009420:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009424:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009434:	f043 0318 	orr.w	r3, r3, #24
 8009438:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	697a      	ldr	r2, [r7, #20]
 8009444:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009448:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800944c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800944e:	7afb      	ldrb	r3, [r7, #11]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d10f      	bne.n	8009474 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800945a:	461a      	mov	r2, r3
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800946e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009472:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	371c      	adds	r7, #28
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	4f54300a 	.word	0x4f54300a

08009488 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009490:	2300      	movs	r3, #0
 8009492:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	3301      	adds	r3, #1
 8009498:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	4a13      	ldr	r2, [pc, #76]	; (80094ec <USB_CoreReset+0x64>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d901      	bls.n	80094a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094a2:	2303      	movs	r3, #3
 80094a4:	e01b      	b.n	80094de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	daf2      	bge.n	8009494 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80094ae:	2300      	movs	r3, #0
 80094b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	691b      	ldr	r3, [r3, #16]
 80094b6:	f043 0201 	orr.w	r2, r3, #1
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	3301      	adds	r3, #1
 80094c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	4a09      	ldr	r2, [pc, #36]	; (80094ec <USB_CoreReset+0x64>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d901      	bls.n	80094d0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80094cc:	2303      	movs	r3, #3
 80094ce:	e006      	b.n	80094de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	f003 0301 	and.w	r3, r3, #1
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d0f0      	beq.n	80094be <USB_CoreReset+0x36>

  return HAL_OK;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3714      	adds	r7, #20
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	00030d40 	.word	0x00030d40

080094f0 <__libc_init_array>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	4d0d      	ldr	r5, [pc, #52]	; (8009528 <__libc_init_array+0x38>)
 80094f4:	2600      	movs	r6, #0
 80094f6:	4c0d      	ldr	r4, [pc, #52]	; (800952c <__libc_init_array+0x3c>)
 80094f8:	1b64      	subs	r4, r4, r5
 80094fa:	10a4      	asrs	r4, r4, #2
 80094fc:	42a6      	cmp	r6, r4
 80094fe:	d109      	bne.n	8009514 <__libc_init_array+0x24>
 8009500:	4d0b      	ldr	r5, [pc, #44]	; (8009530 <__libc_init_array+0x40>)
 8009502:	2600      	movs	r6, #0
 8009504:	4c0b      	ldr	r4, [pc, #44]	; (8009534 <__libc_init_array+0x44>)
 8009506:	f000 f81f 	bl	8009548 <_init>
 800950a:	1b64      	subs	r4, r4, r5
 800950c:	10a4      	asrs	r4, r4, #2
 800950e:	42a6      	cmp	r6, r4
 8009510:	d105      	bne.n	800951e <__libc_init_array+0x2e>
 8009512:	bd70      	pop	{r4, r5, r6, pc}
 8009514:	f855 3b04 	ldr.w	r3, [r5], #4
 8009518:	3601      	adds	r6, #1
 800951a:	4798      	blx	r3
 800951c:	e7ee      	b.n	80094fc <__libc_init_array+0xc>
 800951e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009522:	3601      	adds	r6, #1
 8009524:	4798      	blx	r3
 8009526:	e7f2      	b.n	800950e <__libc_init_array+0x1e>
 8009528:	08009668 	.word	0x08009668
 800952c:	08009668 	.word	0x08009668
 8009530:	08009668 	.word	0x08009668
 8009534:	0800966c 	.word	0x0800966c

08009538 <memset>:
 8009538:	4402      	add	r2, r0
 800953a:	4603      	mov	r3, r0
 800953c:	4293      	cmp	r3, r2
 800953e:	d100      	bne.n	8009542 <memset+0xa>
 8009540:	4770      	bx	lr
 8009542:	f803 1b01 	strb.w	r1, [r3], #1
 8009546:	e7f9      	b.n	800953c <memset+0x4>

08009548 <_init>:
 8009548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954a:	bf00      	nop
 800954c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800954e:	bc08      	pop	{r3}
 8009550:	469e      	mov	lr, r3
 8009552:	4770      	bx	lr

08009554 <_fini>:
 8009554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009556:	bf00      	nop
 8009558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800955a:	bc08      	pop	{r3}
 800955c:	469e      	mov	lr, r3
 800955e:	4770      	bx	lr
