

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8d0b755a04cb031e830e7130e2d0f524  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_0Rk57k
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ovwQxa"
Running: cat _ptx_ovwQxa | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XLBCXZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XLBCXZ --output-file  /dev/null 2> _ptx_ovwQxainfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ovwQxa _ptx2_XLBCXZ _ptx_ovwQxainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 106490
gpu_sim_insn = 1245376
gpu_ipc =      11.6948
gpu_tot_sim_cycle = 331176
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.7605
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 329
partiton_reqs_in_parallel = 2342780
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0741
partiton_reqs_in_parallel_util = 2342780
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 106490
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.9760 GB/Sec
L2_BW_total  =       0.6354 GB/Sec
gpu_total_sim_rate=16386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2715
	L1I_total_cache_miss_rate = 0.1200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19917
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16063	W0_Idle:93058	W0_Scoreboard:2181798	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 38944 
averagemflatency = 21155 
max_icnt2mem_latency = 38703 
max_icnt2sh_latency = 331175 
mrq_lat_table:456 	15 	75 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63 	0 	0 	0 	137 	269 	385 	768 	513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120 	12 	16 	0 	0 	0 	0 	0 	0 	137 	269 	385 	768 	513 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	932 	1058 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	1 	0 	12 	12 	3 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757      8965      8967         0         0         0         0         0         0         0     65312         0         0 
dram[1]:         0         0      3760      3763     97506      8966         0         0         0     67918     42830         0         0         0         0         0 
dram[2]:         0         0      3755      3757      8965      8967    101261         0     97038         0         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     89691      8966         0     76253     84589         0         0         0         0         0         0         0 
dram[4]:         0         0      3755      3757      8965      8967     59581     90320         0         0         0     62186         0         0       228       789 
dram[5]:         0         0      3758      3761      8969      8971     92925         0     95530         0         0         0         0         0     43093      4014 
dram[6]:         0         0      3755      3757      8965      8967         0         0         0     70522     78858     96284     81984         0         0         0 
dram[7]:     53993         0      3755      3757      8969      8971         0         0     51022         0         0         0         0         0         0         0 
dram[8]:         0         0     69893      3757      8965      8967         0    103867         0         0     87194         0         0         0         0         0 
dram[9]:         0         0      3755      3757      8969      8971         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      3755     53219      8965      8967    101263         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  8.500000 15.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  8.500000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan 
dram[7]:  1.000000      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         8         8        16        15         0         0         0         1         2         0         0         0         0         0 
dram[2]:         0         0         8         8        15        15         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        15         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         9         9        15        15         1         1         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         0         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         1         0         0         0 
dram[7]:         1         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         1         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         9        10        14        14         1         0         0         0         0         0         0         0         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       53292     53298    102453    102416    none      none      none      none      none      none      none        1473    none      none  
dram[1]:     none      none       58504     58509     91612    103178    none      none      none        2769     22170    none      none      none      none      none  
dram[2]:     none      none       61131     61140    101815    101787      2769    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       56817     56813     95542    108051    none        1443      2769    none      none      none      none      none      none      none  
dram[4]:     none      none       56768     56783    108132    108103      2769      1473    none      none      none        7832    none      none           0         0
dram[5]:     none      none       56772     56785    110208    110169      2769    none        7832    none      none      none      none      none           0         0
dram[6]:     none      none       60249     60255    107681    107642    none      none      none        7832      7832       250      1473    none      none      none  
dram[7]:       3868    none       50977     50991    108966    108931    none      none        2958    none      none      none      none      none      none      none  
dram[8]:     none      none       46722     56770    109707    109673    none        3701    none      none        7832    none      none      none      none      none  
dram[9]:     none      none       56766     56764    104501    104448    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none       56766     46712    107465    107420      2016    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0     23732     23735     38816     38808         0         0         0         0         0         0         0      2947         0         0
dram[1]:          0         0     23727     23732     38944     38939         0         0         0      5538     36433         0         0         0         0         0
dram[2]:          0         0     23745     23753     38921     38908      5538         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     23747     23755     38943     38938         0      5538      5538         0         0         0         0         0         0         0
dram[4]:          0         0     23738     23748     38920     38908      5538      2947         0         0         0      7832         0         0         0         0
dram[5]:          0         0     23743     23751     38940     38937      5538         0      7832         0         0         0         0         0         0         0
dram[6]:          0         0     23735     23746     38914     38898         0         0         0      7832      7832       250      2947         0         0         0
dram[7]:       2958         0     23736     23743     38824     38819         0         0      2958         0         0         0         0         0         0         0
dram[8]:          0         0     23736     23741     38798     38780         0      7403         0         0      7832         0         0         0         0         0
dram[9]:          0         0     23735     23738     38820     38815         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0     23733     23738     38794     38776      4032         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197536 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.001952
n_activity=632 dram_eff=0.6108
bk0: 4a 197716i bk1: 0a 197736i bk2: 32a 197658i bk3: 32a 197627i bk4: 60a 197606i bk5: 60a 197533i bk6: 0a 197734i bk7: 0a 197734i bk8: 0a 197734i bk9: 0a 197735i bk10: 0a 197735i bk11: 0a 197735i bk12: 0a 197735i bk13: 4a 197710i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000571472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc0244400, atomic=0 1 entries : 0x7f54ea76f080 :  mf: uid= 50823, sid01:w00, part=1, addr=0xc0244440, load , size=32, unknown  status = IN_PARTITION_DRAM (331175), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197525 n_act=8 n_pre=2 n_req=52 n_rd=198 n_write=2 bw_util=0.002023
n_activity=727 dram_eff=0.5502
bk0: 0a 197736i bk1: 0a 197737i bk2: 32a 197666i bk3: 32a 197628i bk4: 62a 197580i bk5: 60a 197533i bk6: 0a 197734i bk7: 0a 197735i bk8: 0a 197736i bk9: 4a 197710i bk10: 8a 197683i bk11: 0a 197732i bk12: 0a 197734i bk13: 0a 197734i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197536 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.001952
n_activity=640 dram_eff=0.6031
bk0: 0a 197735i bk1: 0a 197736i bk2: 32a 197665i bk3: 32a 197627i bk4: 60a 197616i bk5: 60a 197528i bk6: 4a 197710i bk7: 0a 197735i bk8: 4a 197715i bk9: 0a 197733i bk10: 0a 197734i bk11: 0a 197734i bk12: 0a 197734i bk13: 0a 197734i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000525956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197515 n_act=7 n_pre=1 n_req=56 n_rd=208 n_write=4 bw_util=0.002144
n_activity=738 dram_eff=0.5745
bk0: 0a 197736i bk1: 0a 197739i bk2: 36a 197661i bk3: 36a 197612i bk4: 64a 197570i bk5: 60a 197532i bk6: 0a 197734i bk7: 8a 197691i bk8: 4a 197707i bk9: 0a 197732i bk10: 0a 197733i bk11: 0a 197733i bk12: 0a 197733i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000647331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197512 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.002165
n_activity=776 dram_eff=0.5515
bk0: 0a 197735i bk1: 0a 197738i bk2: 36a 197660i bk3: 36a 197614i bk4: 60a 197609i bk5: 60a 197529i bk6: 4a 197710i bk7: 4a 197708i bk8: 0a 197732i bk9: 0a 197734i bk10: 0a 197734i bk11: 4a 197714i bk12: 0a 197732i bk13: 0a 197734i bk14: 4a 197714i bk15: 4a 197716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576529
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197518 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002114
n_activity=744 dram_eff=0.5618
bk0: 0a 197733i bk1: 0a 197734i bk2: 36a 197648i bk3: 36a 197599i bk4: 60a 197606i bk5: 60a 197532i bk6: 4a 197710i bk7: 0a 197734i bk8: 4a 197715i bk9: 0a 197734i bk10: 0a 197735i bk11: 0a 197737i bk12: 0a 197737i bk13: 0a 197737i bk14: 4a 197717i bk15: 4a 197715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000414696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197526 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002033
n_activity=728 dram_eff=0.5522
bk0: 0a 197735i bk1: 0a 197737i bk2: 36a 197651i bk3: 36a 197605i bk4: 56a 197613i bk5: 56a 197550i bk6: 0a 197734i bk7: 0a 197735i bk8: 0a 197735i bk9: 4a 197717i bk10: 4a 197716i bk11: 4a 197715i bk12: 4a 197708i bk13: 0a 197733i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000379296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197537 n_act=6 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.001942
n_activity=640 dram_eff=0.6
bk0: 4a 197717i bk1: 0a 197736i bk2: 36a 197649i bk3: 36a 197602i bk4: 56a 197621i bk5: 56a 197539i bk6: 0a 197733i bk7: 0a 197734i bk8: 4a 197715i bk9: 0a 197733i bk10: 0a 197734i bk11: 0a 197736i bk12: 0a 197736i bk13: 0a 197736i bk14: 0a 197736i bk15: 0a 197737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00050067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197529 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002003
n_activity=692 dram_eff=0.5723
bk0: 0a 197735i bk1: 0a 197738i bk2: 40a 197621i bk3: 36a 197606i bk4: 56a 197614i bk5: 56a 197547i bk6: 0a 197735i bk7: 4a 197709i bk8: 0a 197733i bk9: 0a 197735i bk10: 4a 197715i bk11: 0a 197733i bk12: 0a 197734i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576529
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197547 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.001861
n_activity=560 dram_eff=0.6571
bk0: 0a 197735i bk1: 0a 197737i bk2: 36a 197650i bk3: 36a 197611i bk4: 56a 197614i bk5: 56a 197542i bk6: 0a 197734i bk7: 0a 197734i bk8: 0a 197734i bk9: 0a 197735i bk10: 0a 197735i bk11: 0a 197735i bk12: 0a 197735i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000424811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197534 n_act=6 n_pre=1 n_req=50 n_rd=192 n_write=2 bw_util=0.001962
n_activity=652 dram_eff=0.5951
bk0: 0a 197736i bk1: 0a 197738i bk2: 36a 197659i bk3: 40a 197572i bk4: 56a 197613i bk5: 56a 197554i bk6: 4a 197708i bk7: 0a 197732i bk8: 0a 197733i bk9: 0a 197734i bk10: 0a 197734i bk11: 0a 197735i bk12: 0a 197735i bk13: 0a 197736i bk14: 0a 197736i bk15: 0a 197736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0005563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 26, Miss_rate = 0.218, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 101, Miss = 25, Miss_rate = 0.248, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1624
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1302
	minimum = 6
	maximum = 60
Network latency average = 10.7187
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 11.3088
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000416943
	minimum = 0.00031928 (at node 9)
	maximum = 0.000676123 (at node 1)
Accepted packet rate average = 0.000416943
	minimum = 0.00031928 (at node 9)
	maximum = 0.000676123 (at node 1)
Injected flit rate average = 0.000651989
	minimum = 0.00031928 (at node 9)
	maximum = 0.00157293 (at node 37)
Accepted flit rate average= 0.000651989
	minimum = 0.000431967 (at node 33)
	maximum = 0.00133346 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1302 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.7187 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 11.3088 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000416943 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.000676123 (1 samples)
Accepted packet rate average = 0.000416943 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.000676123 (1 samples)
Injected flit rate average = 0.000651989 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.00157293 (1 samples)
Accepted flit rate average = 0.000651989 (1 samples)
	minimum = 0.000431967 (1 samples)
	maximum = 0.00133346 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 16 sec (76 sec)
gpgpu_simulation_rate = 16386 (inst/sec)
gpgpu_simulation_rate = 4357 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 27084
gpu_sim_insn = 1114192
gpu_ipc =      41.1384
gpu_tot_sim_cycle = 580410
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.0653
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 733
partiton_reqs_in_parallel = 595848
partiton_reqs_in_parallel_total    = 2342780
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0630
partiton_reqs_in_parallel_util = 595848
partiton_reqs_in_parallel_util_total    = 2342780
gpu_sim_cycle_parition_util = 27084
gpu_tot_sim_cycle_parition_util    = 106490
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =       7.4752 GB/Sec
L2_BW_total  =       0.7114 GB/Sec
gpu_total_sim_rate=17349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 4635
	L1I_total_cache_miss_rate = 0.1074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38517
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20528	W0_Idle:111168	W0_Scoreboard:3248995	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 38944 
averagemflatency = 14845 
max_icnt2mem_latency = 38703 
max_icnt2sh_latency = 555206 
mrq_lat_table:869 	36 	131 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207 	656 	0 	0 	265 	525 	769 	1280 	513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	259 	20 	32 	0 	693 	0 	0 	0 	0 	265 	525 	769 	1280 	513 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1847 	1938 	366 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	1 	0 	13 	14 	7 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757      8965      8967       989       993      1531      1542         0         0         0     65312         0         0 
dram[1]:         0         0      3760      3763     97506      8966       997       993      1612     67918     42830         0         0         0         0         0 
dram[2]:         0         0      3755      3757      8965      8967    101261      1019     97038      1644         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     89691      8966      1002     76253     84589      1623         0         0         0         0         0         0 
dram[4]:         0         0      3755      3757      8965      8967     59581     90320      1627      1637         0     62186         0         0       228       789 
dram[5]:         0         0      3758      3761      8969      8971     92925       995     95530      1622         0         0         0         0     43093      4014 
dram[6]:         0         0      3755      3757      8965      8967      1000      1004      1636     70522     78858     96284     81984         0       292      1131 
dram[7]:     53993         0      3755      3757      8969      8971       984       987     51022      1624         0         0         0         0         0         0 
dram[8]:         0         0     69893      3757      8965      8967      1028    103867      1639      1644     87194         0      1429         0         0         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629         0         0         0         0         0         0 
dram[10]:         0         0      3755     53219      8965      8967    101263       980      1510      1513         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  6.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  6.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000  9.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  9.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1073/112 = 9.580358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         1         0         0 
dram[1]:         0         0         8         8        17        16        16        16         6         6         2         0         0         0         0         0 
dram[2]:         0         0         8         8        16        16        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        17        16        16        16         6         6         0         0         0         0         0         0 
dram[4]:         0         0         9         9        16        16        16        17         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         1         0         1         1 
dram[7]:         1         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        17         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         5         5         0         0         0         0         0         0 
dram[10]:         0         0         9        10        16        16        16        16         5         5         0         0         0         0         0         0 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/92 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       53292     53314     97441     97400     34268     34277     40925     40930    none      none      none        1473    none      none  
dram[1]:     none      none       58520     58509     87749     98105     31704     31698     41000     35899     22170    none      none      none      none      none  
dram[2]:     none      none       61131     61140     96836     96802     29553     31091     35183     40987    none      none      none      none      none      none  
dram[3]:     none      none       56817     56813     91462    102674     37547     33676     35904     40988    none      none      none      none      none      none  
dram[4]:     none      none       56768     56783    102750    102721     39311     37009     41025     41037    none        8064    none      none           0         0
dram[5]:     none      none       56772     56785    104694    104659     36239     38193     39256     44475    none      none      none      none           0         0
dram[6]:     none      none       60249     60255     96952     96922     37527     37548     44456     39236      8064       482      1473    none           0         0
dram[7]:       3868    none       51003     50991     98076     98049     42709     42723     38565     44457    none      none      none      none      none      none  
dram[8]:     none      none       46722     56770     98724     98697     36841     33189     44452     44466      8064    none         241    none      none      none  
dram[9]:     none      none       56766     56764     94167     94140     32916     32930     53079     53089    none      none      none      none      none      none  
dram[10]:     none      none       56781     46712     96782     96746     31198     32932     34362     34366    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0     23732     23735     38816     38808     26307     26312     23674     23677         0         0         0      2947         0         0
dram[1]:          0         0     23727     23732     38944     38939     26309     26307     23679     23672     36433         0         0         0         0         0
dram[2]:          0         0     23745     23753     38921     38908     26288     26291     23671     23674         0         0         0         0         0         0
dram[3]:          0         0     23747     23755     38943     38938     26303     26309     23676     23669         0         0         0         0         0         0
dram[4]:          0         0     23738     23748     38920     38908     26300     26308     23716     23719         0      7832         0         0         0         0
dram[5]:          0         0     23743     23751     38940     38937     26312     26317     23731     23737         0         0         0         0         0         0
dram[6]:          0         0     23735     23746     38914     38898     26309     26317     23725     23683      7832       250      2947         0         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681         0         0         0         0         0         0
dram[8]:          0         0     23736     23741     38798     38780     26311     26313     23679     23685      7832         0       245         0         0         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685         0         0         0         0         0         0
dram[10]:          0         0     23733     23738     38794     38776     26312     26310     23673     23680         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247638 n_act=10 n_pre=0 n_req=95 n_rd=376 n_write=1 bw_util=0.00304
n_activity=1227 dram_eff=0.6145
bk0: 4a 248007i bk1: 0a 248027i bk2: 32a 247949i bk3: 32a 247919i bk4: 64a 247891i bk5: 64a 247813i bk6: 64a 247895i bk7: 64a 247823i bk8: 24a 247968i bk9: 24a 247950i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 4a 247998i bk14: 0a 248023i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000866848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247628 n_act=12 n_pre=3 n_req=97 n_rd=380 n_write=2 bw_util=0.00308
n_activity=1338 dram_eff=0.571
bk0: 0a 248026i bk1: 0a 248027i bk2: 32a 247958i bk3: 32a 247920i bk4: 68a 247837i bk5: 64a 247816i bk6: 64a 247881i bk7: 64a 247832i bk8: 24a 247959i bk9: 24a 247943i bk10: 8a 247972i bk11: 0a 248021i bk12: 0a 248023i bk13: 0a 248023i bk14: 0a 248024i bk15: 0a 248024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000850721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247644 n_act=8 n_pre=0 n_req=94 n_rd=372 n_write=1 bw_util=0.003008
n_activity=1173 dram_eff=0.636
bk0: 0a 248025i bk1: 0a 248026i bk2: 32a 247955i bk3: 32a 247917i bk4: 64a 247899i bk5: 64a 247807i bk6: 64a 247885i bk7: 64a 247837i bk8: 28a 247961i bk9: 24a 247949i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 0a 248023i bk14: 0a 248023i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000685415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247629 n_act=10 n_pre=2 n_req=99 n_rd=380 n_write=4 bw_util=0.003096
n_activity=1308 dram_eff=0.5872
bk0: 0a 248026i bk1: 0a 248029i bk2: 36a 247953i bk3: 36a 247904i bk4: 68a 247830i bk5: 64a 247814i bk6: 64a 247880i bk7: 64a 247805i bk8: 24a 247953i bk9: 24a 247950i bk10: 0a 248022i bk11: 0a 248022i bk12: 0a 248022i bk13: 0a 248024i bk14: 0a 248024i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247618 n_act=12 n_pre=1 n_req=100 n_rd=392 n_write=2 bw_util=0.003177
n_activity=1343 dram_eff=0.5867
bk0: 0a 248024i bk1: 0a 248029i bk2: 36a 247951i bk3: 36a 247905i bk4: 64a 247893i bk5: 64a 247808i bk6: 64a 247893i bk7: 68a 247784i bk8: 24a 247965i bk9: 24a 247950i bk10: 0a 248022i bk11: 4a 248003i bk12: 0a 248021i bk13: 0a 248023i bk14: 4a 248003i bk15: 4a 248005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000757988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247626 n_act=10 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.003137
n_activity=1334 dram_eff=0.5832
bk0: 0a 248023i bk1: 0a 248024i bk2: 36a 247938i bk3: 36a 247889i bk4: 64a 247890i bk5: 64a 247812i bk6: 64a 247886i bk7: 64a 247819i bk8: 28a 247962i bk9: 24a 247951i bk10: 0a 248024i bk11: 0a 248026i bk12: 0a 248026i bk13: 0a 248026i bk14: 4a 248006i bk15: 4a 248004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000628969
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247611 n_act=13 n_pre=0 n_req=101 n_rd=400 n_write=1 bw_util=0.003234
n_activity=1374 dram_eff=0.5837
bk0: 0a 248023i bk1: 0a 248028i bk2: 36a 247942i bk3: 36a 247897i bk4: 64a 247891i bk5: 64a 247815i bk6: 64a 247888i bk7: 64a 247810i bk8: 24a 247967i bk9: 28a 247930i bk10: 4a 248004i bk11: 4a 248003i bk12: 4a 247996i bk13: 0a 248023i bk14: 4a 248005i bk15: 4a 248004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000874912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247632 n_act=9 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.003096
n_activity=1236 dram_eff=0.6214
bk0: 4a 248006i bk1: 0a 248025i bk2: 36a 247941i bk3: 36a 247894i bk4: 64a 247899i bk5: 64a 247804i bk6: 64a 247889i bk7: 64a 247821i bk8: 28a 247953i bk9: 24a 247947i bk10: 0a 248022i bk11: 0a 248024i bk12: 0a 248025i bk13: 0a 248025i bk14: 0a 248025i bk15: 0a 248026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000665256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247611 n_act=12 n_pre=2 n_req=106 n_rd=392 n_write=8 bw_util=0.003225
n_activity=1326 dram_eff=0.6033
bk0: 0a 248025i bk1: 0a 248028i bk2: 40a 247911i bk3: 36a 247896i bk4: 64a 247884i bk5: 64a 247812i bk6: 64a 247889i bk7: 68a 247780i bk8: 24a 247965i bk9: 24a 247944i bk10: 4a 248005i bk11: 0a 248023i bk12: 4a 247981i bk13: 0a 248023i bk14: 0a 248024i bk15: 0a 248024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247649 n_act=8 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.002967
n_activity=1120 dram_eff=0.6571
bk0: 0a 248025i bk1: 0a 248028i bk2: 36a 247941i bk3: 36a 247903i bk4: 64a 247892i bk5: 64a 247807i bk6: 64a 247889i bk7: 64a 247809i bk8: 20a 247975i bk9: 20a 247955i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 0a 248024i bk14: 0a 248024i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000794275
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247641 n_act=9 n_pre=1 n_req=95 n_rd=372 n_write=2 bw_util=0.003016
n_activity=1220 dram_eff=0.6131
bk0: 0a 248026i bk1: 0a 248028i bk2: 36a 247950i bk3: 40a 247863i bk4: 64a 247882i bk5: 64a 247818i bk6: 64a 247891i bk7: 64a 247814i bk8: 20a 247975i bk9: 20a 247962i bk10: 0a 248023i bk11: 0a 248024i bk12: 0a 248024i bk13: 0a 248025i bk14: 0a 248025i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000955549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 212, Miss = 49, Miss_rate = 0.231, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 220, Miss = 50, Miss_rate = 0.227, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 199, Miss = 49, Miss_rate = 0.246, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 189, Miss = 48, Miss_rate = 0.254, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 187, Miss = 46, Miss_rate = 0.246, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3176
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0396
	minimum = 6
	maximum = 73
Network latency average = 11.1388
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 11.8698
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00157737
	minimum = 0.00121848 (at node 0)
	maximum = 0.00232618 (at node 41)
Accepted packet rate average = 0.00157737
	minimum = 0.00121848 (at node 0)
	maximum = 0.00232618 (at node 41)
Injected flit rate average = 0.00242809
	minimum = 0.00121848 (at node 0)
	maximum = 0.00616623 (at node 41)
Accepted flit rate average= 0.00242809
	minimum = 0.00169848 (at node 33)
	maximum = 0.00380312 (at node 15)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5849 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66.5 (2 samples)
Network latency average = 10.9288 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 11.5893 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000997158 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00150115 (2 samples)
Accepted packet rate average = 0.000997158 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00150115 (2 samples)
Injected flit rate average = 0.00154004 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00386958 (2 samples)
Accepted flit rate average = 0.00154004 (2 samples)
	minimum = 0.00106522 (2 samples)
	maximum = 0.00256829 (2 samples)
Injected packet size average = 1.54443 (2 samples)
Accepted packet size average = 1.54443 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 17349 (inst/sec)
gpgpu_simulation_rate = 4267 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 146761
gpu_sim_insn = 1246472
gpu_ipc =       8.4932
gpu_tot_sim_cycle = 954393
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7784
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 733
partiton_reqs_in_parallel = 3228742
partiton_reqs_in_parallel_total    = 2938628
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4621
partiton_reqs_in_parallel_util = 3228742
partiton_reqs_in_parallel_util_total    = 2938628
gpu_sim_cycle_parition_util = 146761
gpu_tot_sim_cycle_parition_util    = 133574
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.5707 GB/Sec
L2_BW_total  =       0.6741 GB/Sec
gpu_total_sim_rate=18120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 4643
	L1I_total_cache_miss_rate = 0.0699
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61741
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4643
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
113, 113, 112, 113, 112, 113, 112, 113, 113, 113, 113, 113, 113, 113, 113, 113, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 263, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26520	W0_Idle:1353652	W0_Scoreboard:3930244	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 46773 
averagemflatency = 9971 
max_icnt2mem_latency = 46532 
max_icnt2sh_latency = 954392 
mrq_lat_table:983 	39 	139 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2525 	687 	1 	2 	266 	530 	778 	1320 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1434 	33 	32 	0 	1862 	0 	0 	1 	2 	266 	530 	779 	1321 	528 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4030 	2075 	366 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	6 	1 	0 	17 	23 	16 	31 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         7         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         1         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0     72652      7525     36470     59625       989       993      1531      1542    144137     94642     60778     65312     58888         0 
dram[1]:         0         0      3760     30965     97506     67150       997     91044    113870     67918     42830     59916     57685         0         0         0 
dram[2]:     86827         0    135172      3757     75258      8967    101261     23288     97038      1644     29892     50357         0     52962         0         0 
dram[3]:         0         0      3760    116929     89691      8966      1002     76253     84589      1623     71197     31261         0         0      3467         0 
dram[4]:         0         0      3755    101305      8965     57309     59581    112606     12260      1637    110273     62186         0         0       228       789 
dram[5]:         0         0      3758    127351      8969      8971     92925       995     95530      1622     40306     94642         0         0     43093      4014 
dram[6]:         0     86827      3755      3757      8965      8967     98852     75962    116451     70522     78858     96284     81984     84464       292      1131 
dram[7]:     53993         0      3755      3757      8969     87041       984     15505     51022      1624     79012     57165         0         0         0     42542 
dram[8]:         0      6072     69893      3757      8965     98700      1028    103867      1639     87788     87194     48300      1429         0     77053         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629     64563     82467     39937     83068         0         0 
dram[10]:     19097     32122      3755     53219      8965      8967    101263       980    140022    111364     41264     83836         0         0         0     37332 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  4.500000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  3.000000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1230/184 = 6.684783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         2         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       41821     49589     84821     80821     34320     34314     40925     40930     16839     22091      9667      1914       900    none  
dram[1]:     none      none       59358     55021     88428     87819     31712     30021     34962     26896     13513     11243     11334    none      none      none  
dram[2]:      15119    none       53814     61914     88274     97471     29567     30530     30857     38842       391      4885    none        8168    none      none  
dram[3]:     none      none       57654     50576     92096    103344     37576     33676     28042     30827     29244     21070    none      none        4651    none  
dram[4]:     none      none       57580     49896    103452     88634     39326     33393     37208     30881     24903      8064    none      none           0         0
dram[5]:     none      none       57596     51343    105384    105335     36246     38193     25672     44513     10297     17733    none      none           0         0
dram[6]:     none       13699     61059     61012     97604     97553     34940     33395     33724     39321     10049       482      1979       170         0         0
dram[7]:       3868    none       51841     51761     98687     78943     42732     41242     36375     40943      4876     14897    none      none      none       21057
dram[8]:     none        7216     47465     57525     99342     90083     36841     33224     40194     32911     12767       352       241    none         380    none  
dram[9]:     none      none       57589     57534     94804     94775     32924     32959     49270     53089       250      7296     21310     14504    none      none  
dram[10]:      20054     21823     54085     47410     97412     97370     31212     32946     25496     21624     11103       170    none      none      none       20523
maximum mf latency per bank:
dram[0]:        252         0     40654     23735     38816     38808     26307     26312     23674     23677     33679     22091     19334      2947       250         0
dram[1]:          0         0     23727     23732     38944     38939     26309     32847     33699     31094     36433     20184     44995         0         0         0
dram[2]:      30238         0     42411     23753     38921     38908     26288     26291     23671     25844       352      9770         0     17599         0         0
dram[3]:          0         0     23747     38059     38943     38938     26303     26309     23676     23669     32806     20830         0         0      2958         0
dram[4]:          0         0     23738     30992     38920     38908     26300     26308     23716     23719     41507      7832         0         0         0         0
dram[5]:          0         0     23743     46773     38940     38937     26312     26317     23731     23737     30539     35121         0         0         0         0
dram[6]:          0     27398     23735     23746     38914     38898     28482     26317     36304     23683     21608       250      2947       341         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681     14270     38892         0         0         0     20537
dram[8]:          0      5523     23736     23741     38798     38780     26311     26313     23679     31109     30237       352       245         0       250         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685       250     35542     20530     43262         0         0
dram[10]:      18101     20523     23733     23738     38794     38776     26312     26310     31087     23680     21855       341         0         0         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520085 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.001644
n_activity=1705 dram_eff=0.5021
bk0: 4a 520519i bk1: 0a 520540i bk2: 40a 520407i bk3: 36a 520399i bk4: 72a 520332i bk5: 72a 520269i bk6: 64a 520405i bk7: 64a 520334i bk8: 24a 520481i bk9: 24a 520463i bk10: 4a 520511i bk11: 4a 520517i bk12: 4a 520509i bk13: 4a 520509i bk14: 4a 520515i bk15: 0a 520536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520067 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.001694
n_activity=1831 dram_eff=0.4817
bk0: 0a 520538i bk1: 0a 520541i bk2: 32a 520472i bk3: 36a 520402i bk4: 68a 520349i bk5: 68a 520290i bk6: 64a 520392i bk7: 68a 520308i bk8: 28a 520434i bk9: 36a 520402i bk10: 16a 520468i bk11: 8a 520474i bk12: 8a 520491i bk13: 0a 520533i bk14: 0a 520536i bk15: 0a 520536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000566722
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520096 n_act=15 n_pre=3 n_req=111 n_rd=416 n_write=7 bw_util=0.001625
n_activity=1568 dram_eff=0.5395
bk0: 4a 520512i bk1: 0a 520537i bk2: 36a 520429i bk3: 32a 520428i bk4: 68a 520373i bk5: 64a 520317i bk6: 64a 520396i bk7: 68a 520318i bk8: 32a 520465i bk9: 28a 520455i bk10: 12a 520502i bk11: 4a 520510i bk12: 0a 520534i bk13: 4a 520499i bk14: 0a 520536i bk15: 0a 520538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000472589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520093 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001633
n_activity=1622 dram_eff=0.524
bk0: 0a 520539i bk1: 0a 520542i bk2: 36a 520466i bk3: 40a 520379i bk4: 68a 520341i bk5: 64a 520325i bk6: 64a 520391i bk7: 64a 520316i bk8: 32a 520453i bk9: 32a 520450i bk10: 8a 520509i bk11: 8a 520483i bk12: 0a 520531i bk13: 0a 520534i bk14: 4a 520516i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000407272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520077 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001668
n_activity=1731 dram_eff=0.5014
bk0: 0a 520538i bk1: 0a 520543i bk2: 36a 520466i bk3: 40a 520382i bk4: 64a 520407i bk5: 72a 520252i bk6: 64a 520404i bk7: 72a 520258i bk8: 28a 520443i bk9: 32a 520444i bk10: 8a 520475i bk11: 4a 520511i bk12: 0a 520532i bk13: 0a 520534i bk14: 4a 520515i bk15: 4a 520517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000501405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520095 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.001629
n_activity=1624 dram_eff=0.5222
bk0: 0a 520536i bk1: 0a 520537i bk2: 36a 520451i bk3: 40a 520365i bk4: 64a 520402i bk5: 64a 520324i bk6: 64a 520398i bk7: 64a 520331i bk8: 40a 520422i bk9: 24a 520462i bk10: 8a 520478i bk11: 8a 520510i bk12: 0a 520535i bk13: 0a 520538i bk14: 4a 520518i bk15: 4a 520517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00040343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520078 n_act=18 n_pre=3 n_req=114 n_rd=432 n_write=6 bw_util=0.001683
n_activity=1664 dram_eff=0.5264
bk0: 0a 520535i bk1: 4a 520515i bk2: 36a 520454i bk3: 36a 520409i bk4: 64a 520404i bk5: 64a 520329i bk6: 68a 520364i bk7: 68a 520284i bk8: 32a 520433i bk9: 28a 520441i bk10: 12a 520502i bk11: 4a 520515i bk12: 4a 520508i bk13: 4a 520509i bk14: 4a 520515i bk15: 4a 520515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000543669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520080 n_act=16 n_pre=4 n_req=113 n_rd=432 n_write=5 bw_util=0.001679
n_activity=1676 dram_eff=0.5215
bk0: 4a 520517i bk1: 0a 520537i bk2: 36a 520453i bk3: 36a 520407i bk4: 64a 520412i bk5: 72a 520263i bk6: 64a 520401i bk7: 68a 520302i bk8: 32a 520458i bk9: 28a 520454i bk10: 8a 520479i bk11: 16a 520452i bk12: 0a 520532i bk13: 0a 520533i bk14: 0a 520537i bk15: 4a 520519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000397666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520078 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.001675
n_activity=1645 dram_eff=0.5301
bk0: 0a 520537i bk1: 4a 520521i bk2: 40a 520422i bk3: 36a 520407i bk4: 64a 520398i bk5: 68a 520289i bk6: 64a 520402i bk7: 68a 520293i bk8: 28a 520472i bk9: 32a 520391i bk10: 8a 520479i bk11: 4a 520513i bk12: 4a 520489i bk13: 0a 520533i bk14: 4a 520515i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000962468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc0267280, atomic=0 1 entries : 0x7f54eb4f6240 :  mf: uid=130554, sid03:w24, part=9, addr=0xc0267280, load , size=32, unknown  status = IN_PARTITION_DRAM (954392), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520117 n_act=14 n_pre=2 n_req=103 n_rd=402 n_write=2 bw_util=0.001552
n_activity=1420 dram_eff=0.569
bk0: 0a 520536i bk1: 0a 520540i bk2: 36a 520453i bk3: 36a 520415i bk4: 64a 520404i bk5: 64a 520319i bk6: 64a 520401i bk7: 64a 520322i bk8: 24a 520482i bk9: 20a 520469i bk10: 4a 520517i bk11: 14a 520469i bk12: 4a 520515i bk13: 8a 520477i bk14: 0a 520531i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000447615
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520097 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001618
n_activity=1596 dram_eff=0.5276
bk0: 4a 520517i bk1: 4a 520519i bk2: 40a 520452i bk3: 40a 520374i bk4: 64a 520393i bk5: 64a 520330i bk6: 64a 520405i bk7: 64a 520329i bk8: 28a 520445i bk9: 28a 520431i bk10: 8a 520508i bk11: 4a 520509i bk12: 0a 520534i bk13: 0a 520536i bk14: 0a 520537i bk15: 4a 520518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000535985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 327, Miss = 54, Miss_rate = 0.165, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 315, Miss = 51, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 321, Miss = 54, Miss_rate = 0.168, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 289, Miss = 50, Miss_rate = 0.173, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 51, Miss_rate = 0.155, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 337, Miss = 56, Miss_rate = 0.166, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 325, Miss = 55, Miss_rate = 0.169, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 53, Miss_rate = 0.167, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 298, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 307, Miss = 56, Miss_rate = 0.182, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 53, Miss_rate = 0.176, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 294, Miss = 49, Miss_rate = 0.167, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 319, Miss = 52, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69613
	minimum = 6
	maximum = 24
Network latency average = 7.66406
	minimum = 6
	maximum = 18
Slowest packet = 9543
Flit latency average = 7.26189
	minimum = 6
	maximum = 17
Slowest flit = 14509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000331425
	minimum = 0.000218043 (at node 1)
	maximum = 0.00053148 (at node 3)
Accepted packet rate average = 0.000331425
	minimum = 0.000218043 (at node 1)
	maximum = 0.00053148 (at node 3)
Injected flit rate average = 0.000498774
	minimum = 0.000218043 (at node 1)
	maximum = 0.000875579 (at node 48)
Accepted flit rate average= 0.000498774
	minimum = 0.000347506 (at node 39)
	maximum = 0.00100164 (at node 3)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2886 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.3333 (3 samples)
Network latency average = 9.84052 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46 (3 samples)
Flit latency average = 10.1468 (3 samples)
	minimum = 6 (3 samples)
	maximum = 45.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000775247 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00117793 (3 samples)
Accepted packet rate average = 0.000775247 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00117793 (3 samples)
Injected flit rate average = 0.00119295 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00287158 (3 samples)
Accepted flit rate average = 0.00119295 (3 samples)
	minimum = 0.000825985 (3 samples)
	maximum = 0.00204607 (3 samples)
Injected packet size average = 1.5388 (3 samples)
Accepted packet size average = 1.5388 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 19 sec (199 sec)
gpgpu_simulation_rate = 18120 (inst/sec)
gpgpu_simulation_rate = 4795 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1302
gpu_sim_insn = 1114592
gpu_ipc =     856.0615
gpu_tot_sim_cycle = 1177845
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.0079
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 808
partiton_reqs_in_parallel = 28644
partiton_reqs_in_parallel_total    = 6167370
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2605
partiton_reqs_in_parallel_util = 28644
partiton_reqs_in_parallel_util_total    = 6167370
gpu_sim_cycle_parition_util = 1302
gpu_tot_sim_cycle_parition_util    = 280335
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     162.4869 GB/Sec
L2_BW_total  =       0.7259 GB/Sec
gpu_total_sim_rate=22915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 4643
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82451
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4643
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
134, 134, 133, 134, 133, 134, 133, 149, 134, 134, 134, 134, 134, 134, 134, 134, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 284, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31169	W0_Idle:1361043	W0_Scoreboard:3943758	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 46773 
averagemflatency = 7587 
max_icnt2mem_latency = 46532 
max_icnt2sh_latency = 1177844 
mrq_lat_table:983 	39 	139 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4750 	694 	1 	2 	266 	530 	778 	1320 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2540 	105 	32 	0 	2916 	0 	0 	1 	2 	266 	530 	779 	1321 	528 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5460 	2610 	449 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	6 	1 	0 	17 	23 	16 	31 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         7         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         1         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0     72652      7525     36470     59625       989       993      1531      1542    144137     94642     60778     65312     58888         0 
dram[1]:         0         0      3760     30965     97506     67150       997     91044    113870     67918     42830     59916     57685         0         0         0 
dram[2]:     86827         0    135172      3757     75258      8967    101261     23288     97038      1644     29892     50357         0     52962         0         0 
dram[3]:         0         0      3760    116929     89691      8966      1002     76253     84589      1623     71197     31261         0         0      3467         0 
dram[4]:         0         0      3755    101305      8965     57309     59581    112606     12260      1637    110273     62186         0         0       228       789 
dram[5]:         0         0      3758    127351      8969      8971     92925       995     95530      1622     40306     94642         0         0     43093      4014 
dram[6]:         0     86827      3755      3757      8965      8967     98852     75962    116451     70522     78858     96284     81984     84464       292      1131 
dram[7]:     53993         0      3755      3757      8969     87041       984     15505     51022      1624     79012     57165         0         0         0     42542 
dram[8]:         0      6072     69893      3757      8965     98700      1028    103867      1639     87788     87194     48300      1429         0     77053         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629     64563     82467     39937     83068         0         0 
dram[10]:     19097     32122      3755     53219      8965      8967    101263       980    140022    111364     41264     83836         0         0         0     37332 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  4.500000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  3.000000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1230/184 = 6.684783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         2         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       41821     49589     84894     80847     35076     35050     41755     41711     16839     22223      9667      1914       900    none  
dram[1]:     none      none       59387     55021     88482     87899     32432     30648     35558     27364     13604     11320     11334    none      none      none  
dram[2]:      15119    none       53837     61914     88324     97526     30233     31171     31461     39488       623      4885    none        8168    none      none  
dram[3]:     none      none       57654     50576     92145    103421     38311     34307     28539     31342     29593     21186    none      none        4651    none  
dram[4]:     none      none       57580     49917    103536     88673     40044     33989     37846     31461     24980      8064    none      none           0         0
dram[5]:     none      none       57596     51343    105431    105390     36968     38939     26148     45315     10374     17965    none      none           0         0
dram[6]:     none       13699     61059     61052     97722     97654     35615     34060     34272     40013     10247       482      1979       170         0         0
dram[7]:       3868    none       51856     51776     98819     79020     43508     41954     36965     41584      4953     14974    none      none      none       21057
dram[8]:     none        7216     47507     57554     99469     90173     37577     33859     40868     33362     12767       584      1100    none         380    none  
dram[9]:     none      none       57589     57563     94913     94875     33687     33715     49901     53817       482      7435     21310     14504    none      none  
dram[10]:      20054     21823     54131     47410     97501     97471     31932     33690     26055     22122     11335       170    none      none      none       20523
maximum mf latency per bank:
dram[0]:        252         0     40654     23735     38816     38808     26307     26312     23674     23677     33679     22091     19334      2947       250         0
dram[1]:          0         0     23727     23732     38944     38939     26309     32847     33699     31094     36433     20184     44995         0         0         0
dram[2]:      30238         0     42411     23753     38921     38908     26288     26291     23671     25844       352      9770         0     17599         0         0
dram[3]:          0         0     23747     38059     38943     38938     26303     26309     23676     23669     32806     20830         0         0      2958         0
dram[4]:          0         0     23738     30992     38920     38908     26300     26308     23716     23719     41507      7832         0         0         0         0
dram[5]:          0         0     23743     46773     38940     38937     26312     26317     23731     23737     30539     35121         0         0         0         0
dram[6]:          0     27398     23735     23746     38914     38898     28482     26317     36304     23683     21608       250      2947       341         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681     14270     38892         0         0         0     20537
dram[8]:          0      5523     23736     23741     38798     38780     26311     26313     23679     31109     30237       352       245         0       250         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685       250     35542     20530     43262         0         0
dram[10]:      18101     20523     23733     23738     38794     38776     26312     26310     31087     23680     21855       341         0         0         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522501 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.001637
n_activity=1705 dram_eff=0.5021
bk0: 4a 522935i bk1: 0a 522956i bk2: 40a 522823i bk3: 36a 522815i bk4: 72a 522748i bk5: 72a 522685i bk6: 64a 522821i bk7: 64a 522750i bk8: 24a 522897i bk9: 24a 522879i bk10: 4a 522927i bk11: 4a 522933i bk12: 4a 522925i bk13: 4a 522925i bk14: 4a 522931i bk15: 0a 522952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000539245
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522483 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.001687
n_activity=1831 dram_eff=0.4817
bk0: 0a 522954i bk1: 0a 522957i bk2: 32a 522888i bk3: 36a 522818i bk4: 68a 522765i bk5: 68a 522706i bk6: 64a 522808i bk7: 68a 522724i bk8: 28a 522850i bk9: 36a 522818i bk10: 16a 522884i bk11: 8a 522890i bk12: 8a 522907i bk13: 0a 522949i bk14: 0a 522952i bk15: 0a 522952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000564104
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522512 n_act=15 n_pre=3 n_req=111 n_rd=416 n_write=7 bw_util=0.001618
n_activity=1568 dram_eff=0.5395
bk0: 4a 522928i bk1: 0a 522953i bk2: 36a 522845i bk3: 32a 522844i bk4: 68a 522789i bk5: 64a 522733i bk6: 64a 522812i bk7: 68a 522734i bk8: 32a 522881i bk9: 28a 522871i bk10: 12a 522918i bk11: 4a 522926i bk12: 0a 522950i bk13: 4a 522915i bk14: 0a 522952i bk15: 0a 522954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000470406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522509 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001625
n_activity=1622 dram_eff=0.524
bk0: 0a 522955i bk1: 0a 522958i bk2: 36a 522882i bk3: 40a 522795i bk4: 68a 522757i bk5: 64a 522741i bk6: 64a 522807i bk7: 64a 522732i bk8: 32a 522869i bk9: 32a 522866i bk10: 8a 522925i bk11: 8a 522899i bk12: 0a 522947i bk13: 0a 522950i bk14: 4a 522932i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00040539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522493 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.00166
n_activity=1731 dram_eff=0.5014
bk0: 0a 522954i bk1: 0a 522959i bk2: 36a 522882i bk3: 40a 522798i bk4: 64a 522823i bk5: 72a 522668i bk6: 64a 522820i bk7: 72a 522674i bk8: 28a 522859i bk9: 32a 522860i bk10: 8a 522891i bk11: 4a 522927i bk12: 0a 522948i bk13: 0a 522950i bk14: 4a 522931i bk15: 4a 522933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522511 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.001622
n_activity=1624 dram_eff=0.5222
bk0: 0a 522952i bk1: 0a 522953i bk2: 36a 522867i bk3: 40a 522781i bk4: 64a 522818i bk5: 64a 522740i bk6: 64a 522814i bk7: 64a 522747i bk8: 40a 522838i bk9: 24a 522878i bk10: 8a 522894i bk11: 8a 522926i bk12: 0a 522951i bk13: 0a 522954i bk14: 4a 522934i bk15: 4a 522933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000401566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522494 n_act=18 n_pre=3 n_req=114 n_rd=432 n_write=6 bw_util=0.001675
n_activity=1664 dram_eff=0.5264
bk0: 0a 522951i bk1: 4a 522931i bk2: 36a 522870i bk3: 36a 522825i bk4: 64a 522820i bk5: 64a 522745i bk6: 68a 522780i bk7: 68a 522700i bk8: 32a 522849i bk9: 28a 522857i bk10: 12a 522918i bk11: 4a 522931i bk12: 4a 522924i bk13: 4a 522925i bk14: 4a 522931i bk15: 4a 522931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522496 n_act=16 n_pre=4 n_req=113 n_rd=432 n_write=5 bw_util=0.001671
n_activity=1676 dram_eff=0.5215
bk0: 4a 522933i bk1: 0a 522953i bk2: 36a 522869i bk3: 36a 522823i bk4: 64a 522828i bk5: 72a 522679i bk6: 64a 522817i bk7: 68a 522718i bk8: 32a 522874i bk9: 28a 522870i bk10: 8a 522895i bk11: 16a 522868i bk12: 0a 522948i bk13: 0a 522949i bk14: 0a 522953i bk15: 4a 522935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000395829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522494 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.001667
n_activity=1645 dram_eff=0.5301
bk0: 0a 522953i bk1: 4a 522937i bk2: 40a 522838i bk3: 36a 522823i bk4: 64a 522814i bk5: 68a 522705i bk6: 64a 522818i bk7: 68a 522709i bk8: 28a 522888i bk9: 32a 522807i bk10: 8a 522895i bk11: 4a 522929i bk12: 4a 522905i bk13: 0a 522949i bk14: 4a 522931i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000958021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522531 n_act=14 n_pre=2 n_req=103 n_rd=404 n_write=2 bw_util=0.001553
n_activity=1438 dram_eff=0.5647
bk0: 0a 522952i bk1: 0a 522956i bk2: 36a 522869i bk3: 36a 522831i bk4: 64a 522820i bk5: 64a 522735i bk6: 64a 522817i bk7: 64a 522738i bk8: 24a 522898i bk9: 20a 522885i bk10: 4a 522933i bk11: 16a 522882i bk12: 4a 522931i bk13: 8a 522893i bk14: 0a 522947i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000445547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522513 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.00161
n_activity=1596 dram_eff=0.5276
bk0: 4a 522933i bk1: 4a 522935i bk2: 40a 522868i bk3: 40a 522790i bk4: 64a 522809i bk5: 64a 522746i bk6: 64a 522821i bk7: 64a 522745i bk8: 28a 522861i bk9: 28a 522847i bk10: 8a 522924i bk11: 4a 522925i bk12: 0a 522950i bk13: 0a 522952i bk14: 0a 522953i bk15: 4a 522934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000533509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 411, Miss = 51, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 418, Miss = 54, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 385, Miss = 50, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 53, Miss_rate = 0.127, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 397, Miss = 52, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 426, Miss = 51, Miss_rate = 0.120, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 435, Miss = 56, Miss_rate = 0.129, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 399, Miss = 54, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 55, Miss_rate = 0.129, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 420, Miss = 53, Miss_rate = 0.126, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 403, Miss = 52, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 408, Miss = 56, Miss_rate = 0.137, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 390, Miss = 49, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 388, Miss = 52, Miss_rate = 0.134, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 421, Miss = 52, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 395, Miss = 52, Miss_rate = 0.132, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.67944
	minimum = 6
	maximum = 45
Network latency average = 9.13127
	minimum = 6
	maximum = 35
Slowest packet = 15149
Flit latency average = 9.0799
	minimum = 6
	maximum = 34
Slowest flit = 22777
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0343121
	minimum = 0.0245965 (at node 4)
	maximum = 0.0568793 (at node 44)
Accepted packet rate average = 0.0343121
	minimum = 0.0245965 (at node 4)
	maximum = 0.0568793 (at node 44)
Injected flit rate average = 0.0514681
	minimum = 0.0245965 (at node 4)
	maximum = 0.093774 (at node 44)
Accepted flit rate average= 0.0514681
	minimum = 0.038432 (at node 29)
	maximum = 0.076864 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1363 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50.5 (4 samples)
Network latency average = 9.66321 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43.25 (4 samples)
Flit latency average = 9.8801 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00915945 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0151033 (4 samples)
Accepted packet rate average = 0.00915945 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0151033 (4 samples)
Injected flit rate average = 0.0137617 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0255972 (4 samples)
Accepted flit rate average = 0.0137617 (4 samples)
	minimum = 0.0102275 (4 samples)
	maximum = 0.0207505 (4 samples)
Injected packet size average = 1.50246 (4 samples)
Accepted packet size average = 1.50246 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 26 sec (206 sec)
gpgpu_simulation_rate = 22915 (inst/sec)
gpgpu_simulation_rate = 5717 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 276949
gpu_sim_insn = 1253132
gpu_ipc =       4.5248
gpu_tot_sim_cycle = 1682016
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.5516
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 808
partiton_reqs_in_parallel = 6092878
partiton_reqs_in_parallel_total    = 6196014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3060
partiton_reqs_in_parallel_util = 6092878
partiton_reqs_in_parallel_util_total    = 6196014
gpu_sim_cycle_parition_util = 276949
gpu_tot_sim_cycle_parition_util    = 281637
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 4376
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.4977 GB/Sec
L2_BW_total  =       0.7549 GB/Sec
gpu_total_sim_rate=9134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 4660
	L1I_total_cache_miss_rate = 0.0409
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 109206
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
180, 180, 179, 180, 179, 180, 179, 195, 351, 180, 180, 180, 180, 180, 180, 180, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 307, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 4920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37150	W0_Idle:7534652	W0_Scoreboard:9524245	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 130080 
averagemflatency = 6203 
max_icnt2mem_latency = 129824 
max_icnt2sh_latency = 1682015 
mrq_lat_table:1643 	41 	146 	205 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8638 	986 	1 	3 	268 	533 	784 	1336 	566 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5343 	125 	32 	0 	4288 	0 	0 	2 	2 	268 	533 	785 	1337 	564 	117 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9033 	2755 	450 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	13 	3 	1 	18 	25 	36 	67 	39 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         7         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         4         4         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16        11         7         4         3         2         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18         9        10         5         3         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         2         5         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9        10         4         8         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         7         9         6         3         6         6         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        10         4         4         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         5         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         8         5         2         4         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         6         6         0         0         0         0 
maximum service time to same row:
dram[0]:    202592     71110     72652    247388     36470     83273    244656    164310    129670    122151    144137     94642     83272    134499    106002    185730 
dram[1]:    140047    230015    131442     30965    161052    145101    132633     91044    113870     67918     80775     59916     57685    110818         0         0 
dram[2]:     86827     94250    135172    109918    119954     12649    101261    179016     98880    103331    108373    123014     78100     52962     93781         0 
dram[3]:         0     91950    107794    116929    247283    226259    222533    110844     84589    176292    127559    120645    146655    148455     96299     50270 
dram[4]:     34640         0    116850    101305    129875     57309     73505    112606    125241    114070    110273    119486    128420    132923       228     98977 
dram[5]:         0         0    150044    127351    112014    126398     92925    161022     95530    158576     56971    182288    145258    132854     43093      4014 
dram[6]:    230018     86827    125515    122058    138538    110873    106718     75962    142951     70522     83427     96284    137611    137939     63003      1131 
dram[7]:     53993    163163      3755    197603    137139     87041       984    231759     74949    201142     79012     57165     85443    115208     11195     42542 
dram[8]:     84135    142316    130709    202974    101220     98700    192517    194975    153002     87788     87194     71166    151625    214788     77053         0 
dram[9]:     89345     26825    136317    213038    191437    140348    153502    114422    262256    120473    115300     82799    190976     83068    211005    197981 
dram[10]:    195374     32122    215086     53219    153696      8967    101263    231640    140022    111364    111143     99744    131025    112302         0     37332 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.500000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.500000  4.333333  4.666667  2.142857  3.500000  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  7.500000  2.800000  2.500000  1.800000  1.200000  3.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  7.000000  5.000000  5.000000  2.400000  2.333333  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  2.666667  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.500000  5.250000 10.000000 17.000000 10.000000  3.000000  2.833333  2.000000  5.000000  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  3.500000  2.833333  3.000000  1.833333  3.500000  3.500000  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  4.333333  1.888889  2.666667  1.500000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  5.000000  2.800000  2.000000  2.500000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  6.000000  3.000000  1.400000  2.666667  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  7.500000 16.000000  6.666667 10.500000  2.625000  2.800000  3.166667  2.400000  1.000000  2.000000      -nan  1.000000 
average row locality = 2058/498 = 4.132530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         2         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         4         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         4         5         1         2         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         6         2         2         1         2         3         2         4         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         5         2         1         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         7         0         2         3         5         2         7         2         0         1         0         0 
total reads: 338
min_bank_accesses = 0!
chip skew: 38/19 = 2.00
average mf latency per bank:
dram[0]:      27748     83848     31473     50554     70709     76167     35753     31244     27466     35052      3200      8505     65852      3886     63593    128901
dram[1]:      42546     64136     40179     55672     64979     77339     34391     33816     22142     21651      9680      2778     11775       135    none      none  
dram[2]:       7994      7445     49902     45654     77283     90161     31524     29442     17013     20263     23965      5505     36924      8462    102653    none  
dram[3]:     none       30695     51145     37883     81625     92656     35994     32783     17324     27581     22123     20449     40267       169     50555     50968
dram[4]:      36526    none       33560     37176     75945     83403     33831     29238     21246     19721     12341     11050    114955       372         0     48296
dram[5]:     none      none       54427     47447     92024     87967     37063     32361     23329     23718     14623      3863       144     18630         0         0
dram[6]:       5380     14465     50568     69724     72521     71507     40575     30152     29434     22273     20297     11796     19351       404     43312         0
dram[7]:      16126     43860     52637     60038     88396     72349     43636     41409     22786     22569      5669     11653     18917       152     12637     21057
dram[8]:      84413      1626     38859     43169     82283     90742     40413     32162     19282     24114     13395      9813       882       169       380    none  
dram[9]:      89774     28765     47810     47771     84963     84900     36476     30115     42818     36022       307      6398      6358     18229     69343     75453
dram[10]:      16901     34707     45730     31843     63912     98118     29527     34059     15755     12852      1414      3388    115734       170    none       20523
maximum mf latency per bank:
dram[0]:     127462     95790     75395    118635     38816    122250     64090     26312    130073    116679     33679     41811    124842     15885    124857    127341
dram[1]:      83131    128273     23727     23732     78488     38939    118182    128749     33699     31094     52128     20184     44995       341         0         0
dram[2]:      30238     41242    101418     23753     38921     38908    114436     85439     23671     25844    124729     84658    127468     17599    124857         0
dram[3]:          0     90930     85739    116921     80133    118154    105288    127462     23676    124856    127469    130068    119518       341     96069     49536
dram[4]:      34050         0    110963     30992    126992     55259    115712     77088    124857     59912     67681    127470    114305       347         0     96070
dram[5]:          0         0    127462    116443    119659     62783     26312     26317    127341    127458    127473     35121       341    122258         0         0
dram[6]:      10760     27398     23735    114317     38914     38898    127342    117569    100951     94817    124730    124857    130073       341     65087         0
dram[7]:      26167    129941     23736    127335     38824     38819     26313     57311    109106     23681     76018     38892     54739       341     10683     20537
dram[8]:      83141      5523     90106     35591    104850     38780    127475     26313     23679     31109    117637    106433       245       341       250         0
dram[9]:      88340     26288     23735     23738     38820     38815    122253    106602    115093     99392       359     61876     20530     43262    130076    130080
dram[10]:      34004     46940     23733     75900    124864     38776     44408    130040    117474     23680     21855     36637    114304       341         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036462 n_act=50 n_pre=34 n_req=188 n_rd=628 n_write=31 bw_util=0.001271
n_activity=3777 dram_eff=0.349
bk0: 16a 1037107i bk1: 8a 1037154i bk2: 60a 1036953i bk3: 44a 1036988i bk4: 80a 1036966i bk5: 80a 1036872i bk6: 68a 1037026i bk7: 68a 1036971i bk8: 48a 1036977i bk9: 48a 1036992i bk10: 36a 1036986i bk11: 32a 1037079i bk12: 12a 1037131i bk13: 16a 1037074i bk14: 8a 1037148i bk15: 4a 1037183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000601617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036485 n_act=40 n_pre=26 n_req=189 n_rd=620 n_write=34 bw_util=0.001261
n_activity=3486 dram_eff=0.3752
bk0: 12a 1037144i bk1: 4a 1037185i bk2: 40a 1037085i bk3: 36a 1037070i bk4: 88a 1036899i bk5: 76a 1036890i bk6: 84a 1036939i bk7: 76a 1036928i bk8: 44a 1037040i bk9: 48a 1037026i bk10: 48a 1036934i bk11: 44a 1037007i bk12: 8a 1037153i bk13: 12a 1037138i bk14: 0a 1037205i bk15: 0a 1037205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000450249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036452 n_act=53 n_pre=38 n_req=188 n_rd=632 n_write=30 bw_util=0.001277
n_activity=3785 dram_eff=0.3498
bk0: 8a 1037162i bk1: 16a 1037114i bk2: 44a 1037029i bk3: 40a 1037027i bk4: 76a 1036973i bk5: 72a 1036942i bk6: 72a 1036998i bk7: 76a 1036936i bk8: 52a 1037065i bk9: 48a 1036985i bk10: 44a 1036936i bk11: 52a 1036833i bk12: 20a 1037037i bk13: 4a 1037152i bk14: 8a 1037146i bk15: 0a 1037198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000685496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036455 n_act=44 n_pre=29 n_req=194 n_rd=644 n_write=33 bw_util=0.001305
n_activity=3678 dram_eff=0.3681
bk0: 0a 1037209i bk1: 8a 1037157i bk2: 44a 1037092i bk3: 56a 1036944i bk4: 76a 1036932i bk5: 72a 1036938i bk6: 72a 1037008i bk7: 88a 1036838i bk8: 52a 1037030i bk9: 68a 1036952i bk10: 40a 1037006i bk11: 40a 1036947i bk12: 8a 1037137i bk13: 8a 1037157i bk14: 8a 1037151i bk15: 4a 1037184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000615115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036394 n_act=54 n_pre=39 n_req=208 n_rd=680 n_write=38 bw_util=0.001384
n_activity=4159 dram_eff=0.3453
bk0: 4a 1037184i bk1: 0a 1037212i bk2: 56a 1037034i bk3: 48a 1037022i bk4: 88a 1036922i bk5: 76a 1036898i bk6: 88a 1036907i bk7: 84a 1036881i bk8: 72a 1036812i bk9: 56a 1036933i bk10: 40a 1036976i bk11: 44a 1036935i bk12: 4a 1037165i bk13: 8a 1037136i bk14: 4a 1037173i bk15: 8a 1037148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000561123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0264d80, atomic=0 1 entries : 0x7f54f04f8120 :  mf: uid=209474, sid05:w41, part=5, addr=0xc0264dc0, load , size=32, unknown  status = IN_PARTITION_DRAM (1682015), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036478 n_act=43 n_pre=29 n_req=186 n_rd=626 n_write=29 bw_util=0.001263
n_activity=3569 dram_eff=0.367
bk0: 0a 1037204i bk1: 0a 1037208i bk2: 44a 1037052i bk3: 52a 1036957i bk4: 76a 1036953i bk5: 72a 1036935i bk6: 64a 1037068i bk7: 72a 1036951i bk8: 60a 1036946i bk9: 60a 1036932i bk10: 56a 1036862i bk11: 34a 1037090i bk12: 8a 1037158i bk13: 20a 1037081i bk14: 4a 1037179i bk15: 4a 1037182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000554374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036471 n_act=42 n_pre=26 n_req=189 n_rd=636 n_write=30 bw_util=0.001284
n_activity=3529 dram_eff=0.3774
bk0: 4a 1037176i bk1: 4a 1037183i bk2: 40a 1037084i bk3: 44a 1037041i bk4: 76a 1037004i bk5: 76a 1036931i bk6: 72a 1037006i bk7: 88a 1036870i bk8: 48a 1037023i bk9: 56a 1036921i bk10: 44a 1037030i bk11: 36a 1036987i bk12: 16a 1037101i bk13: 16a 1037105i bk14: 12a 1037139i bk15: 4a 1037179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000454105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036532 n_act=39 n_pre=23 n_req=167 n_rd=592 n_write=19 bw_util=0.001178
n_activity=3163 dram_eff=0.3863
bk0: 8a 1037155i bk1: 8a 1037173i bk2: 36a 1037123i bk3: 40a 1037046i bk4: 68a 1037044i bk5: 76a 1036915i bk6: 64a 1037072i bk7: 76a 1036932i bk8: 68a 1036963i bk9: 48a 1037032i bk10: 48a 1036879i bk11: 24a 1037072i bk12: 8a 1037137i bk13: 12a 1037136i bk14: 4a 1037179i bk15: 4a 1037184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000369262
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036478 n_act=45 n_pre=30 n_req=190 n_rd=616 n_write=36 bw_util=0.001257
n_activity=3445 dram_eff=0.3785
bk0: 8a 1037180i bk1: 12a 1037136i bk2: 52a 1037001i bk3: 44a 1037023i bk4: 76a 1036995i bk5: 68a 1036958i bk6: 76a 1036976i bk7: 72a 1036934i bk8: 52a 1037038i bk9: 44a 1036960i bk10: 48a 1036902i bk11: 44a 1036948i bk12: 8a 1037109i bk13: 8a 1037150i bk14: 4a 1037178i bk15: 0a 1037202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000818546
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036541 n_act=43 n_pre=27 n_req=165 n_rd=572 n_write=22 bw_util=0.001145
n_activity=3045 dram_eff=0.3901
bk0: 4a 1037181i bk1: 4a 1037187i bk2: 40a 1037084i bk3: 40a 1037048i bk4: 68a 1037037i bk5: 68a 1036952i bk6: 76a 1036985i bk7: 80a 1036894i bk8: 40a 1037083i bk9: 40a 1037007i bk10: 20a 1037046i bk11: 48a 1036952i bk12: 12a 1037106i bk13: 16a 1037068i bk14: 8a 1037143i bk15: 8a 1037143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000470495
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036460 n_act=46 n_pre=31 n_req=194 n_rd=632 n_write=36 bw_util=0.001288
n_activity=3732 dram_eff=0.358
bk0: 12a 1037116i bk1: 8a 1037157i bk2: 44a 1037085i bk3: 56a 1036974i bk4: 92a 1036880i bk5: 64a 1037002i bk6: 72a 1037011i bk7: 72a 1036935i bk8: 64a 1036878i bk9: 48a 1036980i bk10: 48a 1036916i bk11: 40a 1036998i bk12: 4a 1037170i bk13: 4a 1037173i bk14: 0a 1037203i bk15: 4a 1037186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000582334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 686, Miss = 82, Miss_rate = 0.120, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 619, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 649, Miss = 81, Miss_rate = 0.125, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 565, Miss = 74, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 660, Miss = 81, Miss_rate = 0.123, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 582, Miss = 77, Miss_rate = 0.132, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 587, Miss = 75, Miss_rate = 0.128, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 588, Miss = 86, Miss_rate = 0.146, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 643, Miss = 89, Miss_rate = 0.138, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 631, Miss = 81, Miss_rate = 0.128, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 600, Miss = 78, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 79, Miss_rate = 0.137, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 614, Miss = 78, Miss_rate = 0.127, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 629, Miss = 81, Miss_rate = 0.129, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 615, Miss = 76, Miss_rate = 0.124, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 599, Miss = 72, Miss_rate = 0.120, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 644, Miss = 81, Miss_rate = 0.126, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 567, Miss = 73, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 566, Miss = 67, Miss_rate = 0.118, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 607, Miss = 76, Miss_rate = 0.125, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 84, Miss_rate = 0.136, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 551, Miss = 74, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 13396
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26362
icnt_total_pkts_simt_to_mem=14375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.29239
	minimum = 6
	maximum = 30
Network latency average = 7.26737
	minimum = 6
	maximum = 26
Slowest packet = 18252
Flit latency average = 6.79647
	minimum = 6
	maximum = 26
Slowest flit = 27747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000316016
	minimum = 0.000115545 (at node 16)
	maximum = 0.000509121 (at node 10)
Accepted packet rate average = 0.000316016
	minimum = 0.000115545 (at node 16)
	maximum = 0.000509121 (at node 10)
Injected flit rate average = 0.000476696
	minimum = 0.000115545 (at node 16)
	maximum = 0.000918945 (at node 32)
Accepted flit rate average= 0.000476696
	minimum = 0.00023109 (at node 16)
	maximum = 0.00091714 (at node 10)
Injected packet length average = 1.50846
Accepted packet length average = 1.50846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.56754 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.4 (5 samples)
Network latency average = 9.18404 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.8 (5 samples)
Flit latency average = 9.26338 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00739076 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0121844 (5 samples)
Accepted packet rate average = 0.00739076 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0121844 (5 samples)
Injected flit rate average = 0.0111047 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0206615 (5 samples)
Accepted flit rate average = 0.0111047 (5 samples)
	minimum = 0.0082282 (5 samples)
	maximum = 0.0167839 (5 samples)
Injected packet size average = 1.50251 (5 samples)
Accepted packet size average = 1.50251 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 54 sec (654 sec)
gpgpu_simulation_rate = 9134 (inst/sec)
gpgpu_simulation_rate = 2571 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1443
gpu_sim_insn = 1117092
gpu_ipc =     774.1455
gpu_tot_sim_cycle = 1905609
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.7210
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 830
partiton_reqs_in_parallel = 31746
partiton_reqs_in_parallel_total    = 12288892
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4655
partiton_reqs_in_parallel_util = 31746
partiton_reqs_in_parallel_util_total    = 12288892
gpu_sim_cycle_parition_util = 1443
gpu_tot_sim_cycle_parition_util    = 558586
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13396
L2_BW  =     204.9384 GB/Sec
L2_BW_total  =       0.8215 GB/Sec
gpu_total_sim_rate=10711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 4660
	L1I_total_cache_miss_rate = 0.0343
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
201, 201, 200, 216, 200, 201, 215, 216, 387, 201, 201, 201, 201, 201, 201, 201, 147, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 343, 132, 132, 132, 132, 132, 147, 132, 147, 132, 132, 147, 132, 147, 132, 147, 147, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8273
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43554	W0_Idle:7546041	W0_Scoreboard:9537864	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 130080 
averagemflatency = 5203 
max_icnt2mem_latency = 129824 
max_icnt2sh_latency = 1905608 
mrq_lat_table:1643 	41 	146 	205 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11594 	1150 	1 	3 	268 	533 	784 	1336 	566 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6906 	260 	243 	293 	5041 	130 	35 	2 	2 	268 	533 	785 	1337 	564 	117 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10715 	3114 	457 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	306 	13 	3 	1 	18 	25 	36 	67 	39 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         7         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         4         4         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16        11         7         4         3         2         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18         9        10         5         3         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         2         5         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9        10         4         8         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         7         9         6         3         6         6         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        10         4         4         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         5         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         8         5         2         4         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         6         6         0         0         0         0 
maximum service time to same row:
dram[0]:    202592     71110     72652    247388     36470     83273    244656    164310    129670    122151    144137     94642     83272    134499    106002    185730 
dram[1]:    140047    230015    131442     30965    161052    145101    132633     91044    113870     67918     80775     59916     57685    110818         0         0 
dram[2]:     86827     94250    135172    109918    119954     12649    101261    179016     98880    103331    108373    123014     78100     52962     93781         0 
dram[3]:         0     91950    107794    116929    247283    226259    222533    110844     84589    176292    127559    120645    146655    148455     96299     50270 
dram[4]:     34640         0    116850    101305    129875     57309     73505    112606    125241    114070    110273    119486    128420    132923       228     98977 
dram[5]:         0         0    150044    127351    112014    126398     92925    161022     95530    158576     56971    182288    145258    132854     43093      4014 
dram[6]:    230018     86827    125515    122058    138538    110873    106718     75962    142951     70522     83427     96284    137611    137939     63003      1131 
dram[7]:     53993    163163      3755    197603    137139     87041       984    231759     74949    201142     79012     57165     85443    115208     11195     42542 
dram[8]:     84135    142316    130709    202974    101220     98700    192517    194975    153002     87788     87194     71166    151625    214788     77053         0 
dram[9]:     89345     26825    136317    213038    191437    140348    153502    114422    262256    120473    115300     82799    190976     83068    211005    197981 
dram[10]:    195374     32122    215086     53219    153696      8967    101263    231640    140022    111364    111143     99744    131025    112302         0     37332 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.500000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.500000  4.333333  4.666667  2.142857  3.500000  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  7.500000  2.800000  2.500000  1.800000  1.200000  3.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  7.000000  5.000000  5.000000  2.400000  2.333333  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  2.666667  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.500000  5.250000 10.000000 17.000000 10.000000  3.000000  2.833333  2.000000  5.000000  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  3.500000  2.833333  3.000000  1.833333  3.500000  3.500000  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  4.333333  1.888889  2.666667  1.500000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  5.000000  2.800000  2.000000  2.500000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  6.000000  3.000000  1.400000  2.666667  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  7.500000 16.000000  6.666667 10.500000  2.625000  2.800000  3.166667  2.400000  1.000000  2.000000      -nan  1.000000 
average row locality = 2058/498 = 4.132530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         2         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         4         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         4         5         1         2         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         6         2         2         1         2         3         2         4         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         5         2         1         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         7         0         2         3         5         2         7         2         0         1         0         0 
total reads: 338
min_bank_accesses = 0!
chip skew: 38/19 = 2.00
average mf latency per bank:
dram[0]:      27748     83848     31495     50609     70835     76287     36385     31856     27907     35338      3318      8716     65852      3886     63593    128901
dram[1]:      42546     64136     40244     55780     65077     77443     34857     34318     22654     22110      9744      2879     11775       135    none      none  
dram[2]:       7994      7445     49959     45681     77431     90272     32090     30015     17392     20745     24093      5632     36924      8462    102653    none  
dram[3]:     none       30695     51172     37906     81702     92754     36584     33205     17713     27866     22246     20497     40267       169     50555     50968
dram[4]:      36526    none       33622     37214     76016     83517     34282     29670     21456     20038     12493     11155    114955       372         0     48296
dram[5]:     none      none       54493     47447     92132     88080     37725     32864     23617     24045     14702      4025       144     18630         0         0
dram[6]:       5380     14465     50624     69787     72653     71634     41104     30540     29909     22666     20463     11967     19351       404     43312         0
dram[7]:      16126     43860     52666     60157     88573     72511     44374     41929     23179     23067      5760     11757     18917       152     12637     21057
dram[8]:      84413      1626     38928     43240     82436     90882     40937     32711     19687     24512     13504      9871      6077       169       380    none  
dram[9]:      89774     28765     47906     47834     85118     85087     37033     30575     43170     36392       409      6472      6358     18229     69343     75453
dram[10]:      16901     34707     45794     31932     64019     98299     30110     34679     16047     13248      1501      3517    115734       170    none       20523
maximum mf latency per bank:
dram[0]:     127462     95790     75395    118635     38816    122250     64090     26312    130073    116679     33679     41811    124842     15885    124857    127341
dram[1]:      83131    128273     23727     23732     78488     38939    118182    128749     33699     31094     52128     20184     44995       341         0         0
dram[2]:      30238     41242    101418     23753     38921     38908    114436     85439     23671     25844    124729     84658    127468     17599    124857         0
dram[3]:          0     90930     85739    116921     80133    118154    105288    127462     23676    124856    127469    130068    119518       341     96069     49536
dram[4]:      34050         0    110963     30992    126992     55259    115712     77088    124857     59912     67681    127470    114305       347         0     96070
dram[5]:          0         0    127462    116443    119659     62783     26312     26317    127341    127458    127473     35121       341    122258         0         0
dram[6]:      10760     27398     23735    114317     38914     38898    127342    117569    100951     94817    124730    124857    130073       341     65087         0
dram[7]:      26167    129941     23736    127335     38824     38819     26313     57311    109106     23681     76018     38892     54739       341     10683     20537
dram[8]:      83141      5523     90106     35591    104850     38780    127475     26313     23679     31109    117637    106433       292       341       250         0
dram[9]:      88340     26288     23735     23738     38820     38815    122253    106602    115093     99392       359     61876     20530     43262    130076    130080
dram[10]:      34004     46940     23733     75900    124864     38776     44408    130040    117474     23680     21855     36637    114304       341         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039140 n_act=50 n_pre=34 n_req=188 n_rd=628 n_write=31 bw_util=0.001267
n_activity=3777 dram_eff=0.349
bk0: 16a 1039785i bk1: 8a 1039832i bk2: 60a 1039631i bk3: 44a 1039666i bk4: 80a 1039644i bk5: 80a 1039550i bk6: 68a 1039704i bk7: 68a 1039649i bk8: 48a 1039655i bk9: 48a 1039670i bk10: 36a 1039664i bk11: 32a 1039757i bk12: 12a 1039809i bk13: 16a 1039752i bk14: 8a 1039826i bk15: 4a 1039861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000600067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039163 n_act=40 n_pre=26 n_req=189 n_rd=620 n_write=34 bw_util=0.001258
n_activity=3486 dram_eff=0.3752
bk0: 12a 1039822i bk1: 4a 1039863i bk2: 40a 1039763i bk3: 36a 1039748i bk4: 88a 1039577i bk5: 76a 1039568i bk6: 84a 1039617i bk7: 76a 1039606i bk8: 44a 1039718i bk9: 48a 1039704i bk10: 48a 1039612i bk11: 44a 1039685i bk12: 8a 1039831i bk13: 12a 1039816i bk14: 0a 1039883i bk15: 0a 1039883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000449089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039130 n_act=53 n_pre=38 n_req=188 n_rd=632 n_write=30 bw_util=0.001273
n_activity=3785 dram_eff=0.3498
bk0: 8a 1039840i bk1: 16a 1039792i bk2: 44a 1039707i bk3: 40a 1039705i bk4: 76a 1039651i bk5: 72a 1039620i bk6: 72a 1039676i bk7: 76a 1039614i bk8: 52a 1039743i bk9: 48a 1039663i bk10: 44a 1039614i bk11: 52a 1039511i bk12: 20a 1039715i bk13: 4a 1039830i bk14: 8a 1039824i bk15: 0a 1039876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000683731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039133 n_act=44 n_pre=29 n_req=194 n_rd=644 n_write=33 bw_util=0.001302
n_activity=3678 dram_eff=0.3681
bk0: 0a 1039887i bk1: 8a 1039835i bk2: 44a 1039770i bk3: 56a 1039622i bk4: 76a 1039610i bk5: 72a 1039616i bk6: 72a 1039686i bk7: 88a 1039516i bk8: 52a 1039708i bk9: 68a 1039630i bk10: 40a 1039684i bk11: 40a 1039625i bk12: 8a 1039815i bk13: 8a 1039835i bk14: 8a 1039829i bk15: 4a 1039862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000613531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039072 n_act=54 n_pre=39 n_req=208 n_rd=680 n_write=38 bw_util=0.001381
n_activity=4159 dram_eff=0.3453
bk0: 4a 1039862i bk1: 0a 1039890i bk2: 56a 1039712i bk3: 48a 1039700i bk4: 88a 1039600i bk5: 76a 1039576i bk6: 88a 1039585i bk7: 84a 1039559i bk8: 72a 1039490i bk9: 56a 1039611i bk10: 40a 1039654i bk11: 44a 1039613i bk12: 4a 1039843i bk13: 8a 1039814i bk14: 4a 1039851i bk15: 8a 1039826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000559678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039154 n_act=43 n_pre=29 n_req=186 n_rd=628 n_write=29 bw_util=0.001264
n_activity=3587 dram_eff=0.3663
bk0: 0a 1039882i bk1: 0a 1039886i bk2: 44a 1039730i bk3: 52a 1039635i bk4: 76a 1039631i bk5: 72a 1039613i bk6: 64a 1039746i bk7: 72a 1039629i bk8: 60a 1039624i bk9: 60a 1039610i bk10: 56a 1039540i bk11: 36a 1039765i bk12: 8a 1039836i bk13: 20a 1039759i bk14: 4a 1039857i bk15: 4a 1039860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000552947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039149 n_act=42 n_pre=26 n_req=189 n_rd=636 n_write=30 bw_util=0.001281
n_activity=3529 dram_eff=0.3774
bk0: 4a 1039854i bk1: 4a 1039861i bk2: 40a 1039762i bk3: 44a 1039719i bk4: 76a 1039682i bk5: 76a 1039609i bk6: 72a 1039684i bk7: 88a 1039548i bk8: 48a 1039701i bk9: 56a 1039599i bk10: 44a 1039708i bk11: 36a 1039665i bk12: 16a 1039779i bk13: 16a 1039783i bk14: 12a 1039817i bk15: 4a 1039857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000452936
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039210 n_act=39 n_pre=23 n_req=167 n_rd=592 n_write=19 bw_util=0.001175
n_activity=3163 dram_eff=0.3863
bk0: 8a 1039833i bk1: 8a 1039851i bk2: 36a 1039801i bk3: 40a 1039724i bk4: 68a 1039722i bk5: 76a 1039593i bk6: 64a 1039750i bk7: 76a 1039610i bk8: 68a 1039641i bk9: 48a 1039710i bk10: 48a 1039557i bk11: 24a 1039750i bk12: 8a 1039815i bk13: 12a 1039814i bk14: 4a 1039857i bk15: 4a 1039862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000368311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039156 n_act=45 n_pre=30 n_req=190 n_rd=616 n_write=36 bw_util=0.001254
n_activity=3445 dram_eff=0.3785
bk0: 8a 1039858i bk1: 12a 1039814i bk2: 52a 1039679i bk3: 44a 1039701i bk4: 76a 1039673i bk5: 68a 1039636i bk6: 76a 1039654i bk7: 72a 1039612i bk8: 52a 1039716i bk9: 44a 1039638i bk10: 48a 1039580i bk11: 44a 1039626i bk12: 8a 1039787i bk13: 8a 1039828i bk14: 4a 1039856i bk15: 0a 1039880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000816438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039219 n_act=43 n_pre=27 n_req=165 n_rd=572 n_write=22 bw_util=0.001142
n_activity=3045 dram_eff=0.3901
bk0: 4a 1039859i bk1: 4a 1039865i bk2: 40a 1039762i bk3: 40a 1039726i bk4: 68a 1039715i bk5: 68a 1039630i bk6: 76a 1039663i bk7: 80a 1039572i bk8: 40a 1039761i bk9: 40a 1039685i bk10: 20a 1039724i bk11: 48a 1039630i bk12: 12a 1039784i bk13: 16a 1039746i bk14: 8a 1039821i bk15: 8a 1039821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000469284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039138 n_act=46 n_pre=31 n_req=194 n_rd=632 n_write=36 bw_util=0.001285
n_activity=3732 dram_eff=0.358
bk0: 12a 1039794i bk1: 8a 1039835i bk2: 44a 1039763i bk3: 56a 1039652i bk4: 92a 1039558i bk5: 64a 1039680i bk6: 72a 1039689i bk7: 72a 1039613i bk8: 64a 1039556i bk9: 48a 1039658i bk10: 48a 1039594i bk11: 40a 1039676i bk12: 4a 1039848i bk13: 4a 1039851i bk14: 0a 1039881i bk15: 4a 1039864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000580835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 818, Miss = 82, Miss_rate = 0.100, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 779, Miss = 81, Miss_rate = 0.104, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 74, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 791, Miss = 81, Miss_rate = 0.102, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 713, Miss = 77, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 713, Miss = 75, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 715, Miss = 86, Miss_rate = 0.120, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 776, Miss = 89, Miss_rate = 0.115, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 757, Miss = 81, Miss_rate = 0.107, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 78, Miss_rate = 0.107, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 79, Miss_rate = 0.113, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 763, Miss = 81, Miss_rate = 0.106, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 751, Miss = 76, Miss_rate = 0.101, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 72, Miss_rate = 0.098, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1048, Miss = 81, Miss_rate = 0.077, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 689, Miss = 73, Miss_rate = 0.106, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 689, Miss = 67, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 734, Miss = 76, Miss_rate = 0.104, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 84, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 687, Miss = 74, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 16516
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31530
icnt_total_pkts_simt_to_mem=18567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4941
	minimum = 6
	maximum = 329
Network latency average = 17.2329
	minimum = 6
	maximum = 267
Slowest packet = 29626
Flit latency average = 18.2194
	minimum = 6
	maximum = 266
Slowest flit = 45195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0432732
	minimum = 0.0305132 (at node 15)
	maximum = 0.140083 (at node 44)
Accepted packet rate average = 0.0432732
	minimum = 0.0305132 (at node 15)
	maximum = 0.140083 (at node 44)
Injected flit rate average = 0.0649098
	minimum = 0.038835 (at node 15)
	maximum = 0.17337 (at node 44)
Accepted flit rate average= 0.0649098
	minimum = 0.0513176 (at node 45)
	maximum = 0.246879 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0553 (6 samples)
	minimum = 6 (6 samples)
	maximum = 93.5 (6 samples)
Network latency average = 10.5255 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.6667 (6 samples)
Flit latency average = 10.7561 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0133712 (6 samples)
	minimum = 0.00949683 (6 samples)
	maximum = 0.0335009 (6 samples)
Accepted packet rate average = 0.0133712 (6 samples)
	minimum = 0.00949683 (6 samples)
	maximum = 0.0335009 (6 samples)
Injected flit rate average = 0.0200722 (6 samples)
	minimum = 0.0108838 (6 samples)
	maximum = 0.046113 (6 samples)
Accepted flit rate average = 0.0200722 (6 samples)
	minimum = 0.0154098 (6 samples)
	maximum = 0.0551331 (6 samples)
Injected packet size average = 1.50116 (6 samples)
Accepted packet size average = 1.50116 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 2 sec (662 sec)
gpgpu_simulation_rate = 10711 (inst/sec)
gpgpu_simulation_rate = 2878 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 639236
gpu_sim_insn = 1294722
gpu_ipc =       2.0254
gpu_tot_sim_cycle = 2772067
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.0250
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 830
partiton_reqs_in_parallel = 14063192
partiton_reqs_in_parallel_total    = 12320638
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5177
partiton_reqs_in_parallel_util = 14063192
partiton_reqs_in_parallel_util_total    = 12320638
gpu_sim_cycle_parition_util = 639236
gpu_tot_sim_cycle_parition_util    = 560029
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 16222
partiton_replys_in_parallel_total    = 16516
L2_BW  =       2.4053 GB/Sec
L2_BW_total  =       1.1194 GB/Sec
gpu_total_sim_rate=4233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0255
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
224, 224, 223, 239, 223, 224, 238, 239, 410, 224, 224, 224, 421, 224, 224, 224, 170, 170, 377, 155, 155, 155, 155, 155, 170, 155, 274, 155, 170, 155, 155, 404, 155, 155, 155, 170, 155, 534, 155, 155, 155, 155, 170, 366, 155, 155, 155, 155, 155, 170, 155, 236, 155, 155, 497, 155, 170, 155, 170, 170, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49796	W0_Idle:9897311	W0_Scoreboard:37693336	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 5729 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 2772066 
mrq_lat_table:4164 	44 	149 	572 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26503 	2031 	1 	3 	271 	538 	791 	1355 	595 	187 	91 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21330 	278 	243 	293 	6393 	130 	35 	2 	2 	271 	538 	792 	1356 	593 	187 	91 	204 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22890 	3183 	457 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1105 	16 	4 	1 	18 	26 	52 	135 	139 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         7        10         4         8         2         2         3         2 
dram[1]:         4         3         8         8        15        16        16        16         6         9         8         5        12         6         2         2 
dram[2]:         4         6        10         8        16        16        17        16        11         8         5         8         6         3         1         1 
dram[3]:         1         2        10         9        15        22        16        18         9        10         6         6         8         6         2         2 
dram[4]:         4         1        10        16        16        16        17        16         6         8         8         6         6         6         1         3 
dram[5]:         2         4         9        10        16        16        17        16        12        16         4        16        12         8         1         4 
dram[6]:         4         2        16        10        16        16        16        16         7         9         6         6         6         6         3         2 
dram[7]:         2         3         9        12        22        16        16        16         8        10        12         8         6         6         3         1 
dram[8]:         3         4        12        10        16        16        16        16        10         6         8         4         7         8         1         1 
dram[9]:         4         4         9        10        16        16        16        22         8         8         4         6         4         8         1         2 
dram[10]:         4         4        10        12        16        16        17        16         6         6         6         6         6         2         2         2 
maximum service time to same row:
dram[0]:    301277    167931    263309    247388    225962    140337    244656    190504    189944    128482    242474    220049    367286    134499    106002    301605 
dram[1]:    473493    298981    131442    176374    371308    271126    132633    398024    170434    201435    291019    278046    446229    568890    247477    197979 
dram[2]:    436853    318240    536467    197980    330699    302127    102562    179016    200603    244576    207322    196056    390200    125040     93781    227398 
dram[3]:    459244    471423    151068    116929    247283    360625    222533    265090     91848    249712    218024    200612    423412    302360    240962    252684 
dram[4]:    276129    134753    116850    564921    129875    214389     73505    188823    171098    114070    133979    184490    374952    265928    304324    177136 
dram[5]:    163767    292420    361577    208399    167394    420791     92925    161022    163673    258975    127646    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    122058    336163    110873    106718    272726    186116     94320    147668    191524    359925    137939    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    138712    279066    253467     74949    201142    347233    230844    221973    203188    218574     42542 
dram[8]:    288220    155208    130709    416151    101220    274094    192517    194975    192573    111289    105694     93049    151625    214788    122458    125041 
dram[9]:    211623    186358    195585    244738    315615    140348    153502    237319    262256    228515    119707    149215    356189    223586    211005    197981 
dram[10]:    195374    249772    255490    339820    316164    267928    209051    231640    151698    111364    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.750000  1.444444  3.454545 12.333333  4.000000  5.750000  4.888889  5.625000  2.666667  3.000000  2.000000  2.714286  2.500000  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  3.714286  5.250000  3.818182  7.500000  5.428571  2.533333  3.888889  2.714286  2.785714  4.000000  2.833333  1.250000  1.250000 
dram[2]:  1.750000  2.600000  3.111111  4.125000  6.600000  5.142857  5.666667  4.888889  3.076923  2.411765  2.157895  2.052632  1.888889  2.500000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  7.833333  6.333333  4.500000  3.076923  3.363636  2.333333  2.105263  1.900000  2.000000  1.166667  1.285714 
dram[4]:  1.714286  1.333333  6.600000  5.666667  7.600000  3.727273  6.500000  7.800000  2.277778  3.307692  2.100000  2.214286  1.833333  2.222222  1.000000  1.571429 
dram[5]:  1.333333  1.666667  3.200000  4.111111  4.625000  5.000000 11.333333  6.833333  3.153846  3.214286  1.863636  3.700000  3.800000  2.625000  1.000000  1.750000 
dram[6]:  2.000000  1.250000  4.375000  4.500000  5.000000  7.666667  4.111111  7.142857  2.647059  2.375000  2.312500  2.125000  2.625000  3.200000  1.571429  1.166667 
dram[7]:  1.500000  1.571429  3.700000  3.875000  7.500000  7.000000  6.666667  5.000000  5.500000  3.250000  2.411765  2.615385  2.333333  2.625000  1.666667  1.333333 
dram[8]:  2.500000  2.000000  3.818182  5.000000 19.000000  7.666667  5.000000  4.600000  4.500000  2.266667  2.375000  1.777778  3.600000  2.800000  1.000000  1.000000 
dram[9]:  1.857143  2.166667  3.428571  3.800000  5.666667  3.416667 13.666667 10.250000  2.411765  3.454545  2.388889  2.500000  2.222222  2.300000  1.666667  1.166667 
dram[10]:  2.600000  1.571429  4.250000  5.666667  5.000000  9.000000  7.800000  4.888889  2.411765  2.600000  2.923077  2.133333  2.200000  1.750000  2.000000  1.250000 
average row locality = 4960/1512 = 3.280423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        13        12        12        10        12         7        11         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13        10         9         9        10        12         9         7         0         0 
dram[2]:         2         4         8        10         7         8         8        12        11        11        12        12         5         8         0         0 
dram[3]:         1         2         9        12         7        14        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        11        11        10        10        11        11        10        12        11         9         3         7         0         0 
dram[5]:         1         3         9        13         9        10         9        11        12        12        10        11         8         8         0         0 
dram[6]:         2         1        10         7        10        13         8        15        11        10         9         8         8         6         0         0 
dram[7]:         1         3         9         9        13        12        10        14        13        10        14        10         7         7         0         0 
dram[8]:         3         3        14         7        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        12         7         8        12        12        12        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        12         5        11        12        11         9        12         8         4         5         0         0 
total reads: 1354
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      45126     88932     33851     18101     66076     40232     36914     29572     12398     34040      6252      2320     17999      2181    176714     28335
dram[1]:      72237    116603     15563     35836     63345     86629     19726     31421     38874     37326     34829     10554     21275     26846     93615    269022
dram[2]:     112877     69455     38530     26398     61313     65145     21674     26517     15917     28549     19873     23074     28863     29763     68815    259134
dram[3]:     125275    114059     24402     18877     76070     51241     25536     34857     23501     26590     15776     32244     37859     78570     91571     75863
dram[4]:      96221    145877     19912     42120     60552     66372     24087     20118     35188      9889     14345      5364     63236     63509     61164    144066
dram[5]:      81985    110221     42764     41020     61324     57715     19180     30235     13669     24962     44984     14473     32492     21133     79947     85893
dram[6]:      66374    159715     39144     32501     53197     38141     28487     32855     30934     13697     36721     32215     27355     28885     71341    126011
dram[7]:      78473     46032     64915     45368     52972     47916     31864     27399      9822     13028      5160      6540     45350     36696    160662     32736
dram[8]:      36733    111623     31847     44269     48141     41935     40810     29843      8606     34426      9591     44585     14903     47790     42083    140031
dram[9]:      77053     80951     63063     41816     82866     86706     19345     24891     13002     16427     15001     14111     85450     24708     33369     97769
dram[10]:      53493     65248     32424     32398     66479     68902     24078     49899     21584     14348     12386     18936     72562     45510    132772    116405
maximum mf latency per bank:
dram[0]:     440061    333237    372345    118635    361924    122250    385351    325453    130073    408803    132776     41811    124842     15885    359308    127341
dram[1]:     429639    385353     23727    348899    419228    434856    118182    390579    406203    359286    421838    354096    372345    445270    338467    395776
dram[2]:     382750    328040    416620    249592    382751    432239    114436    354094    359308    400981    427033    424437    156307    234021    124857    290876
dram[3]:     374930    429639     85739    116921    429654    414013    223642    354094    359322    406191    374932    427028    427031    442679    290877    343679
dram[4]:     429656    328041    110963    429655    231419    400998    115712     77088    411403     83545    374933    127470    429636    437453    303806    398379
dram[5]:     308919    395773    364527    335853    275497    403599     26312    221034    127341    429654    377540    382746    427037    285727    226194    338478
dram[6]:     385360    374929    437463    114317    416610     80928    169157    393171    406203    119812    416612    427013    421822    184730    306346    364530
dram[7]:     374931    367130    351490    429642    387961    317624    385348    385347    109106    101555     96536    112095    440054    309809    429642    104076
dram[8]:     195111    442646    437464    434852    104850    275497    351503    325452     23679    369739    132937    429629    106858    361907    122383    241814
dram[9]:     372319    434849    333258    416616    432240    437469    122253    270325    115093     99392    380144    374939    427033    424441    130076    290882
dram[10]:     213234    429641    265152    416628    406197    275498    325323    385354    374949    158891    424432    416612    421826    374936    328034    328044
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225073 n_act=146 n_pre=130 n_req=471 n_rd=1372 n_write=128 bw_util=0.001347
n_activity=10778 dram_eff=0.2783
bk0: 44a 2226546i bk1: 40a 2226550i bk2: 104a 2226299i bk3: 92a 2226430i bk4: 124a 2226321i bk5: 132a 2226241i bk6: 128a 2226272i bk7: 132a 2226251i bk8: 120a 2226211i bk9: 132a 2226144i bk10: 92a 2226273i bk11: 108a 2226210i bk12: 40a 2226570i bk13: 28a 2226651i bk14: 36a 2226644i bk15: 20a 2226729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000603094
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225225 n_act=123 n_pre=107 n_req=440 n_rd=1272 n_write=122 bw_util=0.001252
n_activity=9623 dram_eff=0.2897
bk0: 32a 2226659i bk1: 20a 2226717i bk2: 84a 2226519i bk3: 76a 2226462i bk4: 124a 2226358i bk5: 132a 2226208i bk6: 128a 2226344i bk7: 112a 2226337i bk8: 116a 2226215i bk9: 104a 2226362i bk10: 112a 2226228i bk11: 108a 2226213i bk12: 44a 2226538i bk13: 40a 2226558i bk14: 20a 2226717i bk15: 20a 2226717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000460292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225209 n_act=143 n_pre=127 n_req=431 n_rd=1252 n_write=118 bw_util=0.00123
n_activity=9981 dram_eff=0.2745
bk0: 20a 2226720i bk1: 36a 2226650i bk2: 80a 2226442i bk3: 92a 2226371i bk4: 104a 2226496i bk5: 112a 2226333i bk6: 104a 2226465i bk7: 128a 2226264i bk8: 116a 2226258i bk9: 120a 2226118i bk10: 116a 2226054i bk11: 108a 2226070i bk12: 48a 2226468i bk13: 48a 2226481i bk14: 12a 2226748i bk15: 8a 2226792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000608483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc024eb00, atomic=0 1 entries : 0x7f54ea766760 :  mf: uid=323849, sid05:w57, part=3, addr=0xc024eb60, load , size=32, unknown  status = IN_PARTITION_DRAM (2772066), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225151 n_act=141 n_pre=125 n_req=450 n_rd=1310 n_write=122 bw_util=0.001286
n_activity=10431 dram_eff=0.2746
bk0: 8a 2226775i bk1: 24a 2226661i bk2: 84a 2226535i bk3: 100a 2226341i bk4: 100a 2226434i bk5: 132a 2226281i bk6: 110a 2226430i bk7: 128a 2226215i bk8: 116a 2226259i bk9: 112a 2226311i bk10: 116a 2226118i bk11: 120a 2226083i bk12: 52a 2226438i bk13: 44a 2226509i bk14: 28a 2226635i bk15: 36a 2226607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000569414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225166 n_act=140 n_pre=124 n_req=444 n_rd=1300 n_write=119 bw_util=0.001274
n_activity=10346 dram_eff=0.2743
bk0: 36a 2226594i bk1: 16a 2226760i bk2: 88a 2226490i bk3: 92a 2226414i bk4: 112a 2226431i bk5: 124a 2226197i bk6: 112a 2226427i bk7: 112a 2226377i bk8: 124a 2226142i bk9: 124a 2226196i bk10: 124a 2226057i bk11: 88a 2226270i bk12: 32a 2226594i bk13: 52a 2226470i bk14: 20a 2226678i bk15: 44a 2226600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000481847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225149 n_act=137 n_pre=121 n_req=455 n_rd=1316 n_write=126 bw_util=0.001295
n_activity=10209 dram_eff=0.2825
bk0: 28a 2226662i bk1: 28a 2226651i bk2: 92a 2226379i bk3: 96a 2226284i bk4: 112a 2226375i bk5: 120a 2226270i bk6: 100a 2226523i bk7: 120a 2226328i bk8: 116a 2226243i bk9: 132a 2226160i bk10: 124a 2226021i bk11: 104a 2226310i bk12: 44a 2226566i bk13: 52a 2226494i bk14: 20a 2226687i bk15: 28a 2226706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000549207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225115 n_act=142 n_pre=126 n_req=455 n_rd=1348 n_write=118 bw_util=0.001317
n_activity=10636 dram_eff=0.2757
bk0: 16a 2226738i bk1: 16a 2226739i bk2: 100a 2226401i bk3: 80a 2226473i bk4: 120a 2226378i bk5: 132a 2226294i bk6: 116a 2226373i bk7: 140a 2226221i bk8: 136a 2226125i bk9: 112a 2226162i bk10: 112a 2226181i bk11: 104a 2226198i bk12: 52a 2226465i bk13: 40a 2226583i bk14: 44a 2226591i bk15: 28a 2226643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225091 n_act=133 n_pre=117 n_req=476 n_rd=1376 n_write=132 bw_util=0.001354
n_activity=10595 dram_eff=0.2847
bk0: 20a 2226726i bk1: 32a 2226620i bk2: 112a 2226342i bk3: 88a 2226377i bk4: 128a 2226365i bk5: 120a 2226297i bk6: 120a 2226386i bk7: 144a 2226163i bk8: 124a 2226310i bk9: 116a 2226266i bk10: 108a 2226142i bk11: 96a 2226266i bk12: 56a 2226465i bk13: 56a 2226489i bk14: 40a 2226619i bk15: 16a 2226751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000471967
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225193 n_act=134 n_pre=118 n_req=450 n_rd=1272 n_write=132 bw_util=0.001261
n_activity=9987 dram_eff=0.2812
bk0: 28a 2226693i bk1: 44a 2226598i bk2: 112a 2226269i bk3: 72a 2226496i bk4: 108a 2226499i bk5: 128a 2226286i bk6: 108a 2226425i bk7: 132a 2226207i bk8: 104a 2226402i bk9: 104a 2226221i bk10: 104a 2226178i bk11: 140a 2225835i bk12: 32a 2226580i bk13: 32a 2226604i bk14: 12a 2226748i bk15: 12a 2226760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00067719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225111 n_act=143 n_pre=127 n_req=457 n_rd=1348 n_write=120 bw_util=0.001318
n_activity=10346 dram_eff=0.2838
bk0: 36a 2226593i bk1: 36a 2226601i bk2: 76a 2226508i bk3: 104a 2226285i bk4: 108a 2226454i bk5: 132a 2226194i bk6: 116a 2226458i bk7: 116a 2226359i bk8: 116a 2226171i bk9: 112a 2226284i bk10: 124a 2226096i bk11: 100a 2226237i bk12: 60a 2226464i bk13: 64a 2226404i bk14: 20a 2226731i bk15: 28a 2226654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000550105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225230 n_act=131 n_pre=115 n_req=431 n_rd=1256 n_write=117 bw_util=0.001233
n_activity=9815 dram_eff=0.2798
bk0: 36a 2226643i bk1: 32a 2226622i bk2: 96a 2226406i bk3: 92a 2226406i bk4: 132a 2226289i bk5: 88a 2226512i bk6: 112a 2226456i bk7: 128a 2226237i bk8: 120a 2226150i bk9: 120a 2226196i bk10: 104a 2226238i bk11: 96a 2226237i bk12: 28a 2226620i bk13: 36a 2226547i bk14: 16a 2226773i bk15: 20a 2226730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000554146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1588, Miss = 172, Miss_rate = 0.108, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 1531, Miss = 171, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1469, Miss = 165, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1358, Miss = 153, Miss_rate = 0.113, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1411, Miss = 150, Miss_rate = 0.106, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1457, Miss = 163, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1399, Miss = 154, Miss_rate = 0.110, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1585, Miss = 174, Miss_rate = 0.110, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1461, Miss = 162, Miss_rate = 0.111, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 163, Miss_rate = 0.111, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1387, Miss = 159, Miss_rate = 0.115, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1521, Miss = 170, Miss_rate = 0.112, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 1637, Miss = 174, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1528, Miss = 163, Miss_rate = 0.107, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1562, Miss = 177, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1473, Miss = 167, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1628, Miss = 152, Miss_rate = 0.093, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 166, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1423, Miss = 164, Miss_rate = 0.115, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1523, Miss = 173, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1461, Miss = 161, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1405, Miss = 153, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.85532
	minimum = 6
	maximum = 23
Network latency average = 6.85381
	minimum = 6
	maximum = 23
Slowest packet = 36318
Flit latency average = 6.33514
	minimum = 6
	maximum = 22
Slowest flit = 54828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000507544
	minimum = 0.000341815 (at node 7)
	maximum = 0.000700056 (at node 40)
Accepted packet rate average = 0.000507544
	minimum = 0.000341815 (at node 7)
	maximum = 0.000700056 (at node 40)
Injected flit rate average = 0.000769873
	minimum = 0.000418469 (at node 7)
	maximum = 0.00126401 (at node 35)
Accepted flit rate average= 0.000769873
	minimum = 0.000596025 (at node 44)
	maximum = 0.00125541 (at node 2)
Injected packet length average = 1.51686
Accepted packet length average = 1.51686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3124 (7 samples)
	minimum = 6 (7 samples)
	maximum = 83.4286 (7 samples)
Network latency average = 10.001 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.8571 (7 samples)
Flit latency average = 10.1245 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0115335 (7 samples)
	minimum = 0.00818897 (7 samples)
	maximum = 0.0288151 (7 samples)
Accepted packet rate average = 0.0115335 (7 samples)
	minimum = 0.00818897 (7 samples)
	maximum = 0.0288151 (7 samples)
Injected flit rate average = 0.0173148 (7 samples)
	minimum = 0.00938875 (7 samples)
	maximum = 0.039706 (7 samples)
Accepted flit rate average = 0.0173148 (7 samples)
	minimum = 0.0132935 (7 samples)
	maximum = 0.0474363 (7 samples)
Injected packet size average = 1.50126 (7 samples)
Accepted packet size average = 1.50126 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 1 sec (1981 sec)
gpgpu_simulation_rate = 4233 (inst/sec)
gpgpu_simulation_rate = 1399 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2939
gpu_sim_insn = 1132352
gpu_ipc =     385.2848
gpu_tot_sim_cycle = 2997156
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.1757
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 857
partiton_reqs_in_parallel = 64658
partiton_reqs_in_parallel_total    = 26383830
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8245
partiton_reqs_in_parallel_util = 64658
partiton_reqs_in_parallel_util_total    = 26383830
gpu_sim_cycle_parition_util = 2939
gpu_tot_sim_cycle_parition_util    = 1199265
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     220.0769 GB/Sec
L2_BW_total  =       1.2511 GB/Sec
gpu_total_sim_rate=4770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 205094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
296, 266, 280, 296, 265, 296, 295, 281, 467, 281, 281, 281, 493, 296, 266, 296, 227, 227, 449, 227, 197, 227, 212, 197, 227, 212, 316, 227, 227, 212, 212, 461, 176, 191, 176, 206, 176, 570, 176, 176, 176, 191, 206, 402, 176, 191, 176, 191, 176, 191, 191, 257, 191, 191, 518, 176, 206, 191, 191, 191, 191, 191, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49893
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44497
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 510
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108555	W0_Idle:9934275	W0_Scoreboard:37705185	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 4826 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 2997155 
mrq_lat_table:4164 	44 	149 	572 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32731 	2613 	6 	12 	271 	538 	791 	1355 	595 	187 	91 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23137 	607 	543 	1449 	8941 	793 	45 	5 	10 	271 	538 	792 	1356 	593 	187 	91 	204 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24496 	3614 	468 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1111 	16 	4 	1 	18 	26 	52 	135 	139 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         7        10         4         8         2         2         3         2 
dram[1]:         4         3         8         8        15        16        16        16         6         9         8         5        12         6         2         2 
dram[2]:         4         6        10         8        16        16        17        16        11         8         5         8         6         3         1         1 
dram[3]:         1         2        10         9        15        22        16        18         9        10         6         6         8         6         2         2 
dram[4]:         4         1        10        16        16        16        17        16         6         8         8         6         6         6         1         3 
dram[5]:         2         4         9        10        16        16        17        16        12        16         4        16        12         8         1         4 
dram[6]:         4         2        16        10        16        16        16        16         7         9         6         6         6         6         3         2 
dram[7]:         2         3         9        12        22        16        16        16         8        10        12         8         6         6         3         1 
dram[8]:         3         4        12        10        16        16        16        16        10         6         8         4         7         8         1         1 
dram[9]:         4         4         9        10        16        16        16        22         8         8         4         6         4         8         1         2 
dram[10]:         4         4        10        12        16        16        17        16         6         6         6         6         6         2         2         2 
maximum service time to same row:
dram[0]:    301277    167931    263309    247388    225962    140337    244656    190504    189944    128482    242474    220049    367286    134499    106002    301605 
dram[1]:    473493    298981    131442    176374    371308    271126    132633    398024    170434    201435    291019    278046    446229    568890    247477    197979 
dram[2]:    436853    318240    536467    197980    330699    302127    102562    179016    200603    244576    207322    196056    390200    125040     93781    227398 
dram[3]:    459244    471423    151068    116929    247283    360625    222533    265090     91848    249712    218024    200612    423412    302360    240962    252684 
dram[4]:    276129    134753    116850    564921    129875    214389     73505    188823    171098    114070    133979    184490    374952    265928    304324    177136 
dram[5]:    163767    292420    361577    208399    167394    420791     92925    161022    163673    258975    127646    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    122058    336163    110873    106718    272726    186116     94320    147668    191524    359925    137939    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    138712    279066    253467     74949    201142    347233    230844    221973    203188    218574     42542 
dram[8]:    288220    155208    130709    416151    101220    274094    192517    194975    192573    111289    105694     93049    151625    214788    122458    125041 
dram[9]:    211623    186358    195585    244738    315615    140348    153502    237319    262256    228515    119707    149215    356189    223586    211005    197981 
dram[10]:    195374    249772    255490    339820    316164    267928    209051    231640    151698    111364    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.750000  1.444444  3.454545 12.333333  4.000000  5.750000  4.888889  5.625000  2.666667  3.000000  2.000000  2.714286  2.500000  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  3.714286  5.250000  3.818182  7.500000  5.428571  2.533333  3.888889  2.714286  2.785714  4.000000  2.833333  1.250000  1.250000 
dram[2]:  1.750000  2.600000  3.111111  4.125000  6.600000  5.142857  5.666667  4.888889  3.076923  2.411765  2.157895  2.052632  1.888889  2.500000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  7.833333  6.333333  4.500000  3.076923  3.363636  2.333333  2.105263  1.900000  2.000000  1.166667  1.285714 
dram[4]:  1.714286  1.333333  6.600000  5.666667  7.600000  3.727273  6.500000  7.800000  2.277778  3.307692  2.100000  2.214286  1.833333  2.222222  1.000000  1.571429 
dram[5]:  1.333333  1.666667  3.200000  4.111111  4.625000  5.000000 11.333333  6.833333  3.153846  3.214286  1.863636  3.700000  3.800000  2.625000  1.000000  1.750000 
dram[6]:  2.000000  1.250000  4.375000  4.500000  5.000000  7.666667  4.111111  7.142857  2.647059  2.375000  2.312500  2.125000  2.625000  3.200000  1.571429  1.166667 
dram[7]:  1.500000  1.571429  3.700000  3.875000  7.500000  7.000000  6.666667  5.000000  5.500000  3.250000  2.411765  2.615385  2.333333  2.625000  1.666667  1.333333 
dram[8]:  2.500000  2.000000  3.818182  5.000000 19.000000  7.666667  5.000000  4.600000  4.500000  2.266667  2.375000  1.777778  3.600000  2.800000  1.000000  1.000000 
dram[9]:  1.857143  2.166667  3.428571  3.800000  5.666667  3.416667 13.666667 10.250000  2.411765  3.454545  2.388889  2.500000  2.222222  2.300000  1.666667  1.166667 
dram[10]:  2.600000  1.571429  4.250000  5.666667  5.000000  9.000000  7.800000  4.888889  2.411765  2.600000  2.923077  2.133333  2.200000  1.750000  2.000000  1.250000 
average row locality = 4960/1512 = 3.280423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        13        12        12        10        12         7        11         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13        10         9         9        10        12         9         7         0         0 
dram[2]:         2         4         8        10         7         8         8        12        11        11        12        12         5         8         0         0 
dram[3]:         1         2         9        12         7        14        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        11        11        10        10        11        11        10        12        11         9         3         7         0         0 
dram[5]:         1         3         9        13         9        10         9        11        12        12        10        11         8         8         0         0 
dram[6]:         2         1        10         7        10        13         8        15        11        10         9         8         8         6         0         0 
dram[7]:         1         3         9         9        13        12        10        14        13        10        14        10         7         7         0         0 
dram[8]:         3         3        14         7        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        12         7         8        12        12        12        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        12         5        11        12        11         9        12         8         4         5         0         0 
total reads: 1354
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      45126     88932     33907     18192     66273     40410     37311     29980     12690     34331      6455      2482     17999      2181    176714     28335
dram[1]:      72237    116603     15659     35956     63528     86812     20098     31861     39217     37612     34989     10708     21275     26846     93615    269022
dram[2]:     112877     69455     38642     26512     61526     65391     22103     26903     16179     28801     20013     23224     28863     29763     68815    259134
dram[3]:     125275    114059     24554     18995     76301     51372     25987     35226     23764     26951     15960     32414     37859     78570     91571     75863
dram[4]:      96221    145877     20013     42257     60762     66582     24531     20537     35469     10181     14493      5506     63236     63509     61164    144066
dram[5]:      81985    110221     42859     41146     61539     57889     19679     30683     13922     25219     45084     14616     32492     21133     79947     85893
dram[6]:      66374    159715     39263     32608     53409     38339     28968     33183     31144     13972     36888     32408     27355     28885     71341    126011
dram[7]:      78473     46032     64995     45478     53209     48125     32292     27772     10083     13324      5301      6714     45350     36696    160662     32736
dram[8]:      36733    111623     31929     44434     48470     42176     41309     30241      8950     34782      9744     44726     29715     47790     42083    140031
dram[9]:      77053     80951     63307     41995     83132     86879     19762     25295     13304     16711     15133     14250     85450     24708     33369     97769
dram[10]:      53493     65248     32539     32562     66625     69184     24505     50273     21861     14656     12552     19147     72562     45510    132772    116405
maximum mf latency per bank:
dram[0]:     440061    333237    372345    118635    361924    122250    385351    325453    130073    408803    132776     41811    124842     15885    359308    127341
dram[1]:     429639    385353     23727    348899    419228    434856    118182    390579    406203    359286    421838    354096    372345    445270    338467    395776
dram[2]:     382750    328040    416620    249592    382751    432239    114436    354094    359308    400981    427033    424437    156307    234021    124857    290876
dram[3]:     374930    429639     85739    116921    429654    414013    223642    354094    359322    406191    374932    427028    427031    442679    290877    343679
dram[4]:     429656    328041    110963    429655    231419    400998    115712     77088    411403     83545    374933    127470    429636    437453    303806    398379
dram[5]:     308919    395773    364527    335853    275497    403599     26312    221034    127341    429654    377540    382746    427037    285727    226194    338478
dram[6]:     385360    374929    437463    114317    416610     80928    169157    393171    406203    119812    416612    427013    421822    184730    306346    364530
dram[7]:     374931    367130    351490    429642    387961    317624    385348    385347    109106    101555     96536    112095    440054    309809    429642    104076
dram[8]:     195111    442646    437464    434852    104850    275497    351503    325452     23679    369739    132937    429629    106858    361907    122383    241814
dram[9]:     372319    434849    333258    416616    432240    437469    122253    270325    115093     99392    380144    374939    427033    424441    130076    290882
dram[10]:     213234    429641    265152    416628    406197    275498    325323    385354    374949    158891    424432    416612    421826    374936    328034    328044
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230529 n_act=146 n_pre=130 n_req=471 n_rd=1372 n_write=128 bw_util=0.001344
n_activity=10778 dram_eff=0.2783
bk0: 44a 2232002i bk1: 40a 2232006i bk2: 104a 2231755i bk3: 92a 2231886i bk4: 124a 2231777i bk5: 132a 2231697i bk6: 128a 2231728i bk7: 132a 2231707i bk8: 120a 2231667i bk9: 132a 2231600i bk10: 92a 2231729i bk11: 108a 2231666i bk12: 40a 2232026i bk13: 28a 2232107i bk14: 36a 2232100i bk15: 20a 2232185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230681 n_act=123 n_pre=107 n_req=440 n_rd=1272 n_write=122 bw_util=0.001249
n_activity=9623 dram_eff=0.2897
bk0: 32a 2232115i bk1: 20a 2232173i bk2: 84a 2231975i bk3: 76a 2231918i bk4: 124a 2231814i bk5: 132a 2231664i bk6: 128a 2231800i bk7: 112a 2231793i bk8: 116a 2231671i bk9: 104a 2231818i bk10: 112a 2231684i bk11: 108a 2231669i bk12: 44a 2231994i bk13: 40a 2232014i bk14: 20a 2232173i bk15: 20a 2232173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000459167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230665 n_act=143 n_pre=127 n_req=431 n_rd=1252 n_write=118 bw_util=0.001227
n_activity=9981 dram_eff=0.2745
bk0: 20a 2232176i bk1: 36a 2232106i bk2: 80a 2231898i bk3: 92a 2231827i bk4: 104a 2231952i bk5: 112a 2231789i bk6: 104a 2231921i bk7: 128a 2231720i bk8: 116a 2231714i bk9: 120a 2231574i bk10: 116a 2231510i bk11: 108a 2231526i bk12: 48a 2231924i bk13: 48a 2231937i bk14: 12a 2232204i bk15: 8a 2232248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000606996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230605 n_act=141 n_pre=125 n_req=450 n_rd=1312 n_write=122 bw_util=0.001285
n_activity=10445 dram_eff=0.2746
bk0: 8a 2232231i bk1: 24a 2232117i bk2: 84a 2231991i bk3: 100a 2231797i bk4: 100a 2231890i bk5: 132a 2231737i bk6: 112a 2231883i bk7: 128a 2231671i bk8: 116a 2231715i bk9: 112a 2231767i bk10: 116a 2231574i bk11: 120a 2231539i bk12: 52a 2231894i bk13: 44a 2231965i bk14: 28a 2232091i bk15: 36a 2232063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000568023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230622 n_act=140 n_pre=124 n_req=444 n_rd=1300 n_write=119 bw_util=0.001271
n_activity=10346 dram_eff=0.2743
bk0: 36a 2232050i bk1: 16a 2232216i bk2: 88a 2231946i bk3: 92a 2231870i bk4: 112a 2231887i bk5: 124a 2231653i bk6: 112a 2231883i bk7: 112a 2231833i bk8: 124a 2231598i bk9: 124a 2231652i bk10: 124a 2231513i bk11: 88a 2231726i bk12: 32a 2232050i bk13: 52a 2231926i bk14: 20a 2232134i bk15: 44a 2232056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000480669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230605 n_act=137 n_pre=121 n_req=455 n_rd=1316 n_write=126 bw_util=0.001292
n_activity=10209 dram_eff=0.2825
bk0: 28a 2232118i bk1: 28a 2232107i bk2: 92a 2231835i bk3: 96a 2231740i bk4: 112a 2231831i bk5: 120a 2231726i bk6: 100a 2231979i bk7: 120a 2231784i bk8: 116a 2231699i bk9: 132a 2231616i bk10: 124a 2231477i bk11: 104a 2231766i bk12: 44a 2232022i bk13: 52a 2231950i bk14: 20a 2232143i bk15: 28a 2232162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000547864
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230571 n_act=142 n_pre=126 n_req=455 n_rd=1348 n_write=118 bw_util=0.001313
n_activity=10636 dram_eff=0.2757
bk0: 16a 2232194i bk1: 16a 2232195i bk2: 100a 2231857i bk3: 80a 2231929i bk4: 120a 2231834i bk5: 132a 2231750i bk6: 116a 2231829i bk7: 140a 2231677i bk8: 136a 2231581i bk9: 112a 2231618i bk10: 112a 2231637i bk11: 104a 2231654i bk12: 52a 2231921i bk13: 40a 2232039i bk14: 44a 2232047i bk15: 28a 2232099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000475741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230547 n_act=133 n_pre=117 n_req=476 n_rd=1376 n_write=132 bw_util=0.001351
n_activity=10595 dram_eff=0.2847
bk0: 20a 2232182i bk1: 32a 2232076i bk2: 112a 2231798i bk3: 88a 2231833i bk4: 128a 2231821i bk5: 120a 2231753i bk6: 120a 2231842i bk7: 144a 2231619i bk8: 124a 2231766i bk9: 116a 2231722i bk10: 108a 2231598i bk11: 96a 2231722i bk12: 56a 2231921i bk13: 56a 2231945i bk14: 40a 2232075i bk15: 16a 2232207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000470814
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230649 n_act=134 n_pre=118 n_req=450 n_rd=1272 n_write=132 bw_util=0.001258
n_activity=9987 dram_eff=0.2812
bk0: 28a 2232149i bk1: 44a 2232054i bk2: 112a 2231725i bk3: 72a 2231952i bk4: 108a 2231955i bk5: 128a 2231742i bk6: 108a 2231881i bk7: 132a 2231663i bk8: 104a 2231858i bk9: 104a 2231677i bk10: 104a 2231634i bk11: 140a 2231291i bk12: 32a 2232036i bk13: 32a 2232060i bk14: 12a 2232204i bk15: 12a 2232216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000675535
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230567 n_act=143 n_pre=127 n_req=457 n_rd=1348 n_write=120 bw_util=0.001315
n_activity=10346 dram_eff=0.2838
bk0: 36a 2232049i bk1: 36a 2232057i bk2: 76a 2231964i bk3: 104a 2231741i bk4: 108a 2231910i bk5: 132a 2231650i bk6: 116a 2231914i bk7: 116a 2231815i bk8: 116a 2231627i bk9: 112a 2231740i bk10: 124a 2231552i bk11: 100a 2231693i bk12: 60a 2231920i bk13: 64a 2231860i bk14: 20a 2232187i bk15: 28a 2232110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00054876
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232305 n_nop=2230686 n_act=131 n_pre=115 n_req=431 n_rd=1256 n_write=117 bw_util=0.00123
n_activity=9815 dram_eff=0.2798
bk0: 36a 2232099i bk1: 32a 2232078i bk2: 96a 2231862i bk3: 92a 2231862i bk4: 132a 2231745i bk5: 88a 2231968i bk6: 112a 2231912i bk7: 128a 2231693i bk8: 120a 2231606i bk9: 120a 2231652i bk10: 104a 2231694i bk11: 96a 2231693i bk12: 28a 2232076i bk13: 36a 2232003i bk14: 16a 2232229i bk15: 20a 2232186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000552792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1841, Miss = 172, Miss_rate = 0.093, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 1802, Miss = 171, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1723, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1606, Miss = 153, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1643, Miss = 150, Miss_rate = 0.091, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1710, Miss = 163, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1656, Miss = 154, Miss_rate = 0.093, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1848, Miss = 174, Miss_rate = 0.094, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1720, Miss = 162, Miss_rate = 0.094, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 163, Miss_rate = 0.094, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1623, Miss = 159, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1782, Miss = 170, Miss_rate = 0.095, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 1897, Miss = 174, Miss_rate = 0.092, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1786, Miss = 163, Miss_rate = 0.091, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1821, Miss = 177, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1741, Miss = 167, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3075, Miss = 152, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1735, Miss = 166, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1684, Miss = 164, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1767, Miss = 173, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1707, Miss = 161, Miss_rate = 0.094, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1667, Miss = 153, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.0144
	minimum = 6
	maximum = 490
Network latency average = 35.4297
	minimum = 6
	maximum = 335
Slowest packet = 68310
Flit latency average = 43.1377
	minimum = 6
	maximum = 334
Slowest flit = 107829
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0464534
	minimum = 0.0353982 (at node 22)
	maximum = 0.246256 (at node 44)
Accepted packet rate average = 0.0464534
	minimum = 0.0353982 (at node 22)
	maximum = 0.246256 (at node 44)
Injected flit rate average = 0.0696801
	minimum = 0.0551396 (at node 32)
	maximum = 0.262594 (at node 44)
Accepted flit rate average= 0.0696801
	minimum = 0.04629 (at node 22)
	maximum = 0.476174 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9002 (8 samples)
	minimum = 6 (8 samples)
	maximum = 134.25 (8 samples)
Network latency average = 13.1796 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103 (8 samples)
Flit latency average = 14.2511 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0158985 (8 samples)
	minimum = 0.0115901 (8 samples)
	maximum = 0.0559952 (8 samples)
Accepted packet rate average = 0.0158985 (8 samples)
	minimum = 0.0115901 (8 samples)
	maximum = 0.0559952 (8 samples)
Injected flit rate average = 0.0238604 (8 samples)
	minimum = 0.0151076 (8 samples)
	maximum = 0.067567 (8 samples)
Accepted flit rate average = 0.0238604 (8 samples)
	minimum = 0.0174181 (8 samples)
	maximum = 0.101029 (8 samples)
Injected packet size average = 1.5008 (8 samples)
Accepted packet size average = 1.5008 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 15 sec (1995 sec)
gpgpu_simulation_rate = 4770 (inst/sec)
gpgpu_simulation_rate = 1502 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 450273
gpu_sim_insn = 1536501
gpu_ipc =       3.4124
gpu_tot_sim_cycle = 3674651
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.0083
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 82
gpu_stall_icnt2sh    = 3889
partiton_reqs_in_parallel = 9905924
partiton_reqs_in_parallel_total    = 26448488
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =       9.8933
partiton_reqs_in_parallel_util = 9905924
partiton_reqs_in_parallel_util_total    = 26448488
gpu_sim_cycle_parition_util = 450273
gpu_tot_sim_cycle_parition_util    = 1202204
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      16.5317 GB/Sec
L2_BW_total  =       3.0462 GB/Sec
gpu_total_sim_rate=3619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 343270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
319, 289, 734, 319, 485, 578, 318, 304, 691, 642, 423, 304, 661, 657, 471, 319, 536, 250, 591, 602, 220, 250, 235, 220, 250, 235, 536, 562, 250, 235, 432, 603, 448, 333, 552, 477, 459, 799, 199, 343, 199, 463, 229, 425, 199, 448, 384, 214, 679, 276, 527, 764, 709, 237, 564, 588, 620, 469, 237, 707, 590, 237, 237, 720, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 517
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117063	W0_Idle:10502004	W0_Scoreboard:57031527	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 3165 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 3674613 
mrq_lat_table:7954 	113 	268 	964 	247 	108 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108141 	4860 	6 	12 	285 	555 	834 	1421 	649 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	94675 	4191 	1130 	1449 	10875 	805 	45 	5 	10 	285 	555 	835 	1422 	647 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	73275 	9631 	1702 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1828 	17 	5 	3 	22 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         5         8        28        16        16        16        16        12        10        17         8         8         8         8         5 
dram[1]:         7         4        18        17        15        16        18        16        15        10        12         8        12         7         7         7 
dram[2]:         4         8        14        14        18        16        17        16        11         8         8         8         6         8         4         6 
dram[3]:         6         6        13        16        18        22        16        18        10        10         7        11         8         6         5         6 
dram[4]:         6         5        12        16        16        16        17        16         8        18         8        13         9         7         6         6 
dram[5]:         5         8         9        10        16        16        17        16        12        16        12        16        12         8         7         4 
dram[6]:         5         6        16        10        16        16        16        16         8        10         8         6         9         7         5         5 
dram[7]:         7         5        14        14        22        16        16        16        24        10        12         8         6         6         3         6 
dram[8]:         4         6        12        21        22        16        16        16        13        14         8         4         7         8         3         3 
dram[9]:         8         6        13        10        16        20        24        22         8        13        14        10         6         8         8         4 
dram[10]:         5         6        10        12        16        22        17        16        10        14         9        12         9         7         8         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.000000  1.578947  3.157895  3.705882  3.238095  3.833333  3.190476  3.550000  3.000000  2.354839  2.730769  2.500000  2.250000  2.687500  1.866667  1.523810 
dram[1]:  2.333333  2.058824  3.277778  3.647059  3.631579  3.789474  3.937500  3.526316  3.050000  3.250000  2.956522  2.666667  2.687500  2.350000  1.571429  2.625000 
dram[2]:  1.842105  2.111111  3.000000  3.533333  4.846154  3.227273  3.181818  3.421053  2.958333  2.500000  2.366667  2.172414  1.791667  2.217391  1.625000  2.000000 
dram[3]:  1.937500  1.650000  3.611111  3.045455  4.235294  4.357143  3.882353  3.380952  3.090909  3.047619  2.407408  2.206897  2.045455  2.285714  1.812500  1.684211 
dram[4]:  1.727273  1.882353  3.588235  3.210526  4.058824  3.136364  4.461538  4.533333  2.266667  2.500000  2.151515  2.407408  2.681818  2.391304  1.500000  1.523810 
dram[5]:  1.842105  1.863636  2.666667  3.047619  4.000000  3.550000  4.250000  4.857143  2.600000  2.739130  2.225806  2.750000  2.444444  2.150000  1.823529  1.600000 
dram[6]:  1.684211  2.230769  3.368421  3.000000  3.777778  5.000000  3.611111  4.062500  2.535714  2.480000  2.187500  2.206897  2.500000  3.066667  1.950000  1.866667 
dram[7]:  2.187500  1.952381  3.285714  3.157895  4.615385  4.062500  4.333333  3.130435  3.285714  3.045455  2.222222  2.695652  2.350000  2.333333  1.470588  1.833333 
dram[8]:  1.950000  2.086957  3.000000  4.500000  5.454545  4.266667  4.642857  3.631579  3.473684  2.461539  2.129032  1.736842  3.066667  2.705882  1.545455  1.294118 
dram[9]:  2.105263  2.000000  3.190476  3.000000  4.235294  4.050000  4.600000  5.272727  2.206897  3.611111  2.366667  2.423077  2.388889  1.913043  2.700000  1.823529 
dram[10]:  2.062500  1.750000  2.708333  4.133333  3.500000  6.100000  3.777778  3.631579  2.233333  2.739130  2.481482  2.333333  2.666667  2.136364  2.357143  1.833333 
average row locality = 9681/3521 = 2.749503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        16        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         8        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        15        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        15         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        15        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2117
min_bank_accesses = 0!
chip skew: 200/187 = 1.07
average mf latency per bank:
dram[0]:      72960     53463     34864     28311     59256     37518     32571     31191     20506     45312     40304     26416     34111     53232     84742     36309
dram[1]:      79783     70081     20205     38526     51217     51507     27205     28163     35164     31362     35547     25602     26197     58107     65380    114957
dram[2]:      53644     58184     36313     17419     43567     44811     23651     24544     22158     32138     18538     18076     38155     45217    100460     58425
dram[3]:      42846     48594     22733     19018     45977     49147     35653     28001     28494     37625     17498     28122     26605     61093     79173     73481
dram[4]:      74750     35665     12711     25760     39408     51223     23773     33597     34068     16775     22693     26362     60515     61548     85496     81178
dram[5]:      41513     54639     39088     34212     51179     59753     15098     35748     13418     28702     55115     19679     44492     30791     75054     84360
dram[6]:      34532     53689     35268     29893     45686     34647     31459     29457     36077     16190     54721     26733     45879     49366     62470     94198
dram[7]:      38498     51177     47907     40565     47626     36410     27751     30591     14611     28660     14079     15648     36485     49614     96390     12938
dram[8]:      38150     82824     27895     25051     46331     48120     24294     23431     32809     24936     22202     45598     51919     43574     47851    100441
dram[9]:      47075     51494     38622     35524     54897     53868     21218     34735     25506     22845     25926     22921     51588     46318     31757     92794
dram[10]:      60133     48374     38704     42187     52031     37116     22318     41255     27725     31448     28599     23139     41330     37414     74982     86316
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064689 n_act=338 n_pre=322 n_req=904 n_rd=2856 n_write=190 bw_util=0.001985
n_activity=19831 dram_eff=0.3072
bk0: 144a 3067380i bk1: 104a 3067640i bk2: 176a 3067286i bk3: 188a 3067348i bk4: 204a 3067273i bk5: 212a 3067233i bk6: 200a 3067221i bk7: 220a 3067139i bk8: 212a 3067270i bk9: 228a 3066993i bk10: 216a 3067075i bk11: 236a 3066965i bk12: 140a 3067467i bk13: 136a 3067484i bk14: 112a 3067641i bk15: 128a 3067334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064944 n_act=292 n_pre=276 n_req=864 n_rd=2692 n_write=191 bw_util=0.001879
n_activity=17766 dram_eff=0.3246
bk0: 124a 3067633i bk1: 124a 3067610i bk2: 172a 3067426i bk3: 184a 3067243i bk4: 212a 3067245i bk5: 224a 3066983i bk6: 188a 3067354i bk7: 200a 3067234i bk8: 176a 3067246i bk9: 184a 3067168i bk10: 208a 3067211i bk11: 192a 3067094i bk12: 136a 3067515i bk13: 152a 3067423i bk14: 132a 3067373i bk15: 84a 3067857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064810 n_act=334 n_pre=318 n_req=875 n_rd=2744 n_write=189 bw_util=0.001912
n_activity=19058 dram_eff=0.3078
bk0: 124a 3067599i bk1: 136a 3067471i bk2: 200a 3067244i bk3: 148a 3067542i bk4: 188a 3067430i bk5: 220a 3067139i bk6: 212a 3067161i bk7: 196a 3067262i bk8: 220a 3067055i bk9: 196a 3066982i bk10: 216a 3066818i bk11: 184a 3066795i bk12: 140a 3067302i bk13: 164a 3067259i bk14: 104a 3067711i bk15: 96a 3067646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064837 n_act=322 n_pre=306 n_req=881 n_rd=2732 n_write=198 bw_util=0.00191
n_activity=19051 dram_eff=0.3076
bk0: 108a 3067600i bk1: 116a 3067536i bk2: 192a 3067377i bk3: 200a 3067130i bk4: 216a 3067194i bk5: 180a 3067413i bk6: 196a 3067429i bk7: 212a 3067159i bk8: 204a 3067150i bk9: 192a 3067236i bk10: 188a 3067162i bk11: 188a 3067019i bk12: 140a 3067426i bk13: 156a 3067344i bk14: 116a 3067602i bk15: 128a 3067465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00144929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064677 n_act=346 n_pre=330 n_req=906 n_rd=2848 n_write=194 bw_util=0.001983
n_activity=19898 dram_eff=0.3058
bk0: 132a 3067279i bk1: 112a 3067593i bk2: 176a 3067339i bk3: 176a 3067263i bk4: 208a 3067091i bk5: 212a 3067046i bk6: 164a 3067541i bk7: 204a 3067285i bk8: 208a 3067032i bk9: 212a 3066904i bk10: 220a 3066859i bk11: 192a 3067019i bk12: 200a 3067209i bk13: 184a 3067173i bk14: 120a 3067440i bk15: 128a 3067344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00127884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064757 n_act=331 n_pre=315 n_req=892 n_rd=2800 n_write=192 bw_util=0.00195
n_activity=19162 dram_eff=0.3123
bk0: 124a 3067475i bk1: 148a 3067450i bk2: 192a 3067250i bk3: 184a 3067238i bk4: 208a 3067250i bk5: 216a 3066970i bk6: 200a 3067063i bk7: 200a 3067137i bk8: 196a 3067031i bk9: 192a 3067189i bk10: 212a 3066906i bk11: 200a 3067031i bk12: 140a 3067255i bk13: 136a 3067299i bk14: 124a 3067325i bk15: 128a 3067423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00158878
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064830 n_act=319 n_pre=303 n_req=876 n_rd=2756 n_write=187 bw_util=0.001918
n_activity=19036 dram_eff=0.3092
bk0: 112a 3067606i bk1: 100a 3067711i bk2: 184a 3067364i bk3: 188a 3067298i bk4: 208a 3067385i bk5: 196a 3067379i bk6: 196a 3067285i bk7: 196a 3067321i bk8: 220a 3067139i bk9: 184a 3067116i bk10: 216a 3066851i bk11: 196a 3067026i bk12: 144a 3067403i bk13: 148a 3067451i bk14: 156a 3067386i bk15: 112a 3067632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00119835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064923 n_act=304 n_pre=288 n_req=861 n_rd=2692 n_write=188 bw_util=0.001877
n_activity=18477 dram_eff=0.3117
bk0: 120a 3067574i bk1: 144a 3067495i bk2: 212a 3067178i bk3: 176a 3067301i bk4: 176a 3067455i bk5: 196a 3067233i bk6: 196a 3067431i bk7: 224a 3067182i bk8: 212a 3067142i bk9: 204a 3067149i bk10: 176a 3067132i bk11: 184a 3067185i bk12: 152a 3067383i bk13: 132a 3067520i bk14: 100a 3067652i bk15: 88a 3067777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000892975
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064961 n_act=309 n_pre=293 n_req=858 n_rd=2632 n_write=200 bw_util=0.001846
n_activity=18003 dram_eff=0.3146
bk0: 136a 3067551i bk1: 172a 3067364i bk2: 164a 3067385i bk3: 176a 3067321i bk4: 172a 3067596i bk5: 192a 3067385i bk6: 184a 3067525i bk7: 212a 3067282i bk8: 196a 3067382i bk9: 192a 3067114i bk10: 200a 3066961i bk11: 204a 3066908i bk12: 124a 3067453i bk13: 152a 3067510i bk14: 68a 3067833i bk15: 88a 3067754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00093078
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064802 n_act=312 n_pre=296 n_req=891 n_rd=2792 n_write=193 bw_util=0.001946
n_activity=18694 dram_eff=0.3194
bk0: 140a 3067432i bk1: 124a 3067582i bk2: 200a 3067228i bk3: 176a 3067284i bk4: 220a 3067165i bk5: 244a 3067021i bk6: 212a 3067406i bk7: 168a 3067509i bk8: 192a 3067157i bk9: 192a 3067318i bk10: 220a 3067044i bk11: 188a 3067193i bk12: 140a 3067545i bk13: 144a 3067311i bk14: 108a 3067846i bk15: 124a 3067589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068395 n_nop=3064874 n_act=315 n_pre=299 n_req=873 n_rd=2712 n_write=195 bw_util=0.001895
n_activity=19035 dram_eff=0.3054
bk0: 108a 3067575i bk1: 120a 3067432i bk2: 196a 3067186i bk3: 184a 3067302i bk4: 208a 3067147i bk5: 172a 3067332i bk6: 200a 3067388i bk7: 208a 3067173i bk8: 204a 3066996i bk9: 188a 3067327i bk10: 200a 3067102i bk11: 188a 3066971i bk12: 160a 3067433i bk13: 156a 3067153i bk14: 132a 3067478i bk15: 88a 3067649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0019665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5340, Miss = 351, Miss_rate = 0.066, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5518, Miss = 363, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5375, Miss = 337, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5072, Miss = 336, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[4]: Access = 5198, Miss = 351, Miss_rate = 0.068, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 5243, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 5322, Miss = 340, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5253, Miss = 343, Miss_rate = 0.065, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 5444, Miss = 357, Miss_rate = 0.066, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5293, Miss = 355, Miss_rate = 0.067, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 5162, Miss = 349, Miss_rate = 0.068, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 5546, Miss = 351, Miss_rate = 0.063, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 5467, Miss = 359, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5257, Miss = 330, Miss_rate = 0.063, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 5414, Miss = 336, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5297, Miss = 337, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 6370, Miss = 311, Miss_rate = 0.049, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5420, Miss = 347, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5347, Miss = 358, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5201, Miss = 340, Miss_rate = 0.065, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 5461, Miss = 352, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5096, Miss = 326, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3250
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7419
	minimum = 6
	maximum = 77
Network latency average = 8.44884
	minimum = 6
	maximum = 57
Slowest packet = 81613
Flit latency average = 7.93983
	minimum = 6
	maximum = 54
Slowest flit = 153003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00348829
	minimum = 0.00225975 (at node 23)
	maximum = 0.00489149 (at node 20)
Accepted packet rate average = 0.00348829
	minimum = 0.00225975 (at node 23)
	maximum = 0.00489149 (at node 20)
Injected flit rate average = 0.00548233
	minimum = 0.00290602 (at node 23)
	maximum = 0.00783637 (at node 39)
Accepted flit rate average= 0.00548233
	minimum = 0.00415971 (at node 23)
	maximum = 0.00911449 (at node 20)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8826 (9 samples)
	minimum = 6 (9 samples)
	maximum = 127.889 (9 samples)
Network latency average = 12.6539 (9 samples)
	minimum = 6 (9 samples)
	maximum = 97.8889 (9 samples)
Flit latency average = 13.5499 (9 samples)
	minimum = 6 (9 samples)
	maximum = 97 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0145196 (9 samples)
	minimum = 0.0105534 (9 samples)
	maximum = 0.050317 (9 samples)
Accepted packet rate average = 0.0145196 (9 samples)
	minimum = 0.0105534 (9 samples)
	maximum = 0.050317 (9 samples)
Injected flit rate average = 0.0218184 (9 samples)
	minimum = 0.0137519 (9 samples)
	maximum = 0.0609302 (9 samples)
Accepted flit rate average = 0.0218184 (9 samples)
	minimum = 0.0159449 (9 samples)
	maximum = 0.0908159 (9 samples)
Injected packet size average = 1.50269 (9 samples)
Accepted packet size average = 1.50269 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 54 sec (3054 sec)
gpgpu_simulation_rate = 3619 (inst/sec)
gpgpu_simulation_rate = 1203 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4333
gpu_sim_insn = 1211812
gpu_ipc =     279.6704
gpu_tot_sim_cycle = 3901134
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.1443
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 82
gpu_stall_icnt2sh    = 3947
partiton_reqs_in_parallel = 95326
partiton_reqs_in_parallel_total    = 36354412
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3434
partiton_reqs_in_parallel_util = 95326
partiton_reqs_in_parallel_util_total    = 36354412
gpu_sim_cycle_parition_util = 4333
gpu_tot_sim_cycle_parition_util    = 1652477
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     222.4241 GB/Sec
L2_BW_total  =       3.1164 GB/Sec
gpu_total_sim_rate=3989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
355, 325, 770, 355, 521, 614, 354, 340, 727, 678, 459, 340, 697, 693, 507, 355, 572, 286, 627, 638, 256, 286, 271, 256, 286, 271, 572, 598, 286, 271, 468, 639, 484, 369, 588, 513, 495, 835, 235, 379, 235, 499, 265, 461, 235, 484, 420, 250, 715, 312, 563, 800, 745, 273, 600, 624, 656, 505, 273, 743, 626, 273, 273, 756, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 141629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 136226
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 517
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234480	W0_Idle:10553505	W0_Scoreboard:57043269	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 2937 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 3901133 
mrq_lat_table:7954 	113 	268 	964 	247 	108 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117204 	5965 	6 	12 	285 	555 	834 	1421 	649 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	96245 	4834 	1535 	3162 	15414 	2098 	50 	5 	10 	285 	555 	835 	1422 	647 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74827 	10065 	1764 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1837 	17 	5 	3 	22 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         5         8        28        16        16        16        16        12        10        17         8         8         8         8         5 
dram[1]:         7         4        18        17        15        16        18        16        15        10        12         8        12         7         7         7 
dram[2]:         4         8        14        14        18        16        17        16        11         8         8         8         6         8         4         6 
dram[3]:         6         6        13        16        18        22        16        18        10        10         7        11         8         6         5         6 
dram[4]:         6         5        12        16        16        16        17        16         8        18         8        13         9         7         6         6 
dram[5]:         5         8         9        10        16        16        17        16        12        16        12        16        12         8         7         4 
dram[6]:         5         6        16        10        16        16        16        16         8        10         8         6         9         7         5         5 
dram[7]:         7         5        14        14        22        16        16        16        24        10        12         8         6         6         3         6 
dram[8]:         4         6        12        21        22        16        16        16        13        14         8         4         7         8         3         3 
dram[9]:         8         6        13        10        16        20        24        22         8        13        14        10         6         8         8         4 
dram[10]:         5         6        10        12        16        22        17        16        10        14         9        12         9         7         8         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.000000  1.578947  3.157895  3.705882  3.238095  3.833333  3.190476  3.550000  3.000000  2.354839  2.730769  2.500000  2.250000  2.687500  1.866667  1.523810 
dram[1]:  2.333333  2.058824  3.277778  3.647059  3.631579  3.789474  3.937500  3.526316  3.050000  3.250000  2.956522  2.666667  2.687500  2.350000  1.571429  2.625000 
dram[2]:  1.842105  2.111111  3.000000  3.533333  4.846154  3.227273  3.181818  3.421053  2.958333  2.500000  2.366667  2.172414  1.791667  2.217391  1.625000  2.000000 
dram[3]:  1.937500  1.650000  3.611111  3.045455  4.235294  4.357143  3.882353  3.380952  3.090909  3.047619  2.407408  2.206897  2.045455  2.285714  1.812500  1.684211 
dram[4]:  1.727273  1.882353  3.588235  3.210526  4.058824  3.136364  4.461538  4.533333  2.266667  2.500000  2.151515  2.407408  2.681818  2.391304  1.500000  1.523810 
dram[5]:  1.842105  1.863636  2.666667  3.047619  4.000000  3.550000  4.250000  4.857143  2.600000  2.739130  2.225806  2.750000  2.444444  2.150000  1.823529  1.600000 
dram[6]:  1.684211  2.230769  3.368421  3.000000  3.777778  5.000000  3.611111  4.062500  2.535714  2.480000  2.187500  2.206897  2.500000  3.066667  1.950000  1.866667 
dram[7]:  2.187500  1.952381  3.285714  3.157895  4.615385  4.062500  4.333333  3.130435  3.285714  3.045455  2.222222  2.695652  2.350000  2.333333  1.470588  1.833333 
dram[8]:  1.950000  2.086957  3.000000  4.500000  5.454545  4.266667  4.642857  3.631579  3.473684  2.461539  2.129032  1.736842  3.066667  2.705882  1.545455  1.294118 
dram[9]:  2.105263  2.000000  3.190476  3.000000  4.235294  4.050000  4.600000  5.272727  2.206897  3.611111  2.366667  2.423077  2.388889  1.913043  2.700000  1.823529 
dram[10]:  2.062500  1.750000  2.708333  4.133333  3.500000  6.100000  3.777778  3.631579  2.233333  2.739130  2.481482  2.333333  2.666667  2.136364  2.357143  1.833333 
average row locality = 9681/3521 = 2.749503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        16        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         8        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        15        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        15         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        15        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2117
min_bank_accesses = 0!
chip skew: 200/187 = 1.07
average mf latency per bank:
dram[0]:      72960     53463     34958     28405     59440     37695     32920     31512     20764     45562     40466     26570     34111     53232     84742     36309
dram[1]:      79783     70081     20297     38618     51402     51690     27560     28502     35465     31628     35699     25761     26197     58107     65380    114957
dram[2]:      53644     58184     36397     17541     43770     45009     23971     24890     22392     32395     18673     18232     38155     45217    100460     58425
dram[3]:      42846     48594     22830     19112     46151     49341     35996     28315     28770     37901     17669     28289     26605     61093     79173     73481
dram[4]:      74750     35665     12814     25867     39592     51411     24179     33929     34321     17022     22831     26516     60515     61548     85496     81178
dram[5]:      41513     54639     39191     34325     51383     59952     15465     36096     13703     28976     55253     19828     44492     30791     75054     84360
dram[6]:      34532     53689     35367     29997     45889     34858     31807     29801     36318     16464     54867     26890     45879     49366     62470     94198
dram[7]:      38498     51177     47989     40676     47859     36616     28098     30905     14871     28916     14247     15814     36485     49614     96390     12938
dram[8]:      38150     82824     28024     25162     46597     48358     24695     23797     33135     25248     22383     45765     62173     43574     47851    100441
dram[9]:      47075     51494     38713     35632     55097     54041     21558     35132     25779     23105     26067     23068     51588     46318     31757     92794
dram[10]:      60133     48374     38803     42295     52220     37335     22654     41592     27988     31713     28737     23297     41330     37414     74982     86316
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072733 n_act=338 n_pre=322 n_req=904 n_rd=2856 n_write=190 bw_util=0.00198
n_activity=19831 dram_eff=0.3072
bk0: 144a 3075424i bk1: 104a 3075684i bk2: 176a 3075330i bk3: 188a 3075392i bk4: 204a 3075317i bk5: 212a 3075277i bk6: 200a 3075265i bk7: 220a 3075183i bk8: 212a 3075314i bk9: 228a 3075037i bk10: 216a 3075119i bk11: 236a 3075009i bk12: 140a 3075511i bk13: 136a 3075528i bk14: 112a 3075685i bk15: 128a 3075378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072988 n_act=292 n_pre=276 n_req=864 n_rd=2692 n_write=191 bw_util=0.001874
n_activity=17766 dram_eff=0.3246
bk0: 124a 3075677i bk1: 124a 3075654i bk2: 172a 3075470i bk3: 184a 3075287i bk4: 212a 3075289i bk5: 224a 3075027i bk6: 188a 3075398i bk7: 200a 3075278i bk8: 176a 3075290i bk9: 184a 3075212i bk10: 208a 3075255i bk11: 192a 3075138i bk12: 136a 3075559i bk13: 152a 3075467i bk14: 132a 3075417i bk15: 84a 3075901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00123747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072854 n_act=334 n_pre=318 n_req=875 n_rd=2744 n_write=189 bw_util=0.001907
n_activity=19058 dram_eff=0.3078
bk0: 124a 3075643i bk1: 136a 3075515i bk2: 200a 3075288i bk3: 148a 3075586i bk4: 188a 3075474i bk5: 220a 3075183i bk6: 212a 3075205i bk7: 196a 3075306i bk8: 220a 3075099i bk9: 196a 3075026i bk10: 216a 3074862i bk11: 184a 3074839i bk12: 140a 3075346i bk13: 164a 3075303i bk14: 104a 3075755i bk15: 96a 3075690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00124852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072881 n_act=322 n_pre=306 n_req=881 n_rd=2732 n_write=198 bw_util=0.001905
n_activity=19051 dram_eff=0.3076
bk0: 108a 3075644i bk1: 116a 3075580i bk2: 192a 3075421i bk3: 200a 3075174i bk4: 216a 3075238i bk5: 180a 3075457i bk6: 196a 3075473i bk7: 212a 3075203i bk8: 204a 3075194i bk9: 192a 3075280i bk10: 188a 3075206i bk11: 188a 3075063i bk12: 140a 3075470i bk13: 156a 3075388i bk14: 116a 3075646i bk15: 128a 3075509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0014455
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072721 n_act=346 n_pre=330 n_req=906 n_rd=2848 n_write=194 bw_util=0.001978
n_activity=19898 dram_eff=0.3058
bk0: 132a 3075323i bk1: 112a 3075637i bk2: 176a 3075383i bk3: 176a 3075307i bk4: 208a 3075135i bk5: 212a 3075090i bk6: 164a 3075585i bk7: 204a 3075329i bk8: 208a 3075076i bk9: 212a 3074948i bk10: 220a 3074903i bk11: 192a 3075063i bk12: 200a 3075253i bk13: 184a 3075217i bk14: 120a 3075484i bk15: 128a 3075388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0012755
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072801 n_act=331 n_pre=315 n_req=892 n_rd=2800 n_write=192 bw_util=0.001945
n_activity=19162 dram_eff=0.3123
bk0: 124a 3075519i bk1: 148a 3075494i bk2: 192a 3075294i bk3: 184a 3075282i bk4: 208a 3075294i bk5: 216a 3075014i bk6: 200a 3075107i bk7: 200a 3075181i bk8: 196a 3075075i bk9: 192a 3075233i bk10: 212a 3074950i bk11: 200a 3075075i bk12: 140a 3075299i bk13: 136a 3075343i bk14: 124a 3075369i bk15: 128a 3075467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00158462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072874 n_act=319 n_pre=303 n_req=876 n_rd=2756 n_write=187 bw_util=0.001913
n_activity=19036 dram_eff=0.3092
bk0: 112a 3075650i bk1: 100a 3075755i bk2: 184a 3075408i bk3: 188a 3075342i bk4: 208a 3075429i bk5: 196a 3075423i bk6: 196a 3075329i bk7: 196a 3075365i bk8: 220a 3075183i bk9: 184a 3075160i bk10: 216a 3074895i bk11: 196a 3075070i bk12: 144a 3075447i bk13: 148a 3075495i bk14: 156a 3075430i bk15: 112a 3075676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00119521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072967 n_act=304 n_pre=288 n_req=861 n_rd=2692 n_write=188 bw_util=0.001872
n_activity=18477 dram_eff=0.3117
bk0: 120a 3075618i bk1: 144a 3075539i bk2: 212a 3075222i bk3: 176a 3075345i bk4: 176a 3075499i bk5: 196a 3075277i bk6: 196a 3075475i bk7: 224a 3075226i bk8: 212a 3075186i bk9: 204a 3075193i bk10: 176a 3075176i bk11: 184a 3075229i bk12: 152a 3075427i bk13: 132a 3075564i bk14: 100a 3075696i bk15: 88a 3075821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00089064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3073005 n_act=309 n_pre=293 n_req=858 n_rd=2632 n_write=200 bw_util=0.001841
n_activity=18003 dram_eff=0.3146
bk0: 136a 3075595i bk1: 172a 3075408i bk2: 164a 3075429i bk3: 176a 3075365i bk4: 172a 3075640i bk5: 192a 3075429i bk6: 184a 3075569i bk7: 212a 3075326i bk8: 196a 3075426i bk9: 192a 3075158i bk10: 200a 3075005i bk11: 204a 3074952i bk12: 124a 3075497i bk13: 152a 3075554i bk14: 68a 3075877i bk15: 88a 3075798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000928346
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072846 n_act=312 n_pre=296 n_req=891 n_rd=2792 n_write=193 bw_util=0.001941
n_activity=18694 dram_eff=0.3194
bk0: 140a 3075476i bk1: 124a 3075626i bk2: 200a 3075272i bk3: 176a 3075328i bk4: 220a 3075209i bk5: 244a 3075065i bk6: 212a 3075450i bk7: 168a 3075553i bk8: 192a 3075201i bk9: 192a 3075362i bk10: 220a 3075088i bk11: 188a 3075237i bk12: 140a 3075589i bk13: 144a 3075355i bk14: 108a 3075890i bk15: 124a 3075633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076439 n_nop=3072918 n_act=315 n_pre=299 n_req=873 n_rd=2712 n_write=195 bw_util=0.00189
n_activity=19035 dram_eff=0.3054
bk0: 108a 3075619i bk1: 120a 3075476i bk2: 196a 3075230i bk3: 184a 3075346i bk4: 208a 3075191i bk5: 172a 3075376i bk6: 200a 3075432i bk7: 208a 3075217i bk8: 204a 3075040i bk9: 188a 3075371i bk10: 200a 3075146i bk11: 188a 3075015i bk12: 160a 3075477i bk13: 156a 3075197i bk14: 132a 3075522i bk15: 88a 3075693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00196136

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5710, Miss = 351, Miss_rate = 0.061, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5885, Miss = 363, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5741, Miss = 337, Miss_rate = 0.059, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5440, Miss = 336, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[4]: Access = 5561, Miss = 351, Miss_rate = 0.063, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 5611, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 5692, Miss = 340, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5618, Miss = 343, Miss_rate = 0.061, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 5815, Miss = 357, Miss_rate = 0.061, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5665, Miss = 355, Miss_rate = 0.063, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 5530, Miss = 349, Miss_rate = 0.063, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 5917, Miss = 351, Miss_rate = 0.059, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 5841, Miss = 359, Miss_rate = 0.061, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5628, Miss = 330, Miss_rate = 0.059, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 5787, Miss = 336, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5673, Miss = 337, Miss_rate = 0.059, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 8773, Miss = 311, Miss_rate = 0.035, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5793, Miss = 347, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5717, Miss = 358, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5570, Miss = 340, Miss_rate = 0.061, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 5829, Miss = 352, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5468, Miss = 326, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3250
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.3795
	minimum = 6
	maximum = 589
Network latency average = 41.3269
	minimum = 6
	maximum = 409
Slowest packet = 239106
Flit latency average = 51.3898
	minimum = 6
	maximum = 408
Slowest flit = 370978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469437
	minimum = 0.0360111 (at node 27)
	maximum = 0.277355 (at node 44)
Accepted packet rate average = 0.0469437
	minimum = 0.0360111 (at node 27)
	maximum = 0.277355 (at node 44)
Injected flit rate average = 0.0704155
	minimum = 0.0525162 (at node 32)
	maximum = 0.288435 (at node 44)
Accepted flit rate average= 0.0704155
	minimum = 0.043398 (at node 27)
	maximum = 0.543629 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8323 (10 samples)
	minimum = 6 (10 samples)
	maximum = 174 (10 samples)
Network latency average = 15.5212 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129 (10 samples)
Flit latency average = 17.3339 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.017762 (10 samples)
	minimum = 0.0130992 (10 samples)
	maximum = 0.0730208 (10 samples)
Accepted packet rate average = 0.017762 (10 samples)
	minimum = 0.0130992 (10 samples)
	maximum = 0.0730208 (10 samples)
Injected flit rate average = 0.0266781 (10 samples)
	minimum = 0.0176283 (10 samples)
	maximum = 0.0836807 (10 samples)
Accepted flit rate average = 0.0266781 (10 samples)
	minimum = 0.0186902 (10 samples)
	maximum = 0.136097 (10 samples)
Injected packet size average = 1.50198 (10 samples)
Accepted packet size average = 1.50198 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 15 sec (3075 sec)
gpgpu_simulation_rate = 3989 (inst/sec)
gpgpu_simulation_rate = 1268 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 57016
gpu_sim_insn = 2703696
gpu_ipc =      47.4200
gpu_tot_sim_cycle = 4185372
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.5767
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 198901
gpu_stall_icnt2sh    = 718380
partiton_reqs_in_parallel = 1055533
partiton_reqs_in_parallel_total    = 36449738
partiton_level_parallism =      18.5129
partiton_level_parallism_total  =       8.9610
partiton_reqs_in_parallel_util = 1055533
partiton_reqs_in_parallel_util_total    = 36449738
gpu_sim_cycle_parition_util = 57016
gpu_tot_sim_cycle_parition_util    = 1656810
partiton_level_parallism_util =      18.5129
partiton_level_parallism_util_total  =      21.8839
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     500.1080 GB/Sec
L2_BW_total  =       9.7175 GB/Sec
gpu_total_sim_rate=4514

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642828
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1000, 791, 1334, 849, 1105, 1167, 934, 858, 1254, 1321, 1091, 1030, 935, 1317, 984, 810, 752, 626, 864, 914, 494, 575, 495, 775, 637, 495, 912, 837, 639, 470, 697, 1030, 807, 712, 816, 764, 794, 1136, 483, 656, 617, 748, 413, 812, 559, 748, 683, 488, 818, 459, 862, 1100, 918, 421, 862, 975, 932, 643, 528, 983, 954, 497, 512, 1078, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1082143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1071038
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6219
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1561994	W0_Idle:10657989	W0_Scoreboard:57763773	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 1109 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4185003 
mrq_lat_table:12569 	219 	410 	1199 	606 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353841 	63302 	3015 	2311 	363 	592 	994 	2697 	649 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	117208 	16241 	134666 	68371 	39366 	40797 	3472 	2327 	208 	346 	587 	1044 	2649 	647 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105393 	64500 	111069 	8660 	314 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1913 	40 	21 	3 	22 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        10         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        12        14         7        10 
dram[2]:        10         9        14        14        18        16        17        16        11         9         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        10 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12         9 
dram[6]:        11        11        16        10        16        16        16        16         8        10         9         8        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12         8         9         9        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14         8         7         9         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12         9        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.375000  2.552632  2.717949  3.393939  2.842105  3.551724  3.562500  2.658537  2.777778  2.500000  2.666667  2.545455  2.255319  2.894737  2.243243  2.000000 
dram[1]:  2.764706  2.542857  3.029412  3.633333  3.085714  3.419355  3.117647  2.714286  2.837838  3.171429  2.619048  2.891892  3.375000  2.815789  2.324324  3.375000 
dram[2]:  2.342105  2.261905  2.825000  2.970588  3.700000  3.051282  2.853658  2.972222  2.690476  2.820513  2.581395  2.395833  2.488889  2.707317  2.750000  3.230769 
dram[3]:  3.321429  2.275000  3.000000  2.756098  3.562500  3.750000  2.613636  3.111111  2.871795  3.250000  2.590909  2.360000  2.585366  2.600000  2.617647  2.628572 
dram[4]:  2.021277  2.485714  3.272727  3.750000  3.548387  2.763158  3.964286  3.827586  2.794872  2.650000  2.446809  2.500000  2.972973  2.871795  2.500000  2.567568 
dram[5]:  2.657895  2.279070  2.651163  2.659091  3.548387  3.931035  3.500000  4.230769  2.972222  3.205882  2.274510  2.846154  3.027778  2.463415  2.513514  2.375000 
dram[6]:  2.177778  2.764706  3.081081  3.228571  3.281250  4.240000  3.142857  3.437500  2.825000  2.581395  2.489362  2.500000  2.523809  3.212121  2.432432  2.075000 
dram[7]:  2.648649  2.450000  2.750000  3.441176  4.107143  3.516129  3.580645  2.804878  3.200000  3.028571  2.333333  2.682927  2.454545  2.972973  2.225000  2.416667 
dram[8]:  3.032258  2.244444  3.235294  4.192307  5.000000  3.928571  3.785714  3.142857  2.769231  2.347826  2.382979  1.945455  2.941176  2.694444  2.545455  2.342105 
dram[9]:  2.400000  2.282051  2.948718  3.142857  4.071429  3.733333  3.733333  3.468750  2.386364  3.176471  2.354167  2.326531  2.918919  2.675000  2.529412  3.031250 
dram[10]:  2.552632  2.275000  2.972222  3.896552  3.612903  4.192307  3.081081  3.138889  2.500000  2.970588  2.306123  2.304348  2.619048  2.600000  2.486486  2.222222 
average row locality = 18523/6555 = 2.825782
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      34208     20976     24581     20595     41229     29007     26461     28475     21448     37724     33245     26256     18199     25056     32531     18379
dram[1]:      33560     32057     16273     26943     36873     38722     24230     23611     27329     25027     29483     22683     14564     29297     29203     34127
dram[2]:      24931     28267     24556     13435     28353     30276     21831     23078     20314     25634     19650     17379     19265     24670     34662     21745
dram[3]:      18842     22674     18559     15628     33139     32429     27841     25095     23867     27111     17605     22579     16005     32312     30172     30740
dram[4]:      36487     17459     12093     19842     28848     37624     20203     27260     28335     17929     21734     22474     36169     34584     33082     30748
dram[5]:      19404     27682     26210     23537     35745     41104     15939     29013     14962     23895     39596     18966     22125     16590     29489     32592
dram[6]:      15529     21026     23544     21372     33301     25774     25427     24857     29034     16129     40262     21860     24177     24939     30625     37607
dram[7]:      17304     24900     34070     25362     29191     26220     23248     26548     15751     25545     14598     16007     19998     23763     32427     10053
dram[8]:      19648     43717     18504     18563     29324     32279     22163     21496     26980     21857     20838     35670     32415     24624     15583     30169
dram[9]:      24313     25002     26892     23641     38990     41663     20564     25428     23760     20953     23634     19754     25785     23726     15455     34105
dram[10]:      24894     22436     28297     29339     36531     25047     20960     31961     23460     26478     24818     21420     22861     21391     31297     28057
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3175018 n_act=620 n_pre=604 n_req=1659 n_rd=5876 n_write=190 bw_util=0.003812
n_activity=31533 dram_eff=0.3847
bk0: 364a 3178434i bk1: 372a 3178287i bk2: 360a 3178121i bk3: 384a 3178093i bk4: 364a 3178095i bk5: 348a 3178218i bk6: 388a 3178096i bk7: 372a 3178329i bk8: 336a 3178631i bk9: 376a 3178762i bk10: 380a 3179166i bk11: 384a 3179004i bk12: 384a 3178339i bk13: 404a 3178465i bk14: 332a 3178909i bk15: 328a 3178572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0321201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3175213 n_act=557 n_pre=541 n_req=1644 n_rd=5804 n_write=193 bw_util=0.003769
n_activity=29329 dram_eff=0.4089
bk0: 360a 3178108i bk1: 340a 3178208i bk2: 348a 3178435i bk3: 364a 3177967i bk4: 368a 3178048i bk5: 360a 3178269i bk6: 360a 3178589i bk7: 388a 3178024i bk8: 352a 3178597i bk9: 368a 3178525i bk10: 376a 3178784i bk11: 364a 3178592i bk12: 396a 3178640i bk13: 392a 3178849i bk14: 344a 3178402i bk15: 324a 3178443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174878 n_act=616 n_pre=600 n_req=1696 n_rd=6024 n_write=190 bw_util=0.003905
n_activity=31163 dram_eff=0.3988
bk0: 340a 3178410i bk1: 364a 3177973i bk2: 388a 3178090i bk3: 340a 3178327i bk4: 380a 3177918i bk5: 412a 3177353i bk6: 400a 3177363i bk7: 364a 3177547i bk8: 388a 3178304i bk9: 376a 3178032i bk10: 376a 3178311i bk11: 392a 3178127i bk12: 412a 3178086i bk13: 404a 3177773i bk14: 352a 3178199i bk15: 336a 3177821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.044184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174898 n_act=604 n_pre=588 n_req=1703 n_rd=6020 n_write=198 bw_util=0.003908
n_activity=31391 dram_eff=0.3962
bk0: 356a 3177865i bk1: 348a 3177696i bk2: 364a 3177815i bk3: 384a 3177798i bk4: 384a 3178126i bk5: 356a 3177889i bk6: 392a 3178223i bk7: 376a 3177680i bk8: 380a 3178139i bk9: 404a 3178005i bk10: 384a 3177992i bk11: 404a 3177603i bk12: 384a 3177756i bk13: 380a 3177787i bk14: 356a 3177699i bk15: 368a 3177557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0484532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174990 n_act=590 n_pre=574 n_req=1684 n_rd=5960 n_write=194 bw_util=0.003868
n_activity=31196 dram_eff=0.3945
bk0: 360a 3177959i bk1: 332a 3178973i bk2: 364a 3178996i bk3: 352a 3178845i bk4: 372a 3177914i bk5: 356a 3177805i bk6: 376a 3178256i bk7: 376a 3177848i bk8: 372a 3177793i bk9: 356a 3177621i bk10: 396a 3177722i bk11: 392a 3178525i bk12: 404a 3178169i bk13: 412a 3178062i bk14: 360a 3178152i bk15: 380a 3177894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0453193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174835 n_act=600 n_pre=584 n_req=1717 n_rd=6096 n_write=193 bw_util=0.003952
n_activity=31935 dram_eff=0.3939
bk0: 388a 3178091i bk1: 376a 3178194i bk2: 392a 3178871i bk3: 396a 3178434i bk4: 376a 3178271i bk5: 388a 3177804i bk6: 376a 3177869i bk7: 368a 3177769i bk8: 364a 3177758i bk9: 372a 3177759i bk10: 400a 3177480i bk11: 380a 3179320i bk12: 400a 3178195i bk13: 368a 3178067i bk14: 372a 3178255i bk15: 380a 3177949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0464471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174918 n_act=603 n_pre=587 n_req=1691 n_rd=6012 n_write=188 bw_util=0.003897
n_activity=31084 dram_eff=0.3989
bk0: 376a 3178323i bk1: 360a 3178293i bk2: 384a 3178453i bk3: 388a 3178239i bk4: 356a 3178426i bk5: 360a 3178000i bk6: 376a 3177885i bk7: 376a 3178028i bk8: 388a 3178396i bk9: 380a 3177879i bk10: 404a 3178183i bk11: 396a 3178291i bk12: 388a 3178466i bk13: 388a 3178564i bk14: 360a 3178954i bk15: 332a 3178983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0335015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174898 n_act=595 n_pre=579 n_req=1700 n_rd=6048 n_write=188 bw_util=0.003919
n_activity=31108 dram_eff=0.4009
bk0: 372a 3178003i bk1: 372a 3178889i bk2: 376a 3178640i bk3: 404a 3178638i bk4: 396a 3178121i bk5: 372a 3177741i bk6: 380a 3177859i bk7: 396a 3177971i bk8: 384a 3178116i bk9: 360a 3178475i bk10: 356a 3178113i bk11: 376a 3178307i bk12: 396a 3177873i bk13: 404a 3178079i bk14: 356a 3178108i bk15: 348a 3178281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0415604
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3175153 n_act=577 n_pre=561 n_req=1655 n_rd=5816 n_write=201 bw_util=0.003782
n_activity=29734 dram_eff=0.4047
bk0: 356a 3178583i bk1: 384a 3178350i bk2: 376a 3178159i bk3: 360a 3177717i bk4: 372a 3178145i bk5: 376a 3177699i bk6: 348a 3178164i bk7: 376a 3177740i bk8: 364a 3177979i bk9: 368a 3177550i bk10: 384a 3177704i bk11: 364a 3178222i bk12: 340a 3178500i bk13: 356a 3178666i bk14: 336a 3178123i bk15: 356a 3178056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0436482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174933 n_act=591 n_pre=575 n_req=1697 n_rd=6016 n_write=193 bw_util=0.003902
n_activity=30211 dram_eff=0.411
bk0: 364a 3178163i bk1: 336a 3178320i bk2: 392a 3178069i bk3: 376a 3177663i bk4: 388a 3177620i bk5: 368a 3178000i bk6: 384a 3178122i bk7: 380a 3177848i bk8: 356a 3178247i bk9: 364a 3178328i bk10: 388a 3178670i bk11: 392a 3178433i bk12: 400a 3178676i bk13: 396a 3177926i bk14: 344a 3178175i bk15: 388a 3177990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0448549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3182308 n_nop=3174995 n_act=603 n_pre=587 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003848
n_activity=30792 dram_eff=0.3977
bk0: 364a 3178648i bk1: 344a 3178114i bk2: 364a 3178210i bk3: 388a 3178069i bk4: 376a 3177974i bk5: 364a 3177765i bk6: 384a 3177995i bk7: 384a 3177927i bk8: 396a 3177569i bk9: 340a 3178287i bk10: 384a 3178796i bk11: 360a 3178676i bk12: 408a 3178693i bk13: 384a 3178485i bk14: 368a 3178809i bk15: 320a 3178661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0427042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19360, Miss = 727, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 19898, Miss = 742, Miss_rate = 0.037, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 19164, Miss = 726, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 18999, Miss = 725, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19122, Miss = 759, Miss_rate = 0.040, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 19289, Miss = 747, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 19365, Miss = 750, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19465, Miss = 755, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 19528, Miss = 751, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19120, Miss = 739, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19188, Miss = 767, Miss_rate = 0.040, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 19615, Miss = 757, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 758, Miss_rate = 0.039, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 19451, Miss = 745, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 19330, Miss = 754, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19443, Miss = 758, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 22231, Miss = 719, Miss_rate = 0.032, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[17]: Access = 19300, Miss = 735, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19493, Miss = 754, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 19258, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19605, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19205, Miss = 721, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.4786
	minimum = 6
	maximum = 822
Network latency average = 35.268
	minimum = 6
	maximum = 778
Slowest packet = 285187
Flit latency average = 29.791
	minimum = 6
	maximum = 778
Slowest flit = 452787
Fragmentation average = 0.0601962
	minimum = 0
	maximum = 412
Injected packet rate average = 0.105527
	minimum = 0.0798029 (at node 12)
	maximum = 0.127334 (at node 24)
Accepted packet rate average = 0.105527
	minimum = 0.0798029 (at node 12)
	maximum = 0.127334 (at node 24)
Injected flit rate average = 0.180506
	minimum = 0.105655 (at node 12)
	maximum = 0.261376 (at node 29)
Accepted flit rate average= 0.180506
	minimum = 0.156203 (at node 30)
	maximum = 0.265402 (at node 24)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5274 (11 samples)
	minimum = 6 (11 samples)
	maximum = 232.909 (11 samples)
Network latency average = 17.3164 (11 samples)
	minimum = 6 (11 samples)
	maximum = 188 (11 samples)
Flit latency average = 18.4663 (11 samples)
	minimum = 6 (11 samples)
	maximum = 187.182 (11 samples)
Fragmentation average = 0.00547238 (11 samples)
	minimum = 0 (11 samples)
	maximum = 37.4545 (11 samples)
Injected packet rate average = 0.0257406 (11 samples)
	minimum = 0.0191632 (11 samples)
	maximum = 0.0779583 (11 samples)
Accepted packet rate average = 0.0257406 (11 samples)
	minimum = 0.0191632 (11 samples)
	maximum = 0.0779583 (11 samples)
Injected flit rate average = 0.0406624 (11 samples)
	minimum = 0.0256308 (11 samples)
	maximum = 0.0998348 (11 samples)
Accepted flit rate average = 0.0406624 (11 samples)
	minimum = 0.0311914 (11 samples)
	maximum = 0.147852 (11 samples)
Injected packet size average = 1.5797 (11 samples)
Accepted packet size average = 1.5797 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 16 sec (3316 sec)
gpgpu_simulation_rate = 4514 (inst/sec)
gpgpu_simulation_rate = 1262 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4350
gpu_sim_insn = 1431682
gpu_ipc =     329.1223
gpu_tot_sim_cycle = 4411872
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.7176
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 198901
gpu_stall_icnt2sh    = 718393
partiton_reqs_in_parallel = 95700
partiton_reqs_in_parallel_total    = 37505271
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5227
partiton_reqs_in_parallel_util = 95700
partiton_reqs_in_parallel_util_total    = 37505271
gpu_sim_cycle_parition_util = 4350
gpu_tot_sim_cycle_parition_util    = 1713826
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8842
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     223.1237 GB/Sec
L2_BW_total  =       9.4387 GB/Sec
gpu_total_sim_rate=4916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 673548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1036, 827, 1370, 885, 1141, 1203, 970, 894, 1290, 1357, 1127, 1066, 971, 1353, 1020, 846, 788, 662, 900, 950, 530, 611, 531, 811, 673, 531, 948, 873, 675, 506, 733, 1066, 843, 748, 852, 800, 830, 1172, 519, 692, 653, 784, 449, 848, 595, 784, 719, 524, 854, 495, 898, 1136, 954, 457, 898, 1011, 968, 679, 564, 1019, 990, 533, 548, 1114, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1160435
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1149315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6234
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1679932	W0_Idle:10710017	W0_Scoreboard:57776063	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 1088 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4411871 
mrq_lat_table:12569 	219 	410 	1199 	606 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362999 	64379 	3015 	2316 	363 	592 	994 	2697 	649 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	118875 	16829 	135050 	70034 	43996 	42097 	3475 	2332 	208 	346 	587 	1044 	2649 	647 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106978 	64931 	111101 	8660 	314 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1921 	40 	21 	3 	22 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        10         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        12        14         7        10 
dram[2]:        10         9        14        14        18        16        17        16        11         9         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        10 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12         9 
dram[6]:        11        11        16        10        16        16        16        16         8        10         9         8        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12         8         9         9        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14         8         7         9         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12         9        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.375000  2.552632  2.717949  3.393939  2.842105  3.551724  3.562500  2.658537  2.777778  2.500000  2.666667  2.545455  2.255319  2.894737  2.243243  2.000000 
dram[1]:  2.764706  2.542857  3.029412  3.633333  3.085714  3.419355  3.117647  2.714286  2.837838  3.171429  2.619048  2.891892  3.375000  2.815789  2.324324  3.375000 
dram[2]:  2.342105  2.261905  2.825000  2.970588  3.700000  3.051282  2.853658  2.972222  2.690476  2.820513  2.581395  2.395833  2.488889  2.707317  2.750000  3.230769 
dram[3]:  3.321429  2.275000  3.000000  2.756098  3.562500  3.750000  2.613636  3.111111  2.871795  3.250000  2.590909  2.360000  2.585366  2.600000  2.617647  2.628572 
dram[4]:  2.021277  2.485714  3.272727  3.750000  3.548387  2.763158  3.964286  3.827586  2.794872  2.650000  2.446809  2.500000  2.972973  2.871795  2.500000  2.567568 
dram[5]:  2.657895  2.279070  2.651163  2.659091  3.548387  3.931035  3.500000  4.230769  2.972222  3.205882  2.274510  2.846154  3.027778  2.463415  2.513514  2.375000 
dram[6]:  2.177778  2.764706  3.081081  3.228571  3.281250  4.240000  3.142857  3.437500  2.825000  2.581395  2.489362  2.500000  2.523809  3.212121  2.432432  2.075000 
dram[7]:  2.648649  2.450000  2.750000  3.441176  4.107143  3.516129  3.580645  2.804878  3.200000  3.028571  2.333333  2.682927  2.454545  2.972973  2.225000  2.416667 
dram[8]:  3.032258  2.244444  3.235294  4.192307  5.000000  3.928571  3.785714  3.142857  2.769231  2.347826  2.382979  1.945455  2.941176  2.694444  2.545455  2.342105 
dram[9]:  2.400000  2.282051  2.948718  3.142857  4.071429  3.733333  3.733333  3.468750  2.386364  3.176471  2.354167  2.326531  2.918919  2.675000  2.529412  3.031250 
dram[10]:  2.552632  2.275000  2.972222  3.896552  3.612903  4.192307  3.081081  3.138889  2.500000  2.970588  2.306123  2.304348  2.619048  2.600000  2.486486  2.222222 
average row locality = 18523/6555 = 2.825782
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      34208     20976     24633     20648     41351     29135     26667     28685     21633     37888     33342     26365     18199     25056     32531     18379
dram[1]:      33560     32057     16327     26995     36994     38845     24442     23810     27492     25185     29579     22776     14564     29297     29203     34127
dram[2]:      24931     28267     24608     13503     28477     30399     22026     23291     20468     25788     19739     17468     19265     24670     34662     21745
dram[3]:      18842     22674     18618     15686     33254     32551     28036     25295     24030     27265     17707     22670     16005     32312     30172     30740
dram[4]:      36487     17459     12149     19905     28968     37744     20404     27469     28495     18092     21821     22561     36169     34584     33082     30748
dram[5]:      19404     27682     26269     23599     35873     41232     16167     29224     15136     24057     39684     19055     22125     16590     29489     32592
dram[6]:      15529     21026     23602     21430     33434     25904     25632     25063     29188     16282     40348     21947     24177     24939     30625     37607
dram[7]:      17304     24900     34127     25416     29309     26341     23450     26748     15906     25709     14692     16100     19998     23763     32427     10053
dram[8]:      19648     43717     18570     18629     29483     32431     22418     21726     27176     22038     20947     35776     37157     24624     15583     30169
dram[9]:      24313     25002     26945     23702     39129     41789     20777     25636     23937     21107     23720     19840     25785     23726     15455     34105
dram[10]:      24894     22436     28355     29397     36651     25168     21158     32166     23610     26644     24906     21511     22861     21391     31297     28057
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183094 n_act=620 n_pre=604 n_req=1659 n_rd=5876 n_write=190 bw_util=0.003803
n_activity=31533 dram_eff=0.3847
bk0: 364a 3186510i bk1: 372a 3186363i bk2: 360a 3186197i bk3: 384a 3186169i bk4: 364a 3186171i bk5: 348a 3186294i bk6: 388a 3186172i bk7: 372a 3186405i bk8: 336a 3186707i bk9: 376a 3186838i bk10: 380a 3187242i bk11: 384a 3187080i bk12: 384a 3186415i bk13: 404a 3186541i bk14: 332a 3186985i bk15: 328a 3186648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0320388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183289 n_act=557 n_pre=541 n_req=1644 n_rd=5804 n_write=193 bw_util=0.003759
n_activity=29329 dram_eff=0.4089
bk0: 360a 3186184i bk1: 340a 3186284i bk2: 348a 3186511i bk3: 364a 3186043i bk4: 368a 3186124i bk5: 360a 3186345i bk6: 360a 3186665i bk7: 388a 3186100i bk8: 352a 3186673i bk9: 368a 3186601i bk10: 376a 3186860i bk11: 364a 3186668i bk12: 396a 3186716i bk13: 392a 3186925i bk14: 344a 3186478i bk15: 324a 3186519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0351271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3182954 n_act=616 n_pre=600 n_req=1696 n_rd=6024 n_write=190 bw_util=0.003895
n_activity=31163 dram_eff=0.3988
bk0: 340a 3186486i bk1: 364a 3186049i bk2: 388a 3186166i bk3: 340a 3186403i bk4: 380a 3185994i bk5: 412a 3185429i bk6: 400a 3185439i bk7: 364a 3185623i bk8: 388a 3186380i bk9: 376a 3186108i bk10: 376a 3186387i bk11: 392a 3186203i bk12: 412a 3186162i bk13: 404a 3185849i bk14: 352a 3186275i bk15: 336a 3185897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0440721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3182974 n_act=604 n_pre=588 n_req=1703 n_rd=6020 n_write=198 bw_util=0.003898
n_activity=31391 dram_eff=0.3962
bk0: 356a 3185941i bk1: 348a 3185772i bk2: 364a 3185891i bk3: 384a 3185874i bk4: 384a 3186202i bk5: 356a 3185965i bk6: 392a 3186299i bk7: 376a 3185756i bk8: 380a 3186215i bk9: 404a 3186081i bk10: 384a 3186068i bk11: 404a 3185679i bk12: 384a 3185832i bk13: 380a 3185863i bk14: 356a 3185775i bk15: 368a 3185633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0483305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183066 n_act=590 n_pre=574 n_req=1684 n_rd=5960 n_write=194 bw_util=0.003858
n_activity=31196 dram_eff=0.3945
bk0: 360a 3186035i bk1: 332a 3187049i bk2: 364a 3187072i bk3: 352a 3186921i bk4: 372a 3185990i bk5: 356a 3185881i bk6: 376a 3186332i bk7: 376a 3185924i bk8: 372a 3185869i bk9: 356a 3185697i bk10: 396a 3185798i bk11: 392a 3186601i bk12: 404a 3186245i bk13: 412a 3186138i bk14: 360a 3186228i bk15: 380a 3185970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0452046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3182911 n_act=600 n_pre=584 n_req=1717 n_rd=6096 n_write=193 bw_util=0.003942
n_activity=31935 dram_eff=0.3939
bk0: 388a 3186167i bk1: 376a 3186270i bk2: 392a 3186947i bk3: 396a 3186510i bk4: 376a 3186347i bk5: 388a 3185880i bk6: 376a 3185945i bk7: 368a 3185845i bk8: 364a 3185834i bk9: 372a 3185835i bk10: 400a 3185556i bk11: 380a 3187396i bk12: 400a 3186271i bk13: 368a 3186143i bk14: 372a 3186331i bk15: 380a 3186025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0463295
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3182994 n_act=603 n_pre=587 n_req=1691 n_rd=6012 n_write=188 bw_util=0.003887
n_activity=31084 dram_eff=0.3989
bk0: 376a 3186399i bk1: 360a 3186369i bk2: 384a 3186529i bk3: 388a 3186315i bk4: 356a 3186502i bk5: 360a 3186076i bk6: 376a 3185961i bk7: 376a 3186104i bk8: 388a 3186472i bk9: 380a 3185955i bk10: 404a 3186259i bk11: 396a 3186367i bk12: 388a 3186542i bk13: 388a 3186640i bk14: 360a 3187030i bk15: 332a 3187059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3182974 n_act=595 n_pre=579 n_req=1700 n_rd=6048 n_write=188 bw_util=0.003909
n_activity=31108 dram_eff=0.4009
bk0: 372a 3186079i bk1: 372a 3186965i bk2: 376a 3186716i bk3: 404a 3186714i bk4: 396a 3186197i bk5: 372a 3185817i bk6: 380a 3185935i bk7: 396a 3186047i bk8: 384a 3186192i bk9: 360a 3186551i bk10: 356a 3186189i bk11: 376a 3186383i bk12: 396a 3185949i bk13: 404a 3186155i bk14: 356a 3186184i bk15: 348a 3186357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183229 n_act=577 n_pre=561 n_req=1655 n_rd=5816 n_write=201 bw_util=0.003772
n_activity=29734 dram_eff=0.4047
bk0: 356a 3186659i bk1: 384a 3186426i bk2: 376a 3186235i bk3: 360a 3185793i bk4: 372a 3186221i bk5: 376a 3185775i bk6: 348a 3186240i bk7: 376a 3185816i bk8: 364a 3186055i bk9: 368a 3185626i bk10: 384a 3185780i bk11: 364a 3186298i bk12: 340a 3186576i bk13: 356a 3186742i bk14: 336a 3186199i bk15: 356a 3186132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0435377
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183009 n_act=591 n_pre=575 n_req=1697 n_rd=6016 n_write=193 bw_util=0.003892
n_activity=30211 dram_eff=0.411
bk0: 364a 3186239i bk1: 336a 3186396i bk2: 392a 3186145i bk3: 376a 3185739i bk4: 388a 3185696i bk5: 368a 3186076i bk6: 384a 3186198i bk7: 380a 3185924i bk8: 356a 3186323i bk9: 364a 3186404i bk10: 388a 3186746i bk11: 392a 3186509i bk12: 400a 3186752i bk13: 396a 3186002i bk14: 344a 3186251i bk15: 388a 3186066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190384 n_nop=3183071 n_act=603 n_pre=587 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003838
n_activity=30792 dram_eff=0.3977
bk0: 364a 3186724i bk1: 344a 3186190i bk2: 364a 3186286i bk3: 388a 3186145i bk4: 376a 3186050i bk5: 364a 3185841i bk6: 384a 3186071i bk7: 384a 3186003i bk8: 396a 3185645i bk9: 340a 3186363i bk10: 384a 3186872i bk11: 360a 3186752i bk12: 408a 3186769i bk13: 384a 3186561i bk14: 368a 3186885i bk15: 320a 3186737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0425961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19732, Miss = 727, Miss_rate = 0.037, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 20270, Miss = 742, Miss_rate = 0.037, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 19532, Miss = 726, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 19367, Miss = 725, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19490, Miss = 759, Miss_rate = 0.039, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 19657, Miss = 747, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 19737, Miss = 750, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19837, Miss = 755, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 19900, Miss = 751, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19492, Miss = 739, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19560, Miss = 767, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 19987, Miss = 757, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[12]: Access = 20044, Miss = 758, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 19827, Miss = 745, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 19706, Miss = 754, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19819, Miss = 758, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 24655, Miss = 719, Miss_rate = 0.029, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[17]: Access = 19676, Miss = 735, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19865, Miss = 754, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 19630, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19977, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19577, Miss = 721, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.4265
	minimum = 6
	maximum = 586
Network latency average = 41.3341
	minimum = 6
	maximum = 407
Slowest packet = 861189
Flit latency average = 51.3699
	minimum = 6
	maximum = 406
Slowest flit = 1432279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0470913
	minimum = 0.0367901 (at node 0)
	maximum = 0.278685 (at node 44)
Accepted packet rate average = 0.0470913
	minimum = 0.0367901 (at node 0)
	maximum = 0.278685 (at node 44)
Injected flit rate average = 0.0706369
	minimum = 0.0528857 (at node 30)
	maximum = 0.289722 (at node 44)
Accepted flit rate average= 0.0706369
	minimum = 0.0441481 (at node 0)
	maximum = 0.546332 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6857 (12 samples)
	minimum = 6 (12 samples)
	maximum = 262.333 (12 samples)
Network latency average = 19.3179 (12 samples)
	minimum = 6 (12 samples)
	maximum = 206.25 (12 samples)
Flit latency average = 21.2083 (12 samples)
	minimum = 6 (12 samples)
	maximum = 205.417 (12 samples)
Fragmentation average = 0.00501635 (12 samples)
	minimum = 0 (12 samples)
	maximum = 34.3333 (12 samples)
Injected packet rate average = 0.0275198 (12 samples)
	minimum = 0.0206321 (12 samples)
	maximum = 0.0946855 (12 samples)
Accepted packet rate average = 0.0275198 (12 samples)
	minimum = 0.0206321 (12 samples)
	maximum = 0.0946855 (12 samples)
Injected flit rate average = 0.0431603 (12 samples)
	minimum = 0.027902 (12 samples)
	maximum = 0.115659 (12 samples)
Accepted flit rate average = 0.0431603 (12 samples)
	minimum = 0.0322711 (12 samples)
	maximum = 0.181059 (12 samples)
Injected packet size average = 1.56834 (12 samples)
Accepted packet size average = 1.56834 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 36 sec (3336 sec)
gpgpu_simulation_rate = 4916 (inst/sec)
gpgpu_simulation_rate = 1322 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87844
gpu_sim_insn = 4962251
gpu_ipc =      56.4894
gpu_tot_sim_cycle = 4726938
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.5196
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 745108
gpu_stall_icnt2sh    = 2312842
partiton_reqs_in_parallel = 1386361
partiton_reqs_in_parallel_total    = 37600971
partiton_level_parallism =      15.7821
partiton_level_parallism_total  =       8.2479
partiton_reqs_in_parallel_util = 1386361
partiton_reqs_in_parallel_util_total    = 37600971
gpu_sim_cycle_parition_util = 87433
gpu_tot_sim_cycle_parition_util    = 1718176
partiton_level_parallism_util =      15.8563
partiton_level_parallism_util_total  =      21.5923
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     565.0505 GB/Sec
L2_BW_total  =      19.3103 GB/Sec
gpu_total_sim_rate=5677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 967552
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1367, 1131, 1645, 1162, 1455, 1517, 1234, 1227, 1580, 1669, 1407, 1279, 1290, 1593, 1374, 1202, 1075, 963, 1239, 1284, 797, 875, 947, 1121, 998, 809, 1236, 1166, 929, 810, 1062, 1451, 1133, 1042, 1187, 1152, 1088, 1448, 860, 973, 943, 1048, 794, 1144, 886, 1087, 1024, 855, 1144, 859, 1267, 1375, 1269, 763, 1248, 1328, 1193, 1059, 856, 1326, 1299, 847, 827, 1520, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3084912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3056441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23585
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3941232	W0_Idle:10792724	W0_Scoreboard:59480439	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 930 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4726569 
mrq_lat_table:16058 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	719338 	217590 	4198 	4713 	1445 	1419 	1911 	6058 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	135821 	28612 	345849 	201479 	90930 	127746 	10051 	3592 	2111 	1399 	1310 	1963 	5986 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150675 	175901 	331173 	27243 	680 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	138182 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1954 	86 	72 	44 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.254902  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.666667  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.282051  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.521739  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.442308  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.298246  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22093/8305 = 2.660205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      47540     37907     37038     34001     50823     39323     43088     43404     39090     54396     54259     48316     31304     37487     41886     32019
dram[1]:      45871     44683     29447     38728     47116     49615     38614     40165     42259     40809     49787     43563     28302     41305     40560     41781
dram[2]:      39303     41638     38232     27754     40619     45556     38070     38401     40951     44211     41045     40005     33278     36915     44782     34223
dram[3]:      33967     36506     31069     30129     44942     42412     43912     41703     42034     45415     40151     44684     28609     41919     41402     42146
dram[4]:      49045     33831     26489     32187     40361     46622     37425     43641     46292     37205     44386     45403     45329     45412     42175     43053
dram[5]:      35804     42483     40614     37757     46110     50469     32128     43309     34485     42961     59439     41052     35355     29004     40856     44539
dram[6]:      33176     36930     36231     35479     43088     36840     41460     41068     45982     36588     59803     45012     36062     37980     41362     45195
dram[7]:      33633     39765     45554     39288     41845     37966     39521     43207     36428     42328     36330     38939     33770     36990     43902     27427
dram[8]:      35792     56586     32154     31851     40500     43656     37733     37283     44126     39848     41168     53131     44315     35004     28855     43140
dram[9]:      39041     39009     40514     38588     49987     50065     37805     41361     41524     40852     44758     43251     38400     36525     29231     47905
dram[10]:      39292     36807     40457     42647     46680     37574     37097     47976     43334     43518     46099     43301     36470     34183     43482     38221
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344490 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004443
n_activity=41387 dram_eff=0.36
bk0: 452a 3349202i bk1: 448a 3349126i bk2: 448a 3348785i bk3: 448a 3348979i bk4: 448a 3348926i bk5: 448a 3348838i bk6: 448a 3348927i bk7: 448a 3349169i bk8: 448a 3349298i bk9: 448a 3349673i bk10: 456a 3350024i bk11: 456a 3349856i bk12: 484a 3349076i bk13: 484a 3349206i bk14: 448a 3349428i bk15: 448a 3349204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344601 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004447
n_activity=39796 dram_eff=0.3748
bk0: 448a 3348926i bk1: 448a 3348961i bk2: 448a 3349142i bk3: 448a 3348721i bk4: 448a 3348854i bk5: 448a 3349068i bk6: 448a 3349318i bk7: 448a 3348956i bk8: 448a 3349321i bk9: 448a 3349260i bk10: 460a 3349577i bk11: 460a 3349238i bk12: 484a 3349394i bk13: 484a 3349535i bk14: 448a 3349035i bk15: 448a 3349046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344544 n_act=759 n_pre=743 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004443
n_activity=40058 dram_eff=0.372
bk0: 448a 3349044i bk1: 444a 3348778i bk2: 448a 3348961i bk3: 448a 3349048i bk4: 448a 3348823i bk5: 448a 3348328i bk6: 448a 3348357i bk7: 448a 3348394i bk8: 448a 3349185i bk9: 448a 3348807i bk10: 460a 3349168i bk11: 460a 3349038i bk12: 484a 3348903i bk13: 484a 3348584i bk14: 448a 3348851i bk15: 448a 3348414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0419604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344566 n_act=744 n_pre=728 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004448
n_activity=40600 dram_eff=0.3674
bk0: 448a 3348598i bk1: 448a 3348374i bk2: 448a 3348617i bk3: 444a 3348677i bk4: 448a 3349009i bk5: 448a 3348723i bk6: 448a 3349154i bk7: 448a 3348566i bk8: 448a 3348932i bk9: 448a 3348944i bk10: 460a 3348875i bk11: 460a 3348532i bk12: 484a 3348561i bk13: 484a 3348582i bk14: 448a 3348410i bk15: 448a 3348257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0460078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344566 n_act=742 n_pre=726 n_req=2011 n_rd=7268 n_write=194 bw_util=0.00445
n_activity=40698 dram_eff=0.3667
bk0: 448a 3348739i bk1: 448a 3349607i bk2: 448a 3349737i bk3: 448a 3349554i bk4: 444a 3348761i bk5: 448a 3348555i bk6: 448a 3349107i bk7: 448a 3348658i bk8: 448a 3348634i bk9: 448a 3348429i bk10: 460a 3348675i bk11: 460a 3349384i bk12: 484a 3348936i bk13: 484a 3348916i bk14: 452a 3348922i bk15: 452a 3348613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0430312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344565 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004452
n_activity=40676 dram_eff=0.367
bk0: 448a 3348992i bk1: 448a 3349052i bk2: 448a 3349787i bk3: 448a 3349359i bk4: 448a 3349085i bk5: 448a 3348600i bk6: 448a 3348625i bk7: 448a 3348597i bk8: 448a 3348542i bk9: 448a 3348573i bk10: 460a 3348464i bk11: 460a 3350163i bk12: 484a 3348969i bk13: 484a 3348824i bk14: 452a 3348913i bk15: 452a 3348769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0440853
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344518 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004449
n_activity=40870 dram_eff=0.3651
bk0: 448a 3349151i bk1: 448a 3349025i bk2: 448a 3349273i bk3: 448a 3349047i bk4: 448a 3349200i bk5: 448a 3348713i bk6: 448a 3348664i bk7: 448a 3348810i bk8: 448a 3349170i bk9: 448a 3348697i bk10: 460a 3349068i bk11: 460a 3349165i bk12: 484a 3349202i bk13: 484a 3349291i bk14: 452a 3349724i bk15: 452a 3349673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318071
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344574 n_act=745 n_pre=729 n_req=2003 n_rd=7260 n_write=188 bw_util=0.004442
n_activity=40064 dram_eff=0.3718
bk0: 448a 3348892i bk1: 444a 3349800i bk2: 448a 3349406i bk3: 448a 3349620i bk4: 448a 3348976i bk5: 448a 3348440i bk6: 448a 3348675i bk7: 448a 3348853i bk8: 448a 3349015i bk9: 448a 3349247i bk10: 460a 3348837i bk11: 460a 3349157i bk12: 484a 3348678i bk13: 484a 3348866i bk14: 448a 3348856i bk15: 448a 3348910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344511 n_act=772 n_pre=756 n_req=2015 n_rd=7256 n_write=201 bw_util=0.004447
n_activity=40589 dram_eff=0.3674
bk0: 448a 3349313i bk1: 448a 3349267i bk2: 448a 3348947i bk3: 448a 3348438i bk4: 448a 3348974i bk5: 448a 3348458i bk6: 448a 3348806i bk7: 448a 3348572i bk8: 448a 3348679i bk9: 448a 3348320i bk10: 460a 3348486i bk11: 460a 3348931i bk12: 484a 3348962i bk13: 476a 3349219i bk14: 448a 3348764i bk15: 448a 3348613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414365
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344555 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004443
n_activity=40164 dram_eff=0.3709
bk0: 448a 3348949i bk1: 448a 3348953i bk2: 448a 3348881i bk3: 448a 3348412i bk4: 448a 3348419i bk5: 448a 3348836i bk6: 448a 3349000i bk7: 448a 3348775i bk8: 448a 3349010i bk9: 448a 3349040i bk10: 460a 3349507i bk11: 460a 3349399i bk12: 480a 3349456i bk13: 480a 3348679i bk14: 448a 3348859i bk15: 448a 3348795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0425839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3353496 n_nop=3344527 n_act=769 n_pre=753 n_req=2008 n_rd=7252 n_write=195 bw_util=0.004441
n_activity=40929 dram_eff=0.3639
bk0: 448a 3349342i bk1: 448a 3348796i bk2: 448a 3348967i bk3: 448a 3348860i bk4: 448a 3348823i bk5: 448a 3348379i bk6: 448a 3348808i bk7: 448a 3348785i bk8: 448a 3348517i bk9: 448a 3349046i bk10: 456a 3349638i bk11: 460a 3349519i bk12: 480a 3349475i bk13: 480a 3349298i bk14: 448a 3349635i bk15: 448a 3349119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0405848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43655, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 44266, Miss = 907, Miss_rate = 0.020, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 42863, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 43155, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 43344, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43397, Miss = 907, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 43590, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 43341, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43708, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43324, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 43207, Miss = 909, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 43526, Miss = 909, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 43424, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 43690, Miss = 909, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 43423, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 43670, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 48520, Miss = 908, Miss_rate = 0.019, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 43440, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 44261, Miss = 907, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 43848, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43717, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 43646, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.471
	minimum = 6
	maximum = 998
Network latency average = 40.0368
	minimum = 6
	maximum = 760
Slowest packet = 884734
Flit latency average = 31.7064
	minimum = 6
	maximum = 758
Slowest flit = 1474355
Fragmentation average = 0.0764754
	minimum = 0
	maximum = 562
Injected packet rate average = 0.11923
	minimum = 0.0883845 (at node 21)
	maximum = 0.138861 (at node 46)
Accepted packet rate average = 0.11923
	minimum = 0.0883845 (at node 21)
	maximum = 0.138861 (at node 46)
Injected flit rate average = 0.212268
	minimum = 0.110162 (at node 21)
	maximum = 0.319181 (at node 46)
Accepted flit rate average= 0.212268
	minimum = 0.165197 (at node 30)
	maximum = 0.278114 (at node 11)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.9769 (13 samples)
	minimum = 6 (13 samples)
	maximum = 318.923 (13 samples)
Network latency average = 20.9116 (13 samples)
	minimum = 6 (13 samples)
	maximum = 248.846 (13 samples)
Flit latency average = 22.0159 (13 samples)
	minimum = 6 (13 samples)
	maximum = 247.923 (13 samples)
Fragmentation average = 0.0105132 (13 samples)
	minimum = 0 (13 samples)
	maximum = 74.9231 (13 samples)
Injected packet rate average = 0.0345744 (13 samples)
	minimum = 0.0258438 (13 samples)
	maximum = 0.0980836 (13 samples)
Accepted packet rate average = 0.0345744 (13 samples)
	minimum = 0.0258438 (13 samples)
	maximum = 0.0980836 (13 samples)
Injected flit rate average = 0.0561686 (13 samples)
	minimum = 0.0342297 (13 samples)
	maximum = 0.131314 (13 samples)
Accepted flit rate average = 0.0561686 (13 samples)
	minimum = 0.0424962 (13 samples)
	maximum = 0.188525 (13 samples)
Injected packet size average = 1.62457 (13 samples)
Accepted packet size average = 1.62457 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 43 sec (3763 sec)
gpgpu_simulation_rate = 5677 (inst/sec)
gpgpu_simulation_rate = 1256 (cycle/sec)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4304
gpu_sim_insn = 1323702
gpu_ipc =     307.5516
gpu_tot_sim_cycle = 4953392
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.5802
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 745108
gpu_stall_icnt2sh    = 2312852
partiton_reqs_in_parallel = 94688
partiton_reqs_in_parallel_total    = 38987332
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8900
partiton_reqs_in_parallel_util = 94688
partiton_reqs_in_parallel_util_total    = 38987332
gpu_sim_cycle_parition_util = 4304
gpu_tot_sim_cycle_parition_util    = 1805609
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5933
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     225.5084 GB/Sec
L2_BW_total  =      18.6234 GB/Sec
gpu_total_sim_rate=5995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 998272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1439, 1203, 1717, 1234, 1527, 1589, 1306, 1299, 1652, 1741, 1479, 1351, 1362, 1665, 1446, 1274, 1111, 999, 1275, 1320, 833, 911, 983, 1157, 1034, 845, 1272, 1202, 965, 846, 1098, 1487, 1169, 1078, 1223, 1188, 1124, 1484, 896, 1009, 979, 1084, 830, 1180, 922, 1123, 1060, 891, 1180, 895, 1303, 1411, 1305, 799, 1284, 1364, 1229, 1095, 892, 1362, 1335, 883, 863, 1556, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3163073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3134602
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23585
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4058932	W0_Idle:10843779	W0_Scoreboard:59493048	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 923 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4953391 
mrq_lat_table:16058 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728463 	218705 	4198 	4713 	1445 	1419 	1911 	6058 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	137656 	29041 	346181 	203246 	95515 	129031 	10058 	3592 	2111 	1399 	1310 	1963 	5986 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152444 	176170 	331183 	27243 	680 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	146374 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1963 	86 	72 	44 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.254902  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.666667  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.282051  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.521739  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.442308  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.298246  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22093/8305 = 2.660205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      47540     37907     37081     34047     50922     39423     43270     43589     39227     54543     54350     48411     31304     37487     41886     32019
dram[1]:      45871     44683     29489     38773     47215     49716     38792     40337     42398     40943     49863     43641     28302     41305     40560     41781
dram[2]:      39303     41638     38277     27805     40718     45664     38244     38579     41083     44345     41121     40080     33278     36915     44782     34223
dram[3]:      33967     36506     31119     30181     45045     42513     44088     41879     42179     45554     40240     44767     28609     41919     41402     42146
dram[4]:      49045     33831     26539     32238     40456     46721     37597     43821     46425     37339     44463     45479     45329     45412     42175     43053
dram[5]:      35804     42483     40666     37813     46218     50583     32321     43490     34630     43098     59514     41128     35355     29004     40856     44539
dram[6]:      33176     36930     36282     35532     43198     36944     41637     41246     46111     36720     59881     45086     36062     37980     41362     45195
dram[7]:      33633     39765     45602     39340     41949     38068     39700     43386     36564     42464     36405     39017     33770     36990     43902     27427
dram[8]:      35792     56586     32212     31906     40623     43774     37937     37480     44294     40007     41261     53216     47799     35004     28855     43140
dram[9]:      39041     39009     40562     38640     50097     50172     37980     41542     41661     40983     44832     43327     38400     36525     29231     47905
dram[10]:      39292     36807     40506     42698     46784     37675     37276     48155     43469     43649     46174     43372     36470     34183     43482     38221
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352481 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004433
n_activity=41387 dram_eff=0.36
bk0: 452a 3357193i bk1: 448a 3357117i bk2: 448a 3356776i bk3: 448a 3356970i bk4: 448a 3356917i bk5: 448a 3356829i bk6: 448a 3356918i bk7: 448a 3357160i bk8: 448a 3357289i bk9: 448a 3357664i bk10: 456a 3358015i bk11: 456a 3357847i bk12: 484a 3357067i bk13: 484a 3357197i bk14: 448a 3357419i bk15: 448a 3357195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0304443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352592 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004437
n_activity=39796 dram_eff=0.3748
bk0: 448a 3356917i bk1: 448a 3356952i bk2: 448a 3357133i bk3: 448a 3356712i bk4: 448a 3356845i bk5: 448a 3357059i bk6: 448a 3357309i bk7: 448a 3356947i bk8: 448a 3357312i bk9: 448a 3357251i bk10: 460a 3357568i bk11: 460a 3357229i bk12: 484a 3357385i bk13: 484a 3357526i bk14: 448a 3357026i bk15: 448a 3357037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352535 n_act=759 n_pre=743 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004433
n_activity=40058 dram_eff=0.372
bk0: 448a 3357035i bk1: 444a 3356769i bk2: 448a 3356952i bk3: 448a 3357039i bk4: 448a 3356814i bk5: 448a 3356319i bk6: 448a 3356348i bk7: 448a 3356385i bk8: 448a 3357176i bk9: 448a 3356798i bk10: 460a 3357159i bk11: 460a 3357029i bk12: 484a 3356894i bk13: 484a 3356575i bk14: 448a 3356842i bk15: 448a 3356405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0418606
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352557 n_act=744 n_pre=728 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004437
n_activity=40600 dram_eff=0.3674
bk0: 448a 3356589i bk1: 448a 3356365i bk2: 448a 3356608i bk3: 444a 3356668i bk4: 448a 3357000i bk5: 448a 3356714i bk6: 448a 3357145i bk7: 448a 3356557i bk8: 448a 3356923i bk9: 448a 3356935i bk10: 460a 3356866i bk11: 460a 3356523i bk12: 484a 3356552i bk13: 484a 3356573i bk14: 448a 3356401i bk15: 448a 3356248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0458984
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352557 n_act=742 n_pre=726 n_req=2011 n_rd=7268 n_write=194 bw_util=0.00444
n_activity=40698 dram_eff=0.3667
bk0: 448a 3356730i bk1: 448a 3357598i bk2: 448a 3357728i bk3: 448a 3357545i bk4: 444a 3356752i bk5: 448a 3356546i bk6: 448a 3357098i bk7: 448a 3356649i bk8: 448a 3356625i bk9: 448a 3356420i bk10: 460a 3356666i bk11: 460a 3357375i bk12: 484a 3356927i bk13: 484a 3356907i bk14: 452a 3356913i bk15: 452a 3356604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0429289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352556 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004441
n_activity=40676 dram_eff=0.367
bk0: 448a 3356983i bk1: 448a 3357043i bk2: 448a 3357778i bk3: 448a 3357350i bk4: 448a 3357076i bk5: 448a 3356591i bk6: 448a 3356616i bk7: 448a 3356588i bk8: 448a 3356533i bk9: 448a 3356564i bk10: 460a 3356455i bk11: 460a 3358154i bk12: 484a 3356960i bk13: 484a 3356815i bk14: 452a 3356904i bk15: 452a 3356760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0439805
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352509 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004439
n_activity=40870 dram_eff=0.3651
bk0: 448a 3357142i bk1: 448a 3357016i bk2: 448a 3357264i bk3: 448a 3357038i bk4: 448a 3357191i bk5: 448a 3356704i bk6: 448a 3356655i bk7: 448a 3356801i bk8: 448a 3357161i bk9: 448a 3356688i bk10: 460a 3357059i bk11: 460a 3357156i bk12: 484a 3357193i bk13: 484a 3357282i bk14: 452a 3357715i bk15: 452a 3357664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352565 n_act=745 n_pre=729 n_req=2003 n_rd=7260 n_write=188 bw_util=0.004431
n_activity=40064 dram_eff=0.3718
bk0: 448a 3356883i bk1: 444a 3357791i bk2: 448a 3357397i bk3: 448a 3357611i bk4: 448a 3356967i bk5: 448a 3356431i bk6: 448a 3356666i bk7: 448a 3356844i bk8: 448a 3357006i bk9: 448a 3357238i bk10: 460a 3356828i bk11: 460a 3357148i bk12: 484a 3356669i bk13: 484a 3356857i bk14: 448a 3356847i bk15: 448a 3356901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0393992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352502 n_act=772 n_pre=756 n_req=2015 n_rd=7256 n_write=201 bw_util=0.004437
n_activity=40589 dram_eff=0.3674
bk0: 448a 3357304i bk1: 448a 3357258i bk2: 448a 3356938i bk3: 448a 3356429i bk4: 448a 3356965i bk5: 448a 3356449i bk6: 448a 3356797i bk7: 448a 3356563i bk8: 448a 3356670i bk9: 448a 3356311i bk10: 460a 3356477i bk11: 460a 3356922i bk12: 484a 3356953i bk13: 476a 3357210i bk14: 448a 3356755i bk15: 448a 3356604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.041338
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352546 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004432
n_activity=40164 dram_eff=0.3709
bk0: 448a 3356940i bk1: 448a 3356944i bk2: 448a 3356872i bk3: 448a 3356403i bk4: 448a 3356410i bk5: 448a 3356827i bk6: 448a 3356991i bk7: 448a 3356766i bk8: 448a 3357001i bk9: 448a 3357031i bk10: 460a 3357498i bk11: 460a 3357390i bk12: 480a 3357447i bk13: 480a 3356670i bk14: 448a 3356850i bk15: 448a 3356786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0424827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3361487 n_nop=3352518 n_act=769 n_pre=753 n_req=2008 n_rd=7252 n_write=195 bw_util=0.004431
n_activity=40929 dram_eff=0.3639
bk0: 448a 3357333i bk1: 448a 3356787i bk2: 448a 3356958i bk3: 448a 3356851i bk4: 448a 3356814i bk5: 448a 3356370i bk6: 448a 3356799i bk7: 448a 3356776i bk8: 448a 3356508i bk9: 448a 3357037i bk10: 456a 3357629i bk11: 460a 3357510i bk12: 480a 3357466i bk13: 480a 3357289i bk14: 448a 3357626i bk15: 448a 3357110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44027, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 44638, Miss = 907, Miss_rate = 0.020, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 43231, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 43523, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 43712, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43765, Miss = 907, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 43962, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 43713, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 44080, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43696, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 43579, Miss = 909, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 43898, Miss = 909, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 43800, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 44066, Miss = 909, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 43799, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 44046, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 50944, Miss = 908, Miss_rate = 0.018, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 43816, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 44633, Miss = 907, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 44220, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 44089, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 44018, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.0733
	minimum = 6
	maximum = 588
Network latency average = 41.024
	minimum = 6
	maximum = 415
Slowest packet = 1928995
Flit latency average = 50.9558
	minimum = 6
	maximum = 414
Slowest flit = 3326102
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475947
	minimum = 0.0371834 (at node 2)
	maximum = 0.281664 (at node 44)
Accepted packet rate average = 0.0475947
	minimum = 0.0371834 (at node 2)
	maximum = 0.281664 (at node 44)
Injected flit rate average = 0.0713921
	minimum = 0.0534511 (at node 30)
	maximum = 0.292819 (at node 44)
Accepted flit rate average= 0.0713921
	minimum = 0.04462 (at node 2)
	maximum = 0.552173 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9837 (14 samples)
	minimum = 6 (14 samples)
	maximum = 338.143 (14 samples)
Network latency average = 22.3482 (14 samples)
	minimum = 6 (14 samples)
	maximum = 260.714 (14 samples)
Flit latency average = 24.083 (14 samples)
	minimum = 6 (14 samples)
	maximum = 259.786 (14 samples)
Fragmentation average = 0.00976226 (14 samples)
	minimum = 0 (14 samples)
	maximum = 69.5714 (14 samples)
Injected packet rate average = 0.0355045 (14 samples)
	minimum = 0.0266538 (14 samples)
	maximum = 0.111196 (14 samples)
Accepted packet rate average = 0.0355045 (14 samples)
	minimum = 0.0266538 (14 samples)
	maximum = 0.111196 (14 samples)
Injected flit rate average = 0.057256 (14 samples)
	minimum = 0.0356026 (14 samples)
	maximum = 0.14285 (14 samples)
Accepted flit rate average = 0.057256 (14 samples)
	minimum = 0.0426479 (14 samples)
	maximum = 0.214499 (14 samples)
Injected packet size average = 1.61264 (14 samples)
Accepted packet size average = 1.61264 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 4 sec (3784 sec)
gpgpu_simulation_rate = 5995 (inst/sec)
gpgpu_simulation_rate = 1309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34024
gpu_sim_insn = 2978170
gpu_ipc =      87.5314
gpu_tot_sim_cycle = 5214638
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.9219
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955182
partiton_reqs_in_parallel = 509414
partiton_reqs_in_parallel_total    = 39082020
partiton_level_parallism =      14.9722
partiton_level_parallism_total  =       7.5924
partiton_reqs_in_parallel_util = 509414
partiton_reqs_in_parallel_util_total    = 39082020
gpu_sim_cycle_parition_util = 33095
gpu_tot_sim_cycle_parition_util    = 1809913
partiton_level_parallism_util =      15.3925
partiton_level_parallism_util_total  =      21.4820
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     540.9184 GB/Sec
L2_BW_total  =      21.2197 GB/Sec
gpu_total_sim_rate=6484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1185012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1662, 1355, 1915, 1356, 1706, 1790, 1485, 1436, 1790, 1941, 1661, 1578, 1499, 1857, 1598, 1458, 1318, 1172, 1468, 1514, 1007, 1086, 1136, 1294, 1227, 1022, 1470, 1339, 1097, 1048, 1245, 1716, 1387, 1270, 1396, 1310, 1316, 1686, 1074, 1186, 1221, 1246, 1014, 1377, 1115, 1306, 1254, 1042, 1388, 1056, 1440, 1629, 1501, 966, 1498, 1527, 1432, 1307, 1122, 1485, 1503, 1062, 1055, 1679, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3848776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3808792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4629401	W0_Idle:10877293	W0_Scoreboard:60377402	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 879 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5213932 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	833038 	298415 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	149825 	30919 	402504 	254379 	118904 	161336 	17883 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170556 	229312 	439396 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	152732 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1979 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53250     43541     41591     38834     55751     44617     47380     48380     47662     62716     63974     58012     36311     41235     47205     37155
dram[1]:      51601     50036     34199     43192     51985     54724     42963     44781     50901     48930     58810     52710     32700     45505     46204     46807
dram[2]:      44235     46751     43070     32964     45538     49794     42302     43107     49142     52903     49775     49278     37759     41233     50303     40031
dram[3]:      39236     41267     36188     34574     50032     47242     48766     46234     50432     52954     49268     53284     33641     46423     46597     47080
dram[4]:      53832     39097     30703     36807     45374     51312     42481     48321     54291     46307     53218     54919     49591     50359     47617     47823
dram[5]:      41034     47460     45210     42404     51700     55754     36534     47809     42563     51337     68920     50120     39998     33659     45978     49300
dram[6]:      38189     41708     40811     39917     47999     41682     46316     45679     54161     44902     68694     53187     40747     42337     46109     50216
dram[7]:      39059     44953     50698     43996     46579     42640     44246     47890     44779     50733     45884     48277     38324     41748     49343     33243
dram[8]:      40983     61068     36581     36731     45006     48374     42447     42062     52087     47868     50173     61640     52275     39216     34582     48242
dram[9]:      44177     44003     45409     43221     54936     54858     42641     45527     49930     49294     54426     52109     42757     40828     34894     52486
dram[10]:      44523     41891     45147     46991     51735     42436     41413     52073     52353     52090     55217     52162     41319     38582     48867     43443
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415657 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004351
n_activity=41387 dram_eff=0.36
bk0: 452a 3420369i bk1: 448a 3420293i bk2: 448a 3419952i bk3: 448a 3420146i bk4: 448a 3420093i bk5: 448a 3420005i bk6: 448a 3420094i bk7: 448a 3420336i bk8: 448a 3420465i bk9: 448a 3420840i bk10: 456a 3421191i bk11: 456a 3421023i bk12: 484a 3420243i bk13: 484a 3420373i bk14: 448a 3420595i bk15: 448a 3420371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0298826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415768 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004355
n_activity=39796 dram_eff=0.3748
bk0: 448a 3420093i bk1: 448a 3420128i bk2: 448a 3420309i bk3: 448a 3419888i bk4: 448a 3420021i bk5: 448a 3420235i bk6: 448a 3420485i bk7: 448a 3420123i bk8: 448a 3420488i bk9: 448a 3420427i bk10: 460a 3420744i bk11: 460a 3420405i bk12: 484a 3420561i bk13: 484a 3420702i bk14: 448a 3420202i bk15: 448a 3420213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0327869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415705 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004353
n_activity=40110 dram_eff=0.3717
bk0: 448a 3420212i bk1: 448a 3419914i bk2: 448a 3420127i bk3: 448a 3420214i bk4: 448a 3419989i bk5: 448a 3419494i bk6: 448a 3419523i bk7: 448a 3419560i bk8: 448a 3420351i bk9: 448a 3419974i bk10: 460a 3420335i bk11: 460a 3420206i bk12: 484a 3420071i bk13: 484a 3419752i bk14: 448a 3420019i bk15: 448a 3419582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0410884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415727 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.004358
n_activity=40652 dram_eff=0.3671
bk0: 448a 3419766i bk1: 448a 3419542i bk2: 448a 3419785i bk3: 448a 3419813i bk4: 448a 3420175i bk5: 448a 3419889i bk6: 448a 3420320i bk7: 448a 3419732i bk8: 448a 3420099i bk9: 448a 3420111i bk10: 460a 3420042i bk11: 460a 3419699i bk12: 484a 3419728i bk13: 484a 3419749i bk14: 448a 3419577i bk15: 448a 3419424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0450517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415727 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.00436
n_activity=40750 dram_eff=0.3664
bk0: 448a 3419906i bk1: 448a 3420774i bk2: 448a 3420904i bk3: 448a 3420722i bk4: 448a 3419897i bk5: 448a 3419721i bk6: 448a 3420273i bk7: 448a 3419825i bk8: 448a 3419801i bk9: 448a 3419596i bk10: 460a 3419842i bk11: 460a 3420551i bk12: 484a 3420103i bk13: 484a 3420083i bk14: 452a 3420089i bk15: 452a 3419780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.042137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415732 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.00436
n_activity=40676 dram_eff=0.367
bk0: 448a 3420159i bk1: 448a 3420219i bk2: 448a 3420954i bk3: 448a 3420526i bk4: 448a 3420252i bk5: 448a 3419767i bk6: 448a 3419792i bk7: 448a 3419764i bk8: 448a 3419709i bk9: 448a 3419740i bk10: 460a 3419631i bk11: 460a 3421330i bk12: 484a 3420136i bk13: 484a 3419991i bk14: 452a 3420080i bk15: 452a 3419936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0431692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415685 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004357
n_activity=40870 dram_eff=0.3651
bk0: 448a 3420318i bk1: 448a 3420192i bk2: 448a 3420440i bk3: 448a 3420214i bk4: 448a 3420367i bk5: 448a 3419880i bk6: 448a 3419831i bk7: 448a 3419977i bk8: 448a 3420337i bk9: 448a 3419864i bk10: 460a 3420235i bk11: 460a 3420332i bk12: 484a 3420369i bk13: 484a 3420458i bk14: 452a 3420891i bk15: 452a 3420840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311461
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415735 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004352
n_activity=40116 dram_eff=0.3715
bk0: 448a 3420059i bk1: 448a 3420936i bk2: 448a 3420572i bk3: 448a 3420787i bk4: 448a 3420143i bk5: 448a 3419607i bk6: 448a 3419842i bk7: 448a 3420020i bk8: 448a 3420182i bk9: 448a 3420414i bk10: 460a 3420004i bk11: 460a 3420324i bk12: 484a 3419845i bk13: 484a 3420033i bk14: 448a 3420023i bk15: 448a 3420077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386724
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415672 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004357
n_activity=40641 dram_eff=0.3672
bk0: 448a 3420479i bk1: 448a 3420433i bk2: 448a 3420113i bk3: 448a 3419604i bk4: 448a 3420140i bk5: 448a 3419625i bk6: 448a 3419973i bk7: 448a 3419740i bk8: 448a 3419847i bk9: 448a 3419488i bk10: 460a 3419654i bk11: 460a 3420099i bk12: 484a 3420130i bk13: 480a 3420355i bk14: 448a 3419930i bk15: 448a 3419779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0405754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415722 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.00435
n_activity=40164 dram_eff=0.3709
bk0: 448a 3420116i bk1: 448a 3420120i bk2: 448a 3420048i bk3: 448a 3419579i bk4: 448a 3419586i bk5: 448a 3420003i bk6: 448a 3420167i bk7: 448a 3419942i bk8: 448a 3420177i bk9: 448a 3420207i bk10: 460a 3420674i bk11: 460a 3420566i bk12: 480a 3420623i bk13: 480a 3419846i bk14: 448a 3420026i bk15: 448a 3419962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.041699
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424663 n_nop=3415688 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004351
n_activity=40981 dram_eff=0.3636
bk0: 448a 3420508i bk1: 448a 3419962i bk2: 448a 3420134i bk3: 448a 3420027i bk4: 448a 3419991i bk5: 448a 3419547i bk6: 448a 3419976i bk7: 448a 3419953i bk8: 448a 3419685i bk9: 448a 3420214i bk10: 460a 3420774i bk11: 460a 3420685i bk12: 480a 3420641i bk13: 480a 3420464i bk14: 448a 3420801i bk15: 448a 3420285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0397414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53018, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53544, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 52155, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 52397, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 52328, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52628, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 52796, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 52337, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52854, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52545, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52400, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 52693, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 52542, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52674, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 52921, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 59824, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 52555, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53554, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53140, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53068, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 52856, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.4069
	minimum = 6
	maximum = 1134
Network latency average = 43.9168
	minimum = 6
	maximum = 750
Slowest packet = 1955615
Flit latency average = 32.7981
	minimum = 6
	maximum = 750
Slowest flit = 3368564
Fragmentation average = 0.0149791
	minimum = 0
	maximum = 568
Injected packet rate average = 0.11414
	minimum = 0.0832378 (at node 20)
	maximum = 0.132131 (at node 28)
Accepted packet rate average = 0.11414
	minimum = 0.0832378 (at node 20)
	maximum = 0.132131 (at node 28)
Injected flit rate average = 0.196395
	minimum = 0.0861476 (at node 20)
	maximum = 0.319211 (at node 44)
Accepted flit rate average= 0.196395
	minimum = 0.130015 (at node 41)
	maximum = 0.277548 (at node 4)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.012 (15 samples)
	minimum = 6 (15 samples)
	maximum = 391.2 (15 samples)
Network latency average = 23.7861 (15 samples)
	minimum = 6 (15 samples)
	maximum = 293.333 (15 samples)
Flit latency average = 24.664 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.467 (15 samples)
Fragmentation average = 0.0101101 (15 samples)
	minimum = 0 (15 samples)
	maximum = 102.8 (15 samples)
Injected packet rate average = 0.0407469 (15 samples)
	minimum = 0.030426 (15 samples)
	maximum = 0.112592 (15 samples)
Accepted packet rate average = 0.0407469 (15 samples)
	minimum = 0.030426 (15 samples)
	maximum = 0.112592 (15 samples)
Injected flit rate average = 0.066532 (15 samples)
	minimum = 0.0389723 (15 samples)
	maximum = 0.154608 (15 samples)
Accepted flit rate average = 0.066532 (15 samples)
	minimum = 0.0484724 (15 samples)
	maximum = 0.218703 (15 samples)
Injected packet size average = 1.63281 (15 samples)
Accepted packet size average = 1.63281 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 58 sec (3958 sec)
gpgpu_simulation_rate = 6484 (inst/sec)
gpgpu_simulation_rate = 1317 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2138
gpu_sim_insn = 1122762
gpu_ipc =     525.1459
gpu_tot_sim_cycle = 5438926
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.9253
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955192
partiton_reqs_in_parallel = 47036
partiton_reqs_in_parallel_total    = 39591434
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2879
partiton_reqs_in_parallel_util = 47036
partiton_reqs_in_parallel_util_total    = 39591434
gpu_sim_cycle_parition_util = 2138
gpu_tot_sim_cycle_parition_util    = 1843008
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4826
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     216.5225 GB/Sec
L2_BW_total  =      20.4298 GB/Sec
gpu_total_sim_rate=6749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1209037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1683, 1376, 1936, 1377, 1727, 1826, 1521, 1457, 1826, 1962, 1697, 1614, 1520, 1878, 1619, 1479, 1339, 1193, 1504, 1550, 1028, 1107, 1172, 1315, 1263, 1043, 1506, 1375, 1118, 1069, 1281, 1737, 1408, 1291, 1417, 1331, 1337, 1707, 1095, 1207, 1242, 1267, 1050, 1413, 1151, 1327, 1290, 1063, 1409, 1092, 1476, 1650, 1537, 987, 1534, 1563, 1453, 1328, 1143, 1506, 1524, 1083, 1076, 1700, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3869233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3829249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4659842	W0_Idle:10899604	W0_Scoreboard:60390289	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 876 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5438925 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	837641 	298696 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	151814 	31184 	402740 	255143 	120203 	161666 	17884 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	172350 	229565 	439397 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	155568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1983 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53250     43541     41602     38853     55777     44652     47491     48477     47724     62780     64001     58044     36311     41235     47205     37155
dram[1]:      51601     50036     34208     43205     52024     54761     43077     44883     50959     48991     58839     52738     32700     45505     46204     46807
dram[2]:      44235     46751     43082     32979     45567     49824     42409     43215     49199     52969     49806     49299     37759     41233     50303     40031
dram[3]:      39236     41267     36201     34588     50071     47273     48868     46346     50493     53004     49298     53296     33641     46423     46597     47080
dram[4]:      53832     39097     30715     36827     45416     51347     42589     48431     54353     46365     53244     54944     49591     50359     47617     47823
dram[5]:      41034     47460     45220     42428     51739     55792     36634     47918     42624     51394     68943     50145     39998     33659     45978     49300
dram[6]:      38189     41708     40829     39938     48043     41723     46423     45782     54221     44963     68711     53209     40747     42337     46109     50216
dram[7]:      39059     44953     50709     44015     46630     42679     44351     47998     44838     50792     45914     48301     38324     41748     49343     33243
dram[8]:      40983     61068     36606     36743     45047     48405     42552     42178     52157     47935     50197     61664     53363     39216     34582     48242
dram[9]:      44177     44003     45427     43233     54979     54898     42756     45638     49990     49359     54457     52120     42757     40828     34894     52486
dram[10]:      44523     41891     45161     47010     51773     42476     41520     52176     52407     52152     55248     52190     41319     38582     48867     43443
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419626 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004346
n_activity=41387 dram_eff=0.36
bk0: 452a 3424338i bk1: 448a 3424262i bk2: 448a 3423921i bk3: 448a 3424115i bk4: 448a 3424062i bk5: 448a 3423974i bk6: 448a 3424063i bk7: 448a 3424305i bk8: 448a 3424434i bk9: 448a 3424809i bk10: 456a 3425160i bk11: 456a 3424992i bk12: 484a 3424212i bk13: 484a 3424342i bk14: 448a 3424564i bk15: 448a 3424340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0298481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419737 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.00435
n_activity=39796 dram_eff=0.3748
bk0: 448a 3424062i bk1: 448a 3424097i bk2: 448a 3424278i bk3: 448a 3423857i bk4: 448a 3423990i bk5: 448a 3424204i bk6: 448a 3424454i bk7: 448a 3424092i bk8: 448a 3424457i bk9: 448a 3424396i bk10: 460a 3424713i bk11: 460a 3424374i bk12: 484a 3424530i bk13: 484a 3424671i bk14: 448a 3424171i bk15: 448a 3424182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0327489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419674 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004348
n_activity=40110 dram_eff=0.3717
bk0: 448a 3424181i bk1: 448a 3423883i bk2: 448a 3424096i bk3: 448a 3424183i bk4: 448a 3423958i bk5: 448a 3423463i bk6: 448a 3423492i bk7: 448a 3423529i bk8: 448a 3424320i bk9: 448a 3423943i bk10: 460a 3424304i bk11: 460a 3424175i bk12: 484a 3424040i bk13: 484a 3423721i bk14: 448a 3423988i bk15: 448a 3423551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0410409
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419696 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.004353
n_activity=40652 dram_eff=0.3671
bk0: 448a 3423735i bk1: 448a 3423511i bk2: 448a 3423754i bk3: 448a 3423782i bk4: 448a 3424144i bk5: 448a 3423858i bk6: 448a 3424289i bk7: 448a 3423701i bk8: 448a 3424068i bk9: 448a 3424080i bk10: 460a 3424011i bk11: 460a 3423668i bk12: 484a 3423697i bk13: 484a 3423718i bk14: 448a 3423546i bk15: 448a 3423393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0449996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419696 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.004355
n_activity=40750 dram_eff=0.3664
bk0: 448a 3423875i bk1: 448a 3424743i bk2: 448a 3424873i bk3: 448a 3424691i bk4: 448a 3423866i bk5: 448a 3423690i bk6: 448a 3424242i bk7: 448a 3423794i bk8: 448a 3423770i bk9: 448a 3423565i bk10: 460a 3423811i bk11: 460a 3424520i bk12: 484a 3424072i bk13: 484a 3424052i bk14: 452a 3424058i bk15: 452a 3423749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0420882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419701 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004355
n_activity=40676 dram_eff=0.367
bk0: 448a 3424128i bk1: 448a 3424188i bk2: 448a 3424923i bk3: 448a 3424495i bk4: 448a 3424221i bk5: 448a 3423736i bk6: 448a 3423761i bk7: 448a 3423733i bk8: 448a 3423678i bk9: 448a 3423709i bk10: 460a 3423600i bk11: 460a 3425299i bk12: 484a 3424105i bk13: 484a 3423960i bk14: 452a 3424049i bk15: 452a 3423905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0431192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419654 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004352
n_activity=40870 dram_eff=0.3651
bk0: 448a 3424287i bk1: 448a 3424161i bk2: 448a 3424409i bk3: 448a 3424183i bk4: 448a 3424336i bk5: 448a 3423849i bk6: 448a 3423800i bk7: 448a 3423946i bk8: 448a 3424306i bk9: 448a 3423833i bk10: 460a 3424204i bk11: 460a 3424301i bk12: 484a 3424338i bk13: 484a 3424427i bk14: 452a 3424860i bk15: 452a 3424809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419704 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004347
n_activity=40116 dram_eff=0.3715
bk0: 448a 3424028i bk1: 448a 3424905i bk2: 448a 3424541i bk3: 448a 3424756i bk4: 448a 3424112i bk5: 448a 3423576i bk6: 448a 3423811i bk7: 448a 3423989i bk8: 448a 3424151i bk9: 448a 3424383i bk10: 460a 3423973i bk11: 460a 3424293i bk12: 484a 3423814i bk13: 484a 3424002i bk14: 448a 3423992i bk15: 448a 3424046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386277
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419641 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004352
n_activity=40641 dram_eff=0.3672
bk0: 448a 3424448i bk1: 448a 3424402i bk2: 448a 3424082i bk3: 448a 3423573i bk4: 448a 3424109i bk5: 448a 3423594i bk6: 448a 3423942i bk7: 448a 3423709i bk8: 448a 3423816i bk9: 448a 3423457i bk10: 460a 3423623i bk11: 460a 3424068i bk12: 484a 3424099i bk13: 480a 3424324i bk14: 448a 3423899i bk15: 448a 3423748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0405284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419691 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004345
n_activity=40164 dram_eff=0.3709
bk0: 448a 3424085i bk1: 448a 3424089i bk2: 448a 3424017i bk3: 448a 3423548i bk4: 448a 3423555i bk5: 448a 3423972i bk6: 448a 3424136i bk7: 448a 3423911i bk8: 448a 3424146i bk9: 448a 3424176i bk10: 460a 3424643i bk11: 460a 3424535i bk12: 480a 3424592i bk13: 480a 3423815i bk14: 448a 3423995i bk15: 448a 3423931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0416507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428632 n_nop=3419657 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004346
n_activity=40981 dram_eff=0.3636
bk0: 448a 3424477i bk1: 448a 3423931i bk2: 448a 3424103i bk3: 448a 3423996i bk4: 448a 3423960i bk5: 448a 3423516i bk6: 448a 3423945i bk7: 448a 3423922i bk8: 448a 3423654i bk9: 448a 3424183i bk10: 460a 3424743i bk11: 460a 3424654i bk12: 480a 3424610i bk13: 480a 3424433i bk14: 448a 3424770i bk15: 448a 3424254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0396954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53732, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 52587, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 52513, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52813, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 52986, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 52508, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53048, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52738, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52580, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 52889, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 52735, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52864, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 52797, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53117, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 60724, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 52743, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53751, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53323, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53262, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53050, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.6644
	minimum = 6
	maximum = 570
Network latency average = 28.3478
	minimum = 6
	maximum = 403
Slowest packet = 2337556
Flit latency average = 33.3627
	minimum = 6
	maximum = 402
Slowest flit = 4025681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0457089
	minimum = 0.0308844 (at node 11)
	maximum = 0.210576 (at node 44)
Accepted packet rate average = 0.0457089
	minimum = 0.0308844 (at node 11)
	maximum = 0.210576 (at node 44)
Injected flit rate average = 0.0685634
	minimum = 0.0467946 (at node 11)
	maximum = 0.233037 (at node 44)
Accepted flit rate average= 0.0685634
	minimum = 0.0458587 (at node 11)
	maximum = 0.39869 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.6152 (16 samples)
	minimum = 6 (16 samples)
	maximum = 402.375 (16 samples)
Network latency average = 24.0712 (16 samples)
	minimum = 6 (16 samples)
	maximum = 300.188 (16 samples)
Flit latency average = 25.2077 (16 samples)
	minimum = 6 (16 samples)
	maximum = 299.312 (16 samples)
Fragmentation average = 0.00947817 (16 samples)
	minimum = 0 (16 samples)
	maximum = 96.375 (16 samples)
Injected packet rate average = 0.041057 (16 samples)
	minimum = 0.0304547 (16 samples)
	maximum = 0.118716 (16 samples)
Accepted packet rate average = 0.041057 (16 samples)
	minimum = 0.0304547 (16 samples)
	maximum = 0.118716 (16 samples)
Injected flit rate average = 0.0666589 (16 samples)
	minimum = 0.0394612 (16 samples)
	maximum = 0.15951 (16 samples)
Accepted flit rate average = 0.0666589 (16 samples)
	minimum = 0.048309 (16 samples)
	maximum = 0.229952 (16 samples)
Injected packet size average = 1.62357 (16 samples)
Accepted packet size average = 1.62357 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 9 sec (3969 sec)
gpgpu_simulation_rate = 6749 (inst/sec)
gpgpu_simulation_rate = 1370 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5329
gpu_sim_insn = 1288129
gpu_ipc =     241.7206
gpu_tot_sim_cycle = 5671477
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.9505
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955192
partiton_reqs_in_parallel = 117238
partiton_reqs_in_parallel_total    = 39638470
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0098
partiton_reqs_in_parallel_util = 117238
partiton_reqs_in_parallel_util_total    = 39638470
gpu_sim_cycle_parition_util = 5329
gpu_tot_sim_cycle_parition_util    = 1845146
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4841
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     156.0050 GB/Sec
L2_BW_total  =      19.7387 GB/Sec
gpu_total_sim_rate=7038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1252753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1776, 1484, 2014, 1400, 1820, 1934, 1544, 1480, 1919, 1985, 1720, 1637, 1543, 1901, 1642, 1502, 1402, 1216, 1527, 1573, 1091, 1130, 1195, 1423, 1286, 1151, 1529, 1453, 1196, 1092, 1304, 1760, 1486, 1314, 1510, 1424, 1360, 1730, 1118, 1330, 1305, 1290, 1073, 1436, 1214, 1389, 1313, 1086, 1432, 1115, 1539, 1743, 1630, 1010, 1557, 1586, 1476, 1351, 1166, 1529, 1617, 1106, 1099, 1723, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3869922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3829938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4666392	W0_Idle:10913617	W0_Scoreboard:60509206	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 870 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5670454 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846412 	298696 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	159295 	31217 	402740 	255143 	121460 	161666 	17884 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	180118 	229845 	439397 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156291 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1994 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53303     43575     41673     38928     55876     44761     47526     48510     47777     62850     64071     58123     36344     41267     47239     37206
dram[1]:      51630     50076     34281     43274     52133     54879     43105     44907     51031     49047     58921     52825     32728     45537     46231     46851
dram[2]:      44267     46793     43160     33052     45672     49925     42432     43227     49261     53038     49895     49382     37782     41258     50340     40068
dram[3]:      39267     41293     36287     34662     50170     47375     48889     46358     50561     53099     49368     53374     33679     46467     46624     47118
dram[4]:      53876     39151     30786     36903     45533     51455     42603     48446     54413     46445     53328     55019     49611     50397     47649     47856
dram[5]:      41058     47489     45293     42504     51845     55902     36649     47941     42698     51460     69019     50213     40033     33695     46003     49341
dram[6]:      38224     41737     40902     40016     48135     41824     46453     45797     54276     45031     68788     53299     40795     42381     46159     50255
dram[7]:      39104     44999     50778     44112     46736     42777     44374     48023     44894     50857     45991     48365     38354     41772     49391     33289
dram[8]:      41034     61132     36692     36833     45146     48501     42603     42193     52240     48005     50275     61743     53398     39237     34625     48294
dram[9]:      44198     44030     45489     43306     55092     55012     42779     45658     50066     49435     54523     52191     42804     40865     34938     52538
dram[10]:      44551     41930     45233     47092     51861     42562     41538     52190     52466     52220     55321     52285     41349     38609     48909     43476
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429520 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004333
n_activity=41387 dram_eff=0.36
bk0: 452a 3434232i bk1: 448a 3434156i bk2: 448a 3433815i bk3: 448a 3434009i bk4: 448a 3433956i bk5: 448a 3433868i bk6: 448a 3433957i bk7: 448a 3434199i bk8: 448a 3434328i bk9: 448a 3434703i bk10: 456a 3435054i bk11: 456a 3434886i bk12: 484a 3434106i bk13: 484a 3434236i bk14: 448a 3434458i bk15: 448a 3434234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0297622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429631 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004337
n_activity=39796 dram_eff=0.3748
bk0: 448a 3433956i bk1: 448a 3433991i bk2: 448a 3434172i bk3: 448a 3433751i bk4: 448a 3433884i bk5: 448a 3434098i bk6: 448a 3434348i bk7: 448a 3433986i bk8: 448a 3434351i bk9: 448a 3434290i bk10: 460a 3434607i bk11: 460a 3434268i bk12: 484a 3434424i bk13: 484a 3434565i bk14: 448a 3434065i bk15: 448a 3434076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0326547
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429568 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004336
n_activity=40110 dram_eff=0.3717
bk0: 448a 3434075i bk1: 448a 3433777i bk2: 448a 3433990i bk3: 448a 3434077i bk4: 448a 3433852i bk5: 448a 3433357i bk6: 448a 3433386i bk7: 448a 3433423i bk8: 448a 3434214i bk9: 448a 3433837i bk10: 460a 3434198i bk11: 460a 3434069i bk12: 484a 3433934i bk13: 484a 3433615i bk14: 448a 3433882i bk15: 448a 3433445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0409228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429590 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.00434
n_activity=40652 dram_eff=0.3671
bk0: 448a 3433629i bk1: 448a 3433405i bk2: 448a 3433648i bk3: 448a 3433676i bk4: 448a 3434038i bk5: 448a 3433752i bk6: 448a 3434183i bk7: 448a 3433595i bk8: 448a 3433962i bk9: 448a 3433974i bk10: 460a 3433905i bk11: 460a 3433562i bk12: 484a 3433591i bk13: 484a 3433612i bk14: 448a 3433440i bk15: 448a 3433287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0448701
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429590 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.004343
n_activity=40750 dram_eff=0.3664
bk0: 448a 3433769i bk1: 448a 3434637i bk2: 448a 3434767i bk3: 448a 3434585i bk4: 448a 3433760i bk5: 448a 3433584i bk6: 448a 3434136i bk7: 448a 3433688i bk8: 448a 3433664i bk9: 448a 3433459i bk10: 460a 3433705i bk11: 460a 3434414i bk12: 484a 3433966i bk13: 484a 3433946i bk14: 452a 3433952i bk15: 452a 3433643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0419671
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429595 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004342
n_activity=40676 dram_eff=0.367
bk0: 448a 3434022i bk1: 448a 3434082i bk2: 448a 3434817i bk3: 448a 3434389i bk4: 448a 3434115i bk5: 448a 3433630i bk6: 448a 3433655i bk7: 448a 3433627i bk8: 448a 3433572i bk9: 448a 3433603i bk10: 460a 3433494i bk11: 460a 3435193i bk12: 484a 3433999i bk13: 484a 3433854i bk14: 452a 3433943i bk15: 452a 3433799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0429952
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429548 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004339
n_activity=40870 dram_eff=0.3651
bk0: 448a 3434181i bk1: 448a 3434055i bk2: 448a 3434303i bk3: 448a 3434077i bk4: 448a 3434230i bk5: 448a 3433743i bk6: 448a 3433694i bk7: 448a 3433840i bk8: 448a 3434200i bk9: 448a 3433727i bk10: 460a 3434098i bk11: 460a 3434195i bk12: 484a 3434232i bk13: 484a 3434321i bk14: 452a 3434754i bk15: 452a 3434703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429598 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004334
n_activity=40116 dram_eff=0.3715
bk0: 448a 3433922i bk1: 448a 3434799i bk2: 448a 3434435i bk3: 448a 3434650i bk4: 448a 3434006i bk5: 448a 3433470i bk6: 448a 3433705i bk7: 448a 3433883i bk8: 448a 3434045i bk9: 448a 3434277i bk10: 460a 3433867i bk11: 460a 3434187i bk12: 484a 3433708i bk13: 484a 3433896i bk14: 448a 3433886i bk15: 448a 3433940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0385165
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429535 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00434
n_activity=40641 dram_eff=0.3672
bk0: 448a 3434342i bk1: 448a 3434296i bk2: 448a 3433976i bk3: 448a 3433467i bk4: 448a 3434003i bk5: 448a 3433488i bk6: 448a 3433836i bk7: 448a 3433603i bk8: 448a 3433710i bk9: 448a 3433351i bk10: 460a 3433517i bk11: 460a 3433962i bk12: 484a 3433993i bk13: 480a 3434218i bk14: 448a 3433793i bk15: 448a 3433642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429585 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004333
n_activity=40164 dram_eff=0.3709
bk0: 448a 3433979i bk1: 448a 3433983i bk2: 448a 3433911i bk3: 448a 3433442i bk4: 448a 3433449i bk5: 448a 3433866i bk6: 448a 3434030i bk7: 448a 3433805i bk8: 448a 3434040i bk9: 448a 3434070i bk10: 460a 3434537i bk11: 460a 3434429i bk12: 480a 3434486i bk13: 480a 3433709i bk14: 448a 3433889i bk15: 448a 3433825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0415309
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438526 n_nop=3429551 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004334
n_activity=40981 dram_eff=0.3636
bk0: 448a 3434371i bk1: 448a 3433825i bk2: 448a 3433997i bk3: 448a 3433890i bk4: 448a 3433854i bk5: 448a 3433410i bk6: 448a 3433839i bk7: 448a 3433816i bk8: 448a 3433548i bk9: 448a 3434077i bk10: 460a 3434637i bk11: 460a 3434548i bk12: 480a 3434504i bk13: 480a 3434327i bk14: 448a 3434664i bk15: 448a 3434148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53585, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54149, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 52737, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 52996, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 52908, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 52917, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53436, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53151, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52959, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 53283, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 53138, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53275, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 53189, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53516, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61177, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53157, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54142, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53731, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53623, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53441, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3324
	minimum = 6
	maximum = 29
Network latency average = 7.32585
	minimum = 6
	maximum = 28
Slowest packet = 2348916
Flit latency average = 6.90945
	minimum = 6
	maximum = 27
Slowest flit = 4043503
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0329242
	minimum = 0.0224287 (at node 11)
	maximum = 0.0425113 (at node 44)
Accepted packet rate average = 0.0329242
	minimum = 0.0224287 (at node 11)
	maximum = 0.0425113 (at node 44)
Injected flit rate average = 0.0502027
	minimum = 0.0242117 (at node 11)
	maximum = 0.0830518 (at node 44)
Accepted flit rate average= 0.0502027
	minimum = 0.0366929 (at node 48)
	maximum = 0.0747935 (at node 1)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.6574 (17 samples)
	minimum = 6 (17 samples)
	maximum = 380.412 (17 samples)
Network latency average = 23.0862 (17 samples)
	minimum = 6 (17 samples)
	maximum = 284.176 (17 samples)
Flit latency average = 24.1313 (17 samples)
	minimum = 6 (17 samples)
	maximum = 283.294 (17 samples)
Fragmentation average = 0.00892063 (17 samples)
	minimum = 0 (17 samples)
	maximum = 90.7059 (17 samples)
Injected packet rate average = 0.0405786 (17 samples)
	minimum = 0.0299826 (17 samples)
	maximum = 0.114233 (17 samples)
Accepted packet rate average = 0.0405786 (17 samples)
	minimum = 0.0299826 (17 samples)
	maximum = 0.114233 (17 samples)
Injected flit rate average = 0.0656909 (17 samples)
	minimum = 0.0385642 (17 samples)
	maximum = 0.155012 (17 samples)
Accepted flit rate average = 0.0656909 (17 samples)
	minimum = 0.0476257 (17 samples)
	maximum = 0.220825 (17 samples)
Injected packet size average = 1.61886 (17 samples)
Accepted packet size average = 1.61886 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 29 sec (3989 sec)
gpgpu_simulation_rate = 7038 (inst/sec)
gpgpu_simulation_rate = 1421 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1091
gpu_sim_insn = 1114172
gpu_ipc =    1021.2393
gpu_tot_sim_cycle = 5894718
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.9520
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955204
partiton_reqs_in_parallel = 24002
partiton_reqs_in_parallel_total    = 39755708
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7484
partiton_reqs_in_parallel_util = 24002
partiton_reqs_in_parallel_util_total    = 39755708
gpu_sim_cycle_parition_util = 1091
gpu_tot_sim_cycle_parition_util    = 1850475
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4844
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     180.0114 GB/Sec
L2_BW_total  =      19.0245 GB/Sec
gpu_total_sim_rate=7303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1273263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1818, 1526, 2056, 1442, 1862, 1976, 1586, 1522, 1961, 2027, 1762, 1679, 1585, 1943, 1684, 1544, 1423, 1237, 1548, 1594, 1112, 1151, 1216, 1444, 1307, 1172, 1550, 1474, 1217, 1113, 1325, 1781, 1507, 1335, 1531, 1445, 1381, 1751, 1139, 1351, 1326, 1311, 1094, 1457, 1235, 1410, 1334, 1107, 1453, 1136, 1560, 1764, 1651, 1031, 1578, 1607, 1497, 1372, 1187, 1550, 1638, 1127, 1120, 1744, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3869922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3829938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4670719	W0_Idle:10917287	W0_Scoreboard:60520765	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 869 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5894717 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848484 	298696 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	161288 	31296 	402740 	255143 	121460 	161666 	17884 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181865 	230130 	439413 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1997 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53303     43575     41673     38928     55880     44766     47592     48577     47802     62875     64071     58123     36344     41267     47239     37206
dram[1]:      51630     50076     34281     43274     52137     54883     43171     44973     51056     49071     58921     52825     32728     45537     46231     46851
dram[2]:      44267     46793     43160     33052     45677     49929     42498     43293     49287     53064     49895     49382     37782     41258     50340     40068
dram[3]:      39267     41293     36288     34663     50174     47379     48954     46423     50586     53125     49368     53374     33679     46467     46624     47118
dram[4]:      53876     39151     30786     36903     45537     51459     42669     48511     54438     46469     53329     55019     49611     50397     47649     47856
dram[5]:      41058     47489     45293     42504     51849     55906     36714     48007     42723     51485     69020     50214     40033     33695     46003     49341
dram[6]:      38224     41737     40902     40016     48143     41833     46521     45865     54301     45056     68788     53299     40795     42381     46159     50255
dram[7]:      39104     44999     50778     44112     46744     42786     44440     48089     44918     50881     45991     48365     38354     41772     49391     33289
dram[8]:      41034     61132     36692     36834     45154     48509     42667     42259     52264     48030     50275     61743     53404     39237     34625     48294
dram[9]:      44198     44030     45489     43306     55102     55020     42844     45724     50087     49456     54523     52191     42804     40865     34938     52538
dram[10]:      44551     41930     45233     47092     51870     42571     41603     52256     52487     52240     55321     52285     41349     38609     48909     43476
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431544 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004331
n_activity=41387 dram_eff=0.36
bk0: 452a 3436256i bk1: 448a 3436180i bk2: 448a 3435839i bk3: 448a 3436033i bk4: 448a 3435980i bk5: 448a 3435892i bk6: 448a 3435981i bk7: 448a 3436223i bk8: 448a 3436352i bk9: 448a 3436727i bk10: 456a 3437078i bk11: 456a 3436910i bk12: 484a 3436130i bk13: 484a 3436260i bk14: 448a 3436482i bk15: 448a 3436258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0297447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431655 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004335
n_activity=39796 dram_eff=0.3748
bk0: 448a 3435980i bk1: 448a 3436015i bk2: 448a 3436196i bk3: 448a 3435775i bk4: 448a 3435908i bk5: 448a 3436122i bk6: 448a 3436372i bk7: 448a 3436010i bk8: 448a 3436375i bk9: 448a 3436314i bk10: 460a 3436631i bk11: 460a 3436292i bk12: 484a 3436448i bk13: 484a 3436589i bk14: 448a 3436089i bk15: 448a 3436100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0326355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431592 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004333
n_activity=40110 dram_eff=0.3717
bk0: 448a 3436099i bk1: 448a 3435801i bk2: 448a 3436014i bk3: 448a 3436101i bk4: 448a 3435876i bk5: 448a 3435381i bk6: 448a 3435410i bk7: 448a 3435447i bk8: 448a 3436238i bk9: 448a 3435861i bk10: 460a 3436222i bk11: 460a 3436093i bk12: 484a 3435958i bk13: 484a 3435639i bk14: 448a 3435906i bk15: 448a 3435469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431614 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.004338
n_activity=40652 dram_eff=0.3671
bk0: 448a 3435653i bk1: 448a 3435429i bk2: 448a 3435672i bk3: 448a 3435700i bk4: 448a 3436062i bk5: 448a 3435776i bk6: 448a 3436207i bk7: 448a 3435619i bk8: 448a 3435986i bk9: 448a 3435998i bk10: 460a 3435929i bk11: 460a 3435586i bk12: 484a 3435615i bk13: 484a 3435636i bk14: 448a 3435464i bk15: 448a 3435311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0448437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431614 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.00434
n_activity=40750 dram_eff=0.3664
bk0: 448a 3435793i bk1: 448a 3436661i bk2: 448a 3436791i bk3: 448a 3436609i bk4: 448a 3435784i bk5: 448a 3435608i bk6: 448a 3436160i bk7: 448a 3435712i bk8: 448a 3435688i bk9: 448a 3435483i bk10: 460a 3435729i bk11: 460a 3436438i bk12: 484a 3435990i bk13: 484a 3435970i bk14: 452a 3435976i bk15: 452a 3435667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0419424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431619 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004339
n_activity=40676 dram_eff=0.367
bk0: 448a 3436046i bk1: 448a 3436106i bk2: 448a 3436841i bk3: 448a 3436413i bk4: 448a 3436139i bk5: 448a 3435654i bk6: 448a 3435679i bk7: 448a 3435651i bk8: 448a 3435596i bk9: 448a 3435627i bk10: 460a 3435518i bk11: 460a 3437217i bk12: 484a 3436023i bk13: 484a 3435878i bk14: 452a 3435967i bk15: 452a 3435823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0429699
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431572 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004337
n_activity=40870 dram_eff=0.3651
bk0: 448a 3436205i bk1: 448a 3436079i bk2: 448a 3436327i bk3: 448a 3436101i bk4: 448a 3436254i bk5: 448a 3435767i bk6: 448a 3435718i bk7: 448a 3435864i bk8: 448a 3436224i bk9: 448a 3435751i bk10: 460a 3436122i bk11: 460a 3436219i bk12: 484a 3436256i bk13: 484a 3436345i bk14: 452a 3436778i bk15: 452a 3436727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431622 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004332
n_activity=40116 dram_eff=0.3715
bk0: 448a 3435946i bk1: 448a 3436823i bk2: 448a 3436459i bk3: 448a 3436674i bk4: 448a 3436030i bk5: 448a 3435494i bk6: 448a 3435729i bk7: 448a 3435907i bk8: 448a 3436069i bk9: 448a 3436301i bk10: 460a 3435891i bk11: 460a 3436211i bk12: 484a 3435732i bk13: 484a 3435920i bk14: 448a 3435910i bk15: 448a 3435964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384938
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431559 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004337
n_activity=40641 dram_eff=0.3672
bk0: 448a 3436366i bk1: 448a 3436320i bk2: 448a 3436000i bk3: 448a 3435491i bk4: 448a 3436027i bk5: 448a 3435512i bk6: 448a 3435860i bk7: 448a 3435627i bk8: 448a 3435734i bk9: 448a 3435375i bk10: 460a 3435541i bk11: 460a 3435986i bk12: 484a 3436017i bk13: 480a 3436242i bk14: 448a 3435817i bk15: 448a 3435666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.040388
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431609 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.00433
n_activity=40164 dram_eff=0.3709
bk0: 448a 3436003i bk1: 448a 3436007i bk2: 448a 3435935i bk3: 448a 3435466i bk4: 448a 3435473i bk5: 448a 3435890i bk6: 448a 3436054i bk7: 448a 3435829i bk8: 448a 3436064i bk9: 448a 3436094i bk10: 460a 3436561i bk11: 460a 3436453i bk12: 480a 3436510i bk13: 480a 3435733i bk14: 448a 3435913i bk15: 448a 3435849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0415064
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440550 n_nop=3431575 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004331
n_activity=40981 dram_eff=0.3636
bk0: 448a 3436395i bk1: 448a 3435849i bk2: 448a 3436021i bk3: 448a 3435914i bk4: 448a 3435878i bk5: 448a 3435434i bk6: 448a 3435863i bk7: 448a 3435840i bk8: 448a 3435572i bk9: 448a 3436101i bk10: 460a 3436661i bk11: 460a 3436572i bk12: 480a 3436528i bk13: 480a 3436351i bk14: 448a 3436688i bk15: 448a 3436172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53677, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54242, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 52830, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53001, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53289, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53529, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53243, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53052, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 53376, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 53235, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53372, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 53285, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53612, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61279, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53254, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54236, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53824, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53716, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53534, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53065
	minimum = 6
	maximum = 37
Network latency average = 8.38393
	minimum = 6
	maximum = 28
Slowest packet = 2363065
Flit latency average = 8.12548
	minimum = 6
	maximum = 28
Slowest flit = 4063062
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0380183
	minimum = 0.0293578 (at node 3)
	maximum = 0.046789 (at node 44)
Accepted packet rate average = 0.0380183
	minimum = 0.0293578 (at node 3)
	maximum = 0.046789 (at node 44)
Injected flit rate average = 0.0570275
	minimum = 0.0293578 (at node 3)
	maximum = 0.0908257 (at node 44)
Accepted flit rate average= 0.0570275
	minimum = 0.0422018 (at node 28)
	maximum = 0.0770642 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9837 (18 samples)
	minimum = 6 (18 samples)
	maximum = 361.333 (18 samples)
Network latency average = 22.2694 (18 samples)
	minimum = 6 (18 samples)
	maximum = 269.944 (18 samples)
Flit latency average = 23.2421 (18 samples)
	minimum = 6 (18 samples)
	maximum = 269.111 (18 samples)
Fragmentation average = 0.00842504 (18 samples)
	minimum = 0 (18 samples)
	maximum = 85.6667 (18 samples)
Injected packet rate average = 0.0404364 (18 samples)
	minimum = 0.0299479 (18 samples)
	maximum = 0.110487 (18 samples)
Accepted packet rate average = 0.0404364 (18 samples)
	minimum = 0.0299479 (18 samples)
	maximum = 0.110487 (18 samples)
Injected flit rate average = 0.0652096 (18 samples)
	minimum = 0.0380527 (18 samples)
	maximum = 0.151446 (18 samples)
Accepted flit rate average = 0.0652096 (18 samples)
	minimum = 0.0473244 (18 samples)
	maximum = 0.212838 (18 samples)
Injected packet size average = 1.61265 (18 samples)
Accepted packet size average = 1.61265 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 37 sec (3997 sec)
gpgpu_simulation_rate = 7303 (inst/sec)
gpgpu_simulation_rate = 1474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2222
gpu_sim_insn = 1245371
gpu_ipc =     560.4730
gpu_tot_sim_cycle = 6124162
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.9699
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955204
partiton_reqs_in_parallel = 48884
partiton_reqs_in_parallel_total    = 39779710
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5035
partiton_reqs_in_parallel_util = 48884
partiton_reqs_in_parallel_util_total    = 39779710
gpu_sim_cycle_parition_util = 2222
gpu_tot_sim_cycle_parition_util    = 1851566
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4850
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.7267 GB/Sec
L2_BW_total  =      18.3439 GB/Sec
gpu_total_sim_rate=7597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1864, 1572, 2102, 1488, 1908, 2022, 1632, 1568, 2007, 2073, 1808, 1725, 1631, 1989, 1730, 1590, 1446, 1260, 1571, 1617, 1135, 1174, 1239, 1467, 1330, 1195, 1573, 1497, 1240, 1136, 1348, 1804, 1530, 1358, 1554, 1468, 1404, 1774, 1162, 1374, 1349, 1334, 1117, 1480, 1258, 1433, 1357, 1130, 1476, 1159, 1583, 1787, 1674, 1054, 1601, 1630, 1520, 1395, 1210, 1573, 1661, 1150, 1143, 1767, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3869922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3829938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4676760	W0_Idle:10924690	W0_Scoreboard:60535038	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 868 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 6123101 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	850564 	298696 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	163314 	31328 	402740 	255143 	121482 	161666 	17884 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183865 	230204 	439413 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2002 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53303     43575     41706     38961     55941     44827     47592     48577     47802     62875     64071     58124     36344     41267     47239     37206
dram[1]:      51630     50076     34314     43307     52199     54944     43171     44973     51056     49071     58921     52825     32728     45537     46231     46851
dram[2]:      44267     46795     43193     33087     45738     49991     42498     43293     49287     53064     49895     49382     37782     41258     50340     40071
dram[3]:      39270     41293     36326     34701     50234     47440     48956     46423     50586     53125     49368     53375     33679     46467     46624     47118
dram[4]:      53876     39151     30822     36940     45598     51521     42669     48511     54439     46469     53330     55021     49611     50397     47649     47856
dram[5]:      41058     47489     45333     42541     51913     55970     36714     48007     42723     51485     69020     50214     40033     33695     46003     49341
dram[6]:      38229     41737     40939     40053     48202     41891     46521     45865     54301     45056     68788     53299     40795     42381     46159     50255
dram[7]:      39104     44999     50815     44149     46802     42843     44440     48089     44918     50881     45991     48366     38354     41774     49391     33289
dram[8]:      41034     61132     36729     36872     45211     48567     42667     42259     52264     48030     50275     61743     53404     39237     34625     48297
dram[9]:      44198     44030     45526     43344     55159     55076     42844     45724     50087     49456     54523     52191     42804     40865     34938     52538
dram[10]:      44551     41930     45270     47129     51927     42628     41603     52256     52487     52243     55321     52285     41349     38609     48909     43476
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435669 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004326
n_activity=41387 dram_eff=0.36
bk0: 452a 3440381i bk1: 448a 3440305i bk2: 448a 3439964i bk3: 448a 3440158i bk4: 448a 3440105i bk5: 448a 3440017i bk6: 448a 3440106i bk7: 448a 3440348i bk8: 448a 3440477i bk9: 448a 3440852i bk10: 456a 3441203i bk11: 456a 3441035i bk12: 484a 3440255i bk13: 484a 3440385i bk14: 448a 3440607i bk15: 448a 3440383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.029709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435780 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.00433
n_activity=39796 dram_eff=0.3748
bk0: 448a 3440105i bk1: 448a 3440140i bk2: 448a 3440321i bk3: 448a 3439900i bk4: 448a 3440033i bk5: 448a 3440247i bk6: 448a 3440497i bk7: 448a 3440135i bk8: 448a 3440500i bk9: 448a 3440439i bk10: 460a 3440756i bk11: 460a 3440417i bk12: 484a 3440573i bk13: 484a 3440714i bk14: 448a 3440214i bk15: 448a 3440225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0325964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435717 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004328
n_activity=40110 dram_eff=0.3717
bk0: 448a 3440224i bk1: 448a 3439926i bk2: 448a 3440139i bk3: 448a 3440226i bk4: 448a 3440001i bk5: 448a 3439506i bk6: 448a 3439535i bk7: 448a 3439572i bk8: 448a 3440363i bk9: 448a 3439986i bk10: 460a 3440347i bk11: 460a 3440218i bk12: 484a 3440083i bk13: 484a 3439764i bk14: 448a 3440031i bk15: 448a 3439594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435739 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.004332
n_activity=40652 dram_eff=0.3671
bk0: 448a 3439778i bk1: 448a 3439554i bk2: 448a 3439797i bk3: 448a 3439825i bk4: 448a 3440187i bk5: 448a 3439901i bk6: 448a 3440332i bk7: 448a 3439744i bk8: 448a 3440111i bk9: 448a 3440123i bk10: 460a 3440054i bk11: 460a 3439711i bk12: 484a 3439740i bk13: 484a 3439761i bk14: 448a 3439589i bk15: 448a 3439436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.04479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435739 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.004335
n_activity=40750 dram_eff=0.3664
bk0: 448a 3439918i bk1: 448a 3440786i bk2: 448a 3440916i bk3: 448a 3440734i bk4: 448a 3439909i bk5: 448a 3439733i bk6: 448a 3440285i bk7: 448a 3439837i bk8: 448a 3439813i bk9: 448a 3439608i bk10: 460a 3439854i bk11: 460a 3440563i bk12: 484a 3440115i bk13: 484a 3440095i bk14: 452a 3440101i bk15: 452a 3439792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0418922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435744 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004334
n_activity=40676 dram_eff=0.367
bk0: 448a 3440171i bk1: 448a 3440231i bk2: 448a 3440966i bk3: 448a 3440538i bk4: 448a 3440264i bk5: 448a 3439779i bk6: 448a 3439804i bk7: 448a 3439776i bk8: 448a 3439721i bk9: 448a 3439752i bk10: 460a 3439643i bk11: 460a 3441342i bk12: 484a 3440148i bk13: 484a 3440003i bk14: 452a 3440092i bk15: 452a 3439948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0429184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435697 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004331
n_activity=40870 dram_eff=0.3651
bk0: 448a 3440330i bk1: 448a 3440204i bk2: 448a 3440452i bk3: 448a 3440226i bk4: 448a 3440379i bk5: 448a 3439892i bk6: 448a 3439843i bk7: 448a 3439989i bk8: 448a 3440349i bk9: 448a 3439876i bk10: 460a 3440247i bk11: 460a 3440344i bk12: 484a 3440381i bk13: 484a 3440470i bk14: 452a 3440903i bk15: 452a 3440852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309652
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435747 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004327
n_activity=40116 dram_eff=0.3715
bk0: 448a 3440071i bk1: 448a 3440948i bk2: 448a 3440584i bk3: 448a 3440799i bk4: 448a 3440155i bk5: 448a 3439619i bk6: 448a 3439854i bk7: 448a 3440032i bk8: 448a 3440194i bk9: 448a 3440426i bk10: 460a 3440016i bk11: 460a 3440336i bk12: 484a 3439857i bk13: 484a 3440045i bk14: 448a 3440035i bk15: 448a 3440089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384477
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435684 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004332
n_activity=40641 dram_eff=0.3672
bk0: 448a 3440491i bk1: 448a 3440445i bk2: 448a 3440125i bk3: 448a 3439616i bk4: 448a 3440152i bk5: 448a 3439637i bk6: 448a 3439985i bk7: 448a 3439752i bk8: 448a 3439859i bk9: 448a 3439500i bk10: 460a 3439666i bk11: 460a 3440111i bk12: 484a 3440142i bk13: 480a 3440367i bk14: 448a 3439942i bk15: 448a 3439791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435734 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004325
n_activity=40164 dram_eff=0.3709
bk0: 448a 3440128i bk1: 448a 3440132i bk2: 448a 3440060i bk3: 448a 3439591i bk4: 448a 3439598i bk5: 448a 3440015i bk6: 448a 3440179i bk7: 448a 3439954i bk8: 448a 3440189i bk9: 448a 3440219i bk10: 460a 3440686i bk11: 460a 3440578i bk12: 480a 3440635i bk13: 480a 3439858i bk14: 448a 3440038i bk15: 448a 3439974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414567
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3444675 n_nop=3435700 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004326
n_activity=40981 dram_eff=0.3636
bk0: 448a 3440520i bk1: 448a 3439974i bk2: 448a 3440146i bk3: 448a 3440039i bk4: 448a 3440003i bk5: 448a 3439559i bk6: 448a 3439988i bk7: 448a 3439965i bk8: 448a 3439697i bk9: 448a 3440226i bk10: 460a 3440786i bk11: 460a 3440697i bk12: 480a 3440653i bk13: 480a 3440476i bk14: 448a 3440813i bk15: 448a 3440297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53769, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54335, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 52922, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 53180, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53093, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53627, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53342, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53150, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 53472, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 53330, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53464, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 53377, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53706, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61371, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53349, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54329, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53916, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53809, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53629, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.59856
	minimum = 6
	maximum = 20
Network latency average = 7.5899
	minimum = 6
	maximum = 20
Slowest packet = 2368642
Flit latency average = 7.19583
	minimum = 6
	maximum = 20
Slowest flit = 4071471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187303
	minimum = 0.0144079 (at node 3)
	maximum = 0.0225124 (at node 34)
Accepted packet rate average = 0.0187303
	minimum = 0.0144079 (at node 3)
	maximum = 0.0225124 (at node 34)
Injected flit rate average = 0.0280955
	minimum = 0.0144079 (at node 3)
	maximum = 0.0447996 (at node 34)
Accepted flit rate average= 0.0280955
	minimum = 0.0207114 (at node 28)
	maximum = 0.0389464 (at node 26)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4371 (19 samples)
	minimum = 6 (19 samples)
	maximum = 343.368 (19 samples)
Network latency average = 21.4968 (19 samples)
	minimum = 6 (19 samples)
	maximum = 256.789 (19 samples)
Flit latency average = 22.3975 (19 samples)
	minimum = 6 (19 samples)
	maximum = 256 (19 samples)
Fragmentation average = 0.00798162 (19 samples)
	minimum = 0 (19 samples)
	maximum = 81.1579 (19 samples)
Injected packet rate average = 0.0392939 (19 samples)
	minimum = 0.02913 (19 samples)
	maximum = 0.105856 (19 samples)
Accepted packet rate average = 0.0392939 (19 samples)
	minimum = 0.02913 (19 samples)
	maximum = 0.105856 (19 samples)
Injected flit rate average = 0.0632562 (19 samples)
	minimum = 0.0368082 (19 samples)
	maximum = 0.145833 (19 samples)
Accepted flit rate average = 0.0632562 (19 samples)
	minimum = 0.0459237 (19 samples)
	maximum = 0.203686 (19 samples)
Injected packet size average = 1.60982 (19 samples)
Accepted packet size average = 1.60982 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 46 sec (4006 sec)
gpgpu_simulation_rate = 7597 (inst/sec)
gpgpu_simulation_rate = 1528 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 964
gpu_sim_insn = 1114112
gpu_ipc =    1155.7179
gpu_tot_sim_cycle = 6347276
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.9707
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 984222
gpu_stall_icnt2sh    = 2955204
partiton_reqs_in_parallel = 21208
partiton_reqs_in_parallel_total    = 39828594
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2783
partiton_reqs_in_parallel_util = 21208
partiton_reqs_in_parallel_util_total    = 39828594
gpu_sim_cycle_parition_util = 964
gpu_tot_sim_cycle_parition_util    = 1853788
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4852
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     201.3668 GB/Sec
L2_BW_total  =      17.7297 GB/Sec
gpu_total_sim_rate=7860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1316375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1906, 1614, 2144, 1530, 1950, 2064, 1674, 1610, 2049, 2115, 1850, 1767, 1673, 2031, 1772, 1632, 1467, 1281, 1592, 1638, 1156, 1195, 1260, 1488, 1351, 1216, 1594, 1518, 1261, 1157, 1369, 1825, 1551, 1379, 1575, 1489, 1425, 1795, 1183, 1395, 1370, 1355, 1138, 1501, 1279, 1454, 1378, 1151, 1497, 1180, 1604, 1808, 1695, 1075, 1622, 1651, 1541, 1416, 1231, 1594, 1682, 1171, 1164, 1788, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3869922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3829938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4681092	W0_Idle:10927812	W0_Scoreboard:60546486	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1163 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 867 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 6123101 
mrq_lat_table:16064 	244 	425 	1233 	613 	646 	823 	986 	774 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	852612 	298696 	5434 	5993 	2398 	2899 	6040 	6865 	5010 	315 	315 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	165333 	31357 	402740 	255143 	121482 	161666 	17884 	4493 	3118 	2283 	2777 	6070 	6768 	4998 	315 	315 	535 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185617 	230500 	439413 	35400 	868 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2004 	108 	93 	54 	27 	40 	88 	183 	192 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        17         8         8        13         8         7 
dram[1]:         8        11        18        17        15        16        18        16        15        10        12         8        14        14         9        10 
dram[2]:        10        10        14        14        18        16        17        16        11        11         8         8        15        11        11        10 
dram[3]:        11         9        13        16        18        22        16        18        10        13         7        11         9        12        11        10 
dram[4]:        10        11        12        16        16        16        17        16        12        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        11        16        10        16        16        16        16         8        10        10        10        10        10         7         7 
dram[7]:         7        10        14        14        22        16        16        16        24        10        12        11        10        11        10         9 
dram[8]:        12         6        12        21        22        16        16        16        13        14        10         7        10         8        10        10 
dram[9]:         9         9        13        10        16        20        24        22         8        13        14        10        10        11         8        10 
dram[10]:        11         8        10        12        16        22        17        16        10        14         9        12        10        10        10         7 
maximum service time to same row:
dram[0]:    334625    198556    263309    247388    225962    181116    244656    190504    189944    128482    242474    220049    367286    163272    232238    301605 
dram[1]:    473493    298981    138069    190166    371308    271126    132633    398024    211000    317393    291019    278046    446229    568890    247477    280789 
dram[2]:    436853    318240    536467    197980    330699    302127    127639    204544    208399    244576    233173    196056    390200    164115    135454    227398 
dram[3]:    459244    471423    239660    232731    247283    360625    231848    265090    135460    249712    315200    200612    423412    302360    240962    252684 
dram[4]:    276129    141433    116850    564921    155357    214389    281332    188823    171098    114070    156302    184490    374952    265928    304324    177136 
dram[5]:    216211    292420    361577    208399    167394    420791    210453    231841    163673    258975    334870    206178    394652    283707    149666    369666 
dram[6]:    255276    260502    314732    231845    336163    283354    158907    272726    186116    127646    156301    191524    359925    218819    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    283379    279066    253467    224028    201142    347233    301011    221973    203188    289159    110945 
dram[8]:    288220    216215    174527    416151    157457    274094    192517    194975    192573    164327    276132    262959    246997    214788    272393    164117 
dram[9]:    278737    231841    195585    244738    315615    140671    169326    237319    262256    260501    312162    157728    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    351226    209051    367302    151698    128841    245596    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.340000  2.521739  2.415094  3.200000  2.866667  2.976744  3.146342  2.612245  2.612245  2.560000  2.620000  2.452830  2.258621  2.653061  2.036364  2.074074 
dram[1]:  2.761905  2.636364  2.844445  3.170732  2.909091  3.282051  2.976744  2.744681  2.632653  2.787234  2.568627  2.568627  3.023256  2.549020  2.153846  2.947368 
dram[2]:  2.230769  2.230769  2.666667  2.909091  3.555556  2.844445  2.866667  2.976744  2.560000  2.612245  2.640000  2.444444  2.363636  2.620000  2.434783  2.731707 
dram[3]:  2.974359  2.188679  2.866667  2.632653  3.333333  3.657143  2.580000  3.023256  2.580000  2.976744  2.607843  2.357143  2.673469  2.708333  2.382979  2.333333 
dram[4]:  2.052632  2.416667  2.866667  3.225000  3.225000  2.666667  3.583333  3.394737  2.723404  2.687500  2.519231  2.444444  2.765957  2.826087  2.456522  2.215686 
dram[5]:  2.577778  2.274510  2.560000  2.549020  3.121951  3.225000  2.954545  3.823529  2.782609  3.047619  2.381818  2.787234  2.888889  2.600000  2.215686  2.306123 
dram[6]:  2.148148  2.521739  2.765957  2.782609  3.047619  3.459460  2.844445  3.047619  2.509804  2.415094  2.381818  2.425926  2.452830  2.954545  2.404255  2.215686 
dram[7]:  2.720930  2.489362  2.461539  3.282051  3.368421  2.844445  3.121951  2.612245  3.047619  2.844445  2.339286  2.729167  2.452830  2.765957  2.196079  2.240000 
dram[8]:  2.853658  2.294118  2.844445  3.447368  4.161290  3.200000  3.119048  2.909091  2.480769  2.245614  2.258621  1.955224  2.566038  2.415094  2.434783  2.036364 
dram[9]:  2.340000  2.207547  2.632653  2.723404  3.307692  3.473684  3.368421  3.368421  2.327273  2.744681  2.298246  2.471698  2.666667  2.461539  2.382979  2.604651 
dram[10]:  2.313725  2.250000  2.723404  3.200000  3.333333  3.170732  2.765957  2.931818  2.461539  2.909091  2.275862  2.471698  2.415094  2.666667  2.434783  2.036364 
average row locality = 22099/8311 = 2.659006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        17        16        17        16        16        16        17        16        10         9         0         0 
dram[1]:         4         4        16        18        16        16        16        17        17        19        16        16         9         9         0         0 
dram[2]:         4         4        16        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         4         4        17        17        18        16        17        18        17        16        18        17        10         9         0         0 
dram[4]:         5         4        17        17        17        16        17        17        16        17        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        17        18        18        16        16        16        16         9         9         0         0 
dram[6]:         4         4        18        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[7]:         5         5        16        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        19        16        17        16        16        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        17        16        16         8         8         0         0 
dram[10]:         6         5        16        16        18        18        18        17        16        16        17        16         8         8         0         0 
total reads: 2123
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      53303     43575     41706     38961     55945     44831     47658     48643     47827     62900     64071     58124     36344     41267     47239     37206
dram[1]:      51630     50076     34314     43307     52203     54948     43237     45038     51081     49095     58921     52825     32728     45537     46231     46851
dram[2]:      44267     46795     43193     33087     45742     49995     42563     43359     49311     53089     49895     49382     37782     41258     50340     40071
dram[3]:      39270     41293     36326     34701     50238     47445     49022     46488     50610     53150     49368     53375     33679     46467     46624     47118
dram[4]:      53876     39151     30822     36940     45602     51525     42734     48577     54464     46494     53330     55021     49611     50397     47649     47856
dram[5]:      41058     47489     45333     42541     51918     55974     36780     48072     42748     51510     69020     50214     40033     33695     46003     49341
dram[6]:      38229     41737     40939     40053     48210     41900     46587     45931     54325     45080     68788     53299     40795     42381     46159     50255
dram[7]:      39104     44999     50815     44149     46810     42851     44507     48155     44943     50906     45991     48366     38354     41774     49391     33289
dram[8]:      41034     61132     36729     36872     45219     48575     42732     42326     52289     48055     50275     61743     53404     39237     34625     48297
dram[9]:      44198     44030     45526     43344     55167     55084     42911     45790     50108     49477     54523     52191     42804     40865     34938     52538
dram[10]:      44551     41930     45270     47129     51936     42636     41668     52321     52507     52264     55321     52285     41349     38609     48909     43476
maximum mf latency per bank:
dram[0]:     440061    333237    398343    278105    361924    348886    385351    325453    326557    408803    403551    387951    364483    387940    400959    400963
dram[1]:     429639    385353    395748    395761    419228    434856    288606    390579    406203    359286    421838    354096    372345    445270    377506    395776
dram[2]:     382750    382754    416620    249592    382751    432239    283749    354094    359308    400981    427033    424437    361886    387962    400958    380134
dram[3]:     374930    429639    278179    395756    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355666    377528
dram[4]:     429656    328041    110963    429655    231419    400998    301587    403575    411403    324141    374933    403576    429636    437453    374914    400947
dram[5]:     369718    395773    395742    335853    343676    403599    228736    403588    127341    429654    387955    382746    427037    393153    380158    400957
dram[6]:     385360    374929    437463    393154    416610    285937    301586    393171    406203    254692    416612    427013    421822    390561    380118    400945
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328714    328701    387952    403562    440054    393140    429642    119587
dram[8]:     346280    442646    437464    434852    317600    348873    351503    325452    328702    369739    387952    429629    385320    361907    398349    398375
dram[9]:     372319    434849    333258    416616    432240    437469    301638    403573    326523    324151    387953    374939    427033    424441    355666    377522
dram[10]:     360510    429641    395758    416628    406197    348874    325323    406187    374949    326544    424432    416612    421826    390535    380133    380125
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437458 n_act=786 n_pre=770 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004323
n_activity=41387 dram_eff=0.36
bk0: 452a 3442170i bk1: 448a 3442094i bk2: 448a 3441753i bk3: 448a 3441947i bk4: 448a 3441894i bk5: 448a 3441806i bk6: 448a 3441895i bk7: 448a 3442137i bk8: 448a 3442266i bk9: 448a 3442641i bk10: 456a 3442992i bk11: 456a 3442824i bk12: 484a 3442044i bk13: 484a 3442174i bk14: 448a 3442396i bk15: 448a 3442172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437569 n_act=727 n_pre=711 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004327
n_activity=39796 dram_eff=0.3748
bk0: 448a 3441894i bk1: 448a 3441929i bk2: 448a 3442110i bk3: 448a 3441689i bk4: 448a 3441822i bk5: 448a 3442036i bk6: 448a 3442286i bk7: 448a 3441924i bk8: 448a 3442289i bk9: 448a 3442228i bk10: 460a 3442545i bk11: 460a 3442206i bk12: 484a 3442362i bk13: 484a 3442503i bk14: 448a 3442003i bk15: 448a 3442014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0325795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437506 n_act=760 n_pre=744 n_req=2006 n_rd=7264 n_write=190 bw_util=0.004326
n_activity=40110 dram_eff=0.3717
bk0: 448a 3442013i bk1: 448a 3441715i bk2: 448a 3441928i bk3: 448a 3442015i bk4: 448a 3441790i bk5: 448a 3441295i bk6: 448a 3441324i bk7: 448a 3441361i bk8: 448a 3442152i bk9: 448a 3441775i bk10: 460a 3442136i bk11: 460a 3442007i bk12: 484a 3441872i bk13: 484a 3441553i bk14: 448a 3441820i bk15: 448a 3441383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437528 n_act=745 n_pre=729 n_req=2014 n_rd=7264 n_write=198 bw_util=0.00433
n_activity=40652 dram_eff=0.3671
bk0: 448a 3441567i bk1: 448a 3441343i bk2: 448a 3441586i bk3: 448a 3441614i bk4: 448a 3441976i bk5: 448a 3441690i bk6: 448a 3442121i bk7: 448a 3441533i bk8: 448a 3441900i bk9: 448a 3441912i bk10: 460a 3441843i bk11: 460a 3441500i bk12: 484a 3441529i bk13: 484a 3441550i bk14: 448a 3441378i bk15: 448a 3441225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437528 n_act=743 n_pre=727 n_req=2012 n_rd=7272 n_write=194 bw_util=0.004333
n_activity=40750 dram_eff=0.3664
bk0: 448a 3441707i bk1: 448a 3442575i bk2: 448a 3442705i bk3: 448a 3442523i bk4: 448a 3441698i bk5: 448a 3441522i bk6: 448a 3442074i bk7: 448a 3441626i bk8: 448a 3441602i bk9: 448a 3441397i bk10: 460a 3441643i bk11: 460a 3442352i bk12: 484a 3441904i bk13: 484a 3441884i bk14: 452a 3441890i bk15: 452a 3441581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0418704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437533 n_act=741 n_pre=725 n_req=2011 n_rd=7272 n_write=193 bw_util=0.004332
n_activity=40676 dram_eff=0.367
bk0: 448a 3441960i bk1: 448a 3442020i bk2: 448a 3442755i bk3: 448a 3442327i bk4: 448a 3442053i bk5: 448a 3441568i bk6: 448a 3441593i bk7: 448a 3441565i bk8: 448a 3441510i bk9: 448a 3441541i bk10: 460a 3441432i bk11: 460a 3443131i bk12: 484a 3441937i bk13: 484a 3441792i bk14: 452a 3441881i bk15: 452a 3441737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0428961
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437486 n_act=767 n_pre=751 n_req=2006 n_rd=7272 n_write=188 bw_util=0.004329
n_activity=40870 dram_eff=0.3651
bk0: 448a 3442119i bk1: 448a 3441993i bk2: 448a 3442241i bk3: 448a 3442015i bk4: 448a 3442168i bk5: 448a 3441681i bk6: 448a 3441632i bk7: 448a 3441778i bk8: 448a 3442138i bk9: 448a 3441665i bk10: 460a 3442036i bk11: 460a 3442133i bk12: 484a 3442170i bk13: 484a 3442259i bk14: 452a 3442692i bk15: 452a 3442641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437536 n_act=746 n_pre=730 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004324
n_activity=40116 dram_eff=0.3715
bk0: 448a 3441860i bk1: 448a 3442737i bk2: 448a 3442373i bk3: 448a 3442588i bk4: 448a 3441944i bk5: 448a 3441408i bk6: 448a 3441643i bk7: 448a 3441821i bk8: 448a 3441983i bk9: 448a 3442215i bk10: 460a 3441805i bk11: 460a 3442125i bk12: 484a 3441646i bk13: 484a 3441834i bk14: 448a 3441824i bk15: 448a 3441878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384278
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437473 n_act=773 n_pre=757 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00433
n_activity=40641 dram_eff=0.3672
bk0: 448a 3442280i bk1: 448a 3442234i bk2: 448a 3441914i bk3: 448a 3441405i bk4: 448a 3441941i bk5: 448a 3441426i bk6: 448a 3441774i bk7: 448a 3441541i bk8: 448a 3441648i bk9: 448a 3441289i bk10: 460a 3441455i bk11: 460a 3441900i bk12: 484a 3441931i bk13: 480a 3442156i bk14: 448a 3441731i bk15: 448a 3441580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437523 n_act=754 n_pre=738 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004323
n_activity=40164 dram_eff=0.3709
bk0: 448a 3441917i bk1: 448a 3441921i bk2: 448a 3441849i bk3: 448a 3441380i bk4: 448a 3441387i bk5: 448a 3441804i bk6: 448a 3441968i bk7: 448a 3441743i bk8: 448a 3441978i bk9: 448a 3442008i bk10: 460a 3442475i bk11: 460a 3442367i bk12: 480a 3442424i bk13: 480a 3441647i bk14: 448a 3441827i bk15: 448a 3441763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446464 n_nop=3437489 n_act=770 n_pre=754 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004324
n_activity=40981 dram_eff=0.3636
bk0: 448a 3442309i bk1: 448a 3441763i bk2: 448a 3441935i bk3: 448a 3441828i bk4: 448a 3441792i bk5: 448a 3441348i bk6: 448a 3441777i bk7: 448a 3441754i bk8: 448a 3441486i bk9: 448a 3442015i bk10: 460a 3442575i bk11: 460a 3442486i bk12: 480a 3442442i bk13: 480a 3442265i bk14: 448a 3442602i bk15: 448a 3442086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.03949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53861, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54427, Miss = 907, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 53014, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 53272, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53185, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53478, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53719, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53434, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53242, Miss = 909, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 53564, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 53426, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53560, Miss = 909, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 53473, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53802, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61467, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53445, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54421, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 54008, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53901, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53721, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.35767
	minimum = 6
	maximum = 28
Network latency average = 8.25464
	minimum = 6
	maximum = 26
Slowest packet = 2372521
Flit latency average = 8.05078
	minimum = 6
	maximum = 25
Slowest flit = 4077162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0425337
	minimum = 0.0332295 (at node 2)
	maximum = 0.0498442 (at node 40)
Accepted packet rate average = 0.0425337
	minimum = 0.0332295 (at node 2)
	maximum = 0.0498442 (at node 40)
Injected flit rate average = 0.0638006
	minimum = 0.0332295 (at node 2)
	maximum = 0.0996885 (at node 40)
Accepted flit rate average= 0.0638006
	minimum = 0.0477674 (at node 28)
	maximum = 0.0830737 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0831 (20 samples)
	minimum = 6 (20 samples)
	maximum = 327.6 (20 samples)
Network latency average = 20.8347 (20 samples)
	minimum = 6 (20 samples)
	maximum = 245.25 (20 samples)
Flit latency average = 21.6802 (20 samples)
	minimum = 6 (20 samples)
	maximum = 244.45 (20 samples)
Fragmentation average = 0.00758254 (20 samples)
	minimum = 0 (20 samples)
	maximum = 77.1 (20 samples)
Injected packet rate average = 0.0394559 (20 samples)
	minimum = 0.0293349 (20 samples)
	maximum = 0.103056 (20 samples)
Accepted packet rate average = 0.0394559 (20 samples)
	minimum = 0.0293349 (20 samples)
	maximum = 0.103056 (20 samples)
Injected flit rate average = 0.0632834 (20 samples)
	minimum = 0.0366293 (20 samples)
	maximum = 0.143526 (20 samples)
Accepted flit rate average = 0.0632834 (20 samples)
	minimum = 0.0460159 (20 samples)
	maximum = 0.197655 (20 samples)
Injected packet size average = 1.6039 (20 samples)
Accepted packet size average = 1.6039 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 54 sec (4014 sec)
gpgpu_simulation_rate = 7860 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 39147 Tlb_hit: 37566 Tlb_miss: 1581 Tlb_hit_rate: 0.959614
Shader1: Tlb_access: 48331 Tlb_hit: 46554 Tlb_miss: 1777 Tlb_hit_rate: 0.963233
Shader2: Tlb_access: 44201 Tlb_hit: 42459 Tlb_miss: 1742 Tlb_hit_rate: 0.960589
Shader3: Tlb_access: 44442 Tlb_hit: 42646 Tlb_miss: 1796 Tlb_hit_rate: 0.959588
Shader4: Tlb_access: 44314 Tlb_hit: 42448 Tlb_miss: 1866 Tlb_hit_rate: 0.957891
Shader5: Tlb_access: 39974 Tlb_hit: 38351 Tlb_miss: 1623 Tlb_hit_rate: 0.959399
Shader6: Tlb_access: 43377 Tlb_hit: 41680 Tlb_miss: 1697 Tlb_hit_rate: 0.960878
Shader7: Tlb_access: 41224 Tlb_hit: 39543 Tlb_miss: 1681 Tlb_hit_rate: 0.959223
Shader8: Tlb_access: 39945 Tlb_hit: 38296 Tlb_miss: 1649 Tlb_hit_rate: 0.958718
Shader9: Tlb_access: 43469 Tlb_hit: 41808 Tlb_miss: 1661 Tlb_hit_rate: 0.961789
Shader10: Tlb_access: 44509 Tlb_hit: 42774 Tlb_miss: 1735 Tlb_hit_rate: 0.961019
Shader11: Tlb_access: 44436 Tlb_hit: 42709 Tlb_miss: 1727 Tlb_hit_rate: 0.961135
Shader12: Tlb_access: 37286 Tlb_hit: 35711 Tlb_miss: 1575 Tlb_hit_rate: 0.957759
Shader13: Tlb_access: 45035 Tlb_hit: 43317 Tlb_miss: 1718 Tlb_hit_rate: 0.961852
Shader14: Tlb_access: 43012 Tlb_hit: 41248 Tlb_miss: 1764 Tlb_hit_rate: 0.958988
Shader15: Tlb_access: 41731 Tlb_hit: 40069 Tlb_miss: 1662 Tlb_hit_rate: 0.960173
Shader16: Tlb_access: 40878 Tlb_hit: 39127 Tlb_miss: 1751 Tlb_hit_rate: 0.957165
Shader17: Tlb_access: 43516 Tlb_hit: 41815 Tlb_miss: 1701 Tlb_hit_rate: 0.960911
Shader18: Tlb_access: 39571 Tlb_hit: 37980 Tlb_miss: 1591 Tlb_hit_rate: 0.959794
Shader19: Tlb_access: 41472 Tlb_hit: 39787 Tlb_miss: 1685 Tlb_hit_rate: 0.959370
Shader20: Tlb_access: 38443 Tlb_hit: 36860 Tlb_miss: 1583 Tlb_hit_rate: 0.958822
Shader21: Tlb_access: 38862 Tlb_hit: 37317 Tlb_miss: 1545 Tlb_hit_rate: 0.960244
Shader22: Tlb_access: 41715 Tlb_hit: 40123 Tlb_miss: 1592 Tlb_hit_rate: 0.961836
Shader23: Tlb_access: 41813 Tlb_hit: 40011 Tlb_miss: 1802 Tlb_hit_rate: 0.956903
Shader24: Tlb_access: 47260 Tlb_hit: 45375 Tlb_miss: 1885 Tlb_hit_rate: 0.960114
Shader25: Tlb_access: 40434 Tlb_hit: 38758 Tlb_miss: 1676 Tlb_hit_rate: 0.958550
Shader26: Tlb_access: 42597 Tlb_hit: 40880 Tlb_miss: 1717 Tlb_hit_rate: 0.959692
Shader27: Tlb_access: 37733 Tlb_hit: 36135 Tlb_miss: 1598 Tlb_hit_rate: 0.957650
Tlb_tot_access: 1178727 Tlb_tot_hit: 1131347, Tlb_tot_miss: 47380, Tlb_tot_hit_rate: 0.959804
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 241 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 237 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 225 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6370 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1581 Page_hit: 1403 Page_miss: 178 Page_hit_rate: 0.887413
Shader1: Page_table_access:1777 Page_hit: 1572 Page_miss: 205 Page_hit_rate: 0.884637
Shader2: Page_table_access:1742 Page_hit: 1555 Page_miss: 187 Page_hit_rate: 0.892652
Shader3: Page_table_access:1796 Page_hit: 1612 Page_miss: 184 Page_hit_rate: 0.897550
Shader4: Page_table_access:1866 Page_hit: 1620 Page_miss: 246 Page_hit_rate: 0.868167
Shader5: Page_table_access:1623 Page_hit: 1409 Page_miss: 214 Page_hit_rate: 0.868145
Shader6: Page_table_access:1697 Page_hit: 1468 Page_miss: 229 Page_hit_rate: 0.865056
Shader7: Page_table_access:1681 Page_hit: 1493 Page_miss: 188 Page_hit_rate: 0.888162
Shader8: Page_table_access:1649 Page_hit: 1462 Page_miss: 187 Page_hit_rate: 0.886598
Shader9: Page_table_access:1661 Page_hit: 1478 Page_miss: 183 Page_hit_rate: 0.889825
Shader10: Page_table_access:1735 Page_hit: 1560 Page_miss: 175 Page_hit_rate: 0.899135
Shader11: Page_table_access:1727 Page_hit: 1513 Page_miss: 214 Page_hit_rate: 0.876086
Shader12: Page_table_access:1575 Page_hit: 1438 Page_miss: 137 Page_hit_rate: 0.913016
Shader13: Page_table_access:1718 Page_hit: 1576 Page_miss: 142 Page_hit_rate: 0.917346
Shader14: Page_table_access:1764 Page_hit: 1622 Page_miss: 142 Page_hit_rate: 0.919501
Shader15: Page_table_access:1662 Page_hit: 1523 Page_miss: 139 Page_hit_rate: 0.916366
Shader16: Page_table_access:1751 Page_hit: 1622 Page_miss: 129 Page_hit_rate: 0.926328
Shader17: Page_table_access:1701 Page_hit: 1511 Page_miss: 190 Page_hit_rate: 0.888301
Shader18: Page_table_access:1591 Page_hit: 1437 Page_miss: 154 Page_hit_rate: 0.903206
Shader19: Page_table_access:1685 Page_hit: 1528 Page_miss: 157 Page_hit_rate: 0.906825
Shader20: Page_table_access:1583 Page_hit: 1440 Page_miss: 143 Page_hit_rate: 0.909665
Shader21: Page_table_access:1545 Page_hit: 1385 Page_miss: 160 Page_hit_rate: 0.896440
Shader22: Page_table_access:1592 Page_hit: 1428 Page_miss: 164 Page_hit_rate: 0.896985
Shader23: Page_table_access:1802 Page_hit: 1654 Page_miss: 148 Page_hit_rate: 0.917869
Shader24: Page_table_access:1885 Page_hit: 1699 Page_miss: 186 Page_hit_rate: 0.901326
Shader25: Page_table_access:1676 Page_hit: 1499 Page_miss: 177 Page_hit_rate: 0.894391
Shader26: Page_table_access:1717 Page_hit: 1547 Page_miss: 170 Page_hit_rate: 0.900990
Shader27: Page_table_access:1598 Page_hit: 1413 Page_miss: 185 Page_hit_rate: 0.884230
Page_talbe_tot_access: 47380 Page_tot_hit: 42467, Page_tot_miss 4913, Page_tot_hit_rate: 0.896306 Page_tot_fault: 624 Page_tot_pending: 4289
Total_memory_access_page_fault: 624, Average_latency: 2265183.500000
========================================Page threshing statistics==============================
Page_validate: 624 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.136696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   331176 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(71.904121)
F:   225609----T:   228214 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228214----T:   230819 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230819----T:   233424 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233424----T:   236029 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236029----T:   238634 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238634----T:   241239 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241239----T:   243844 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243844----T:   246449 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246449----T:   249054 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249054----T:   251659 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251659----T:   254264 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254264----T:   256869 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256869----T:   259474 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259474----T:   262079 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262079----T:   264684 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264684----T:   267289 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267289----T:   269894 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269894----T:   272499 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272876----T:   275481 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275847----T:   278452 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278830----T:   281435 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281435----T:   284040 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   284040----T:   286645 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   287166----T:   289771 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289771----T:   292376 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   292376----T:   294981 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   295502----T:   298107 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298107----T:   300712 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300712----T:   303317 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303838----T:   306443 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306443----T:   309048 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309048----T:   311653 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312174----T:   314779 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314779----T:   317384 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317384----T:   319989 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   320510----T:   323115 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323115----T:   325720 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325720----T:   328325 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   328325----T:   330930 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553326----T:   580410 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(18.287643)
F:   554067----T:   556672 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556672----T:   559277 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559277----T:   561882 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561882----T:   564487 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564487----T:   567092 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567092----T:   569697 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569697----T:   572302 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572302----T:   574907 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574907----T:   577512 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577512----T:   580117 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580410----T:   582945 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   582946----T:   585481 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   807632----T:   954393 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(99.095879)
F:   808267----T:   810872 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810872----T:   813477 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813477----T:   816082 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   816082----T:   818687 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   818687----T:   821292 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821292----T:   823897 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   823897----T:   826502 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826502----T:   829107 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   829107----T:   831712 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   831712----T:   834317 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834317----T:   836922 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836922----T:   839527 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839527----T:   842132 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842132----T:   844737 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844737----T:   847342 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847342----T:   849947 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   849947----T:   852552 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852552----T:   855157 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855157----T:   857762 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857762----T:   860367 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860367----T:   862972 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862972----T:   865577 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865577----T:   868182 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868182----T:   870787 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870787----T:   873392 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873392----T:   875997 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   875997----T:   878602 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878602----T:   881207 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881207----T:   883812 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   883812----T:   886417 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886417----T:   889022 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889022----T:   891627 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891627----T:   894232 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894232----T:   896837 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896837----T:   899442 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899442----T:   902047 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902047----T:   904652 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904652----T:   907257 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   907257----T:   909862 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909862----T:   912467 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   912467----T:   915072 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915072----T:   917677 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917677----T:   920282 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   920282----T:   922887 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   922887----T:   925492 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   925492----T:   928097 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   928097----T:   930702 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   930702----T:   933307 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933307----T:   935912 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   935912----T:   938517 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938517----T:   941122 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   941122----T:   943727 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943727----T:   946332 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946332----T:   948937 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   948937----T:   951542 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951542----T:   954147 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176543----T:  1177845 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.879136)
F:  1177845----T:  1180380 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1180381----T:  1182916 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1405067----T:  1682016 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(187.001358)
F:  1405615----T:  1408220 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408220----T:  1410825 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1410825----T:  1413430 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1413430----T:  1416035 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416035----T:  1418640 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1418640----T:  1421245 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421245----T:  1423850 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1423850----T:  1426455 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1426455----T:  1429060 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429060----T:  1431665 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1431665----T:  1434270 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434270----T:  1436875 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1436875----T:  1439480 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439480----T:  1442085 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442085----T:  1444690 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1444690----T:  1447295 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447295----T:  1449900 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1449900----T:  1452505 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1452505----T:  1455110 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455110----T:  1457715 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1457715----T:  1460320 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460320----T:  1462925 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1462925----T:  1465530 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465530----T:  1468135 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468135----T:  1470740 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1470740----T:  1473345 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473345----T:  1475950 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1475950----T:  1478555 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1478555----T:  1481160 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481160----T:  1483765 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1483765----T:  1486370 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486370----T:  1488975 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1488975----T:  1491580 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1491580----T:  1494185 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494185----T:  1496790 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1496790----T:  1499395 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499395----T:  1502000 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502000----T:  1504605 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504605----T:  1507210 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507210----T:  1509815 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1509815----T:  1512420 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1512420----T:  1515025 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515025----T:  1517630 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1517630----T:  1520235 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520235----T:  1522840 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1522840----T:  1525445 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1525445----T:  1528050 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528050----T:  1530655 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1530655----T:  1533260 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533260----T:  1535865 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1535865----T:  1538470 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538470----T:  1541075 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541075----T:  1543680 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543680----T:  1546285 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546285----T:  1548890 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1548890----T:  1551495 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551495----T:  1554100 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554100----T:  1556705 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556705----T:  1559310 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559310----T:  1561915 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561915----T:  1564520 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564520----T:  1567125 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567125----T:  1569730 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569730----T:  1572335 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572335----T:  1574940 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1574940----T:  1577545 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577545----T:  1580150 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580150----T:  1582755 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582755----T:  1585360 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585360----T:  1587965 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1587965----T:  1590570 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590570----T:  1593175 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593175----T:  1595780 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1595780----T:  1598385 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598385----T:  1600990 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1600990----T:  1603595 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603595----T:  1606200 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606200----T:  1608805 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608805----T:  1611410 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611410----T:  1614015 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614015----T:  1616620 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616620----T:  1619225 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619225----T:  1621830 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1621830----T:  1624435 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624435----T:  1627040 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627040----T:  1629645 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629645----T:  1632250 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632250----T:  1634855 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1634855----T:  1637460 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637460----T:  1640065 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640065----T:  1642670 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642670----T:  1645275 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645275----T:  1647880 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1647880----T:  1650485 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650485----T:  1653090 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653090----T:  1655695 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655695----T:  1658300 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658300----T:  1660905 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1660905----T:  1663510 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663510----T:  1666115 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666115----T:  1668720 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668720----T:  1671325 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671325----T:  1673930 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673930----T:  1676535 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676535----T:  1679140 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904166----T:  1905609 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.974342)
F:  1905609----T:  1908144 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1908145----T:  1910680 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2132831----T:  2772067 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(431.624573)
F:  2133367----T:  2135972 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135972----T:  2138577 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138577----T:  2141182 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141182----T:  2143787 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143787----T:  2146392 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146392----T:  2148997 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148997----T:  2151602 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151602----T:  2154207 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154207----T:  2156812 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156812----T:  2159417 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159417----T:  2162022 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162022----T:  2164627 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164627----T:  2167232 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167232----T:  2169837 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169837----T:  2172442 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172442----T:  2175047 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175047----T:  2177652 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177652----T:  2180257 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2180257----T:  2182862 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182862----T:  2185467 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185467----T:  2188072 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188072----T:  2190677 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190677----T:  2193282 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193282----T:  2195887 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195887----T:  2198492 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198492----T:  2201097 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201097----T:  2203702 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203702----T:  2206307 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206307----T:  2208912 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208912----T:  2211517 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211517----T:  2214122 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214122----T:  2216727 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216727----T:  2219332 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219332----T:  2221937 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221937----T:  2224542 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224542----T:  2227147 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2227147----T:  2229752 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229752----T:  2232357 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232357----T:  2234962 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234962----T:  2237567 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237567----T:  2240172 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240172----T:  2242777 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242777----T:  2245382 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245382----T:  2247987 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247987----T:  2250592 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250592----T:  2253197 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2253197----T:  2255802 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255802----T:  2258407 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258407----T:  2261012 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2261012----T:  2263617 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263617----T:  2266222 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2266222----T:  2268827 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268827----T:  2271432 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271432----T:  2274037 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2274037----T:  2276642 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276642----T:  2279247 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2279247----T:  2281852 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281852----T:  2284457 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284457----T:  2287062 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287062----T:  2289667 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289667----T:  2292272 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292272----T:  2294877 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294877----T:  2297482 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297482----T:  2300087 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300087----T:  2302692 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302692----T:  2305297 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2305297----T:  2307902 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307902----T:  2310507 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310507----T:  2313112 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313112----T:  2315717 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315717----T:  2318322 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2318322----T:  2320927 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320927----T:  2323532 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323532----T:  2326137 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2326137----T:  2328742 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328742----T:  2331347 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2331347----T:  2333952 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333952----T:  2336557 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336557----T:  2339162 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339162----T:  2341767 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341767----T:  2344372 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344372----T:  2346977 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346977----T:  2349582 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349582----T:  2352187 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2352187----T:  2354792 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354792----T:  2357397 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357397----T:  2360002 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360002----T:  2362607 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362607----T:  2365212 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2365212----T:  2367817 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367817----T:  2370422 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370422----T:  2373027 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2373027----T:  2375632 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375632----T:  2378237 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2378237----T:  2380842 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380842----T:  2383447 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383447----T:  2386052 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2386052----T:  2388657 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388657----T:  2391262 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391262----T:  2393867 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393867----T:  2396472 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396472----T:  2399077 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399077----T:  2401682 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401682----T:  2404287 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2404287----T:  2406892 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406892----T:  2409497 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409497----T:  2412102 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412102----T:  2414707 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414707----T:  2417312 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417312----T:  2419917 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419917----T:  2422522 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422522----T:  2425127 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425127----T:  2427732 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427732----T:  2430337 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430337----T:  2432942 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432942----T:  2435547 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435547----T:  2438152 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438152----T:  2440757 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440757----T:  2443362 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443362----T:  2445967 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445967----T:  2448572 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448572----T:  2451177 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451177----T:  2453782 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453782----T:  2456387 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456387----T:  2458992 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458992----T:  2461597 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461597----T:  2464202 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464202----T:  2466807 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466807----T:  2469412 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469412----T:  2472017 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472017----T:  2474622 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474622----T:  2477227 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477227----T:  2479832 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479832----T:  2482437 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482437----T:  2485042 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485042----T:  2487647 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487647----T:  2490252 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490252----T:  2492857 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492857----T:  2495462 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495462----T:  2498067 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498067----T:  2500672 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500672----T:  2503277 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503277----T:  2505882 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505882----T:  2508487 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508487----T:  2511092 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511092----T:  2513697 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513697----T:  2516302 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516302----T:  2518907 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518907----T:  2521512 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521512----T:  2524117 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524117----T:  2526722 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526722----T:  2529327 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529327----T:  2531932 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531932----T:  2534537 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534537----T:  2537142 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537142----T:  2539747 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539747----T:  2542352 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542352----T:  2544957 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544957----T:  2547562 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547562----T:  2550167 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2550167----T:  2552772 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552772----T:  2555377 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555377----T:  2557982 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557982----T:  2560587 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560587----T:  2563192 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2563192----T:  2565797 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565797----T:  2568402 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568402----T:  2571007 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571007----T:  2573612 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573612----T:  2576217 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2576217----T:  2578822 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578822----T:  2581427 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581427----T:  2584032 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584032----T:  2586637 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586637----T:  2589242 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2589242----T:  2591847 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591847----T:  2594452 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594452----T:  2597057 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2597057----T:  2599662 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599662----T:  2602267 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2602267----T:  2604872 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604872----T:  2607477 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607477----T:  2610082 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2610082----T:  2612687 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612687----T:  2615292 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2615292----T:  2617897 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617897----T:  2620502 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620502----T:  2623107 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2623107----T:  2625712 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625712----T:  2628317 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2628317----T:  2630922 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630922----T:  2633527 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633527----T:  2636132 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2636132----T:  2638737 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638737----T:  2641342 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2641342----T:  2643947 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643947----T:  2646552 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646552----T:  2649157 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649157----T:  2651762 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651762----T:  2654367 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654367----T:  2656972 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656972----T:  2659577 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659577----T:  2662182 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2662182----T:  2664787 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664787----T:  2667392 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667392----T:  2669997 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669997----T:  2672602 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672602----T:  2675207 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2675207----T:  2677812 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677812----T:  2680417 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680417----T:  2683022 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683022----T:  2685627 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685627----T:  2688232 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2688232----T:  2690837 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690837----T:  2693442 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693442----T:  2696047 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696047----T:  2698652 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698652----T:  2701257 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701257----T:  2703862 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703862----T:  2706467 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706467----T:  2709072 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709072----T:  2711677 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711677----T:  2714282 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714282----T:  2716887 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716887----T:  2719492 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719492----T:  2722097 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722097----T:  2724702 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724702----T:  2727307 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2727307----T:  2729912 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729912----T:  2732517 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732517----T:  2735122 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2735122----T:  2737727 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737727----T:  2740332 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2740332----T:  2742937 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742937----T:  2745542 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745542----T:  2748147 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2748147----T:  2750752 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750752----T:  2753357 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753357----T:  2755962 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755962----T:  2758567 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758567----T:  2761172 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2761172----T:  2763777 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763777----T:  2766382 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994217----T:  2997156 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.984470)
F:  2997156----T:  2999691 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2999692----T:  3002227 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3224378----T:  3674651 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(304.033081)
F:  3224917----T:  3227522 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3227522----T:  3230127 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230127----T:  3232732 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232732----T:  3235337 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235337----T:  3237942 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237942----T:  3240547 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3240547----T:  3243152 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3243152----T:  3245757 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245757----T:  3248362 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248362----T:  3250967 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250967----T:  3253572 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3253572----T:  3256177 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3256177----T:  3258782 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258782----T:  3261387 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3261387----T:  3263992 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263992----T:  3266597 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3266597----T:  3269202 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3269202----T:  3271807 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271807----T:  3274412 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3274412----T:  3277017 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3277017----T:  3279622 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3279622----T:  3282227 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282227----T:  3284832 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284832----T:  3287437 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3287437----T:  3290042 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3290042----T:  3292647 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292647----T:  3295252 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3295252----T:  3297857 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297857----T:  3300462 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3300462----T:  3303067 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3303067----T:  3305672 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305672----T:  3308277 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3308277----T:  3310882 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310882----T:  3313487 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3313487----T:  3316092 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3316092----T:  3318697 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318697----T:  3321302 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3321302----T:  3323907 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323907----T:  3326512 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326512----T:  3329117 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329117----T:  3331722 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331722----T:  3334327 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334327----T:  3336932 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336932----T:  3339537 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339537----T:  3342142 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342142----T:  3344747 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344747----T:  3347352 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347352----T:  3349957 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349957----T:  3352562 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352562----T:  3355167 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355167----T:  3357772 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357772----T:  3360377 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360377----T:  3362982 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362982----T:  3365587 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365587----T:  3368192 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368192----T:  3370797 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370797----T:  3373402 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373402----T:  3376007 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376007----T:  3378612 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378612----T:  3381217 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381217----T:  3383822 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383822----T:  3386427 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386427----T:  3389032 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389032----T:  3391637 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391637----T:  3394242 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394242----T:  3396847 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396847----T:  3399452 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399452----T:  3402057 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402057----T:  3404662 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404662----T:  3407267 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407267----T:  3409872 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409872----T:  3412477 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412477----T:  3415082 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415082----T:  3417687 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417687----T:  3420292 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420292----T:  3422897 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422897----T:  3425502 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425502----T:  3428107 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428107----T:  3430712 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430712----T:  3433317 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433317----T:  3435922 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435922----T:  3438527 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438527----T:  3441132 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441132----T:  3443737 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443737----T:  3446342 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446342----T:  3448947 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448947----T:  3451552 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451552----T:  3454157 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454157----T:  3456762 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456762----T:  3459367 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459367----T:  3461972 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461972----T:  3464577 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464577----T:  3467182 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467182----T:  3469787 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469787----T:  3472392 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472392----T:  3474997 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474997----T:  3477602 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477602----T:  3480207 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480207----T:  3482812 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482812----T:  3485417 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485417----T:  3488022 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488022----T:  3490627 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490627----T:  3493232 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493232----T:  3495837 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495837----T:  3498442 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498442----T:  3501047 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501047----T:  3503652 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503652----T:  3506257 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506257----T:  3508862 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508862----T:  3511467 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511467----T:  3514072 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514072----T:  3516677 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516677----T:  3519282 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519282----T:  3521887 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521887----T:  3524492 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524492----T:  3527097 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527097----T:  3529702 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529702----T:  3532307 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532307----T:  3534912 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534912----T:  3537517 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537517----T:  3540122 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540122----T:  3542727 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542727----T:  3545332 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545332----T:  3547937 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547937----T:  3550542 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550542----T:  3553147 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553147----T:  3555752 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555752----T:  3558357 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558357----T:  3560962 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560962----T:  3563567 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563567----T:  3566172 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566172----T:  3568777 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568777----T:  3571382 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571382----T:  3573987 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573987----T:  3576592 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576592----T:  3579197 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579197----T:  3581802 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581802----T:  3584407 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584407----T:  3587012 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587012----T:  3589617 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589617----T:  3592222 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592222----T:  3594827 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594827----T:  3597432 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597432----T:  3600037 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600037----T:  3602642 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602642----T:  3605247 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605247----T:  3607852 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607852----T:  3610457 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610457----T:  3613062 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613062----T:  3615667 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615667----T:  3618272 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618272----T:  3620877 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620877----T:  3623482 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623482----T:  3626087 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626087----T:  3628692 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628692----T:  3631297 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631297----T:  3633902 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633902----T:  3636507 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636507----T:  3639112 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639112----T:  3641717 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641717----T:  3644322 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644322----T:  3646927 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646927----T:  3649532 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649532----T:  3652137 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652137----T:  3654742 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654742----T:  3657347 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657347----T:  3659952 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659952----T:  3662557 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662557----T:  3665162 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665162----T:  3667767 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667767----T:  3670372 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896801----T:  3901134 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.925726)
F:  3901134----T:  3903669 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3903670----T:  3906205 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4128356----T:  4185372 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(38.498310)
F:  4407522----T:  4411872 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.937205)
F:  4411872----T:  4414407 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4414408----T:  4416943 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4639094----T:  4726938 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.313976)
F:  4949088----T:  4953392 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.906144)
F:  4953392----T:  4955927 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4955928----T:  4958463 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5180614----T:  5214638 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.973667)
F:  5436788----T:  5438926 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.443619)
F:  5438926----T:  5441461 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5441462----T:  5443997 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5666148----T:  5671477 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.598244)
F:  5893627----T:  5894718 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.736664)
F:  5894718----T:  5897253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5897254----T:  5899789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6121940----T:  6124162 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.500338)
F:  6346312----T:  6347276 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.650912)
F:  6347276----T:  6349811 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6349812----T:  6352417 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6349812----T:  6358052 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6360657----T:  6363262 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6360657----T:  6368897 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6371502----T:  6374107 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6371502----T:  6387197 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6389802----T:  6392407 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6389802----T:  6413005 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1856092(cycle), 1253.269409(us)
Tot_kernel_exec_time_and_fault_time: 43442572(cycle), 29333.269531(us)
Tot_memcpy_h2d_time: 1650870(cycle), 1114.699585(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1676220(cycle), 1131.816284(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
