#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  4 15:52:08 2024
# Process ID: 22980
# Current directory: C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.runs/synth_1
# Command line: vivado.exe -log uart_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test.tcl
# Log file: C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.runs/synth_1/uart_test.vds
# Journal file: C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.runs/synth_1\vivado.jou
# Running On        :Jeans
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency     :3294 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16487 MB
# Swap memory       :3342 MB
# Total Virtual     :19830 MB
# Available Virtual :3322 MB
#-----------------------------------------------------------
source uart_test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 485.992 ; gain = 200.516
Command: read_checkpoint -auto_incremental -incremental C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/utils_1/imports/synth_1/uart_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/utils_1/imports/synth_1/uart_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.680 ; gain = 448.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_test' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_test.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/baud_rate_generator.v:15]
	Parameter N bound to: 10 - type: integer 
	Parameter M bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/baud_rate_generator.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_receiver.v:15]
	Parameter DBITS bound to: 24 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_receiver.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_transmitter.v:15]
	Parameter DBITS bound to: 24 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_transmitter.v:15]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/fifo.v:18]
	Parameter DATA_SIZE bound to: 24 - type: integer 
	Parameter ADDR_SPACE_EXP bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/fifo.v:81]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_top.v:37]
WARNING: [Synth 8-689] width (8) of port connection 'write_data' does not match port width (24) of module 'uart_top' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_test.v:38]
WARNING: [Synth 8-689] width (8) of port connection 'read_data' does not match port width (24) of module 'uart_top' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_test.v:41]
INFO: [Synth 8-6157] synthesizing module 'debounce_explicit' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/debounce_explicit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'debounce_explicit' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/debounce_explicit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (0#1) [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_test.v:15]
WARNING: [Synth 8-6014] Unused sequential element nbits_reg_reg was removed.  [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_receiver.v:46]
WARNING: [Synth 8-6014] Unused sequential element nbits_reg_reg was removed.  [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/uart_transmitter.v:48]
WARNING: [Synth 8-3917] design uart_test has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[6] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.781 ; gain = 560.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.781 ; gain = 560.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.781 ; gain = 560.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/constrs_1/imports/UART/uart_const.xdc]
Finished Parsing XDC File [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/constrs_1/imports/UART/uart_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/constrs_1/imports/UART/uart_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1553.508 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_explicit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_explicit'
WARNING: [Synth 8-327] inferring latch for variable 'db_level_reg' [C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.srcs/sources_1/imports/UART/debounce_explicit.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               96 Bit	(4 X 24 bit)          RAMs := 2     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design uart_test has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port seg[6] driven by constant 1
WARNING: [Synth 8-7257] Removed RAM (UART_UNIT/FIFO_RX_UNIT/memory_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element UART_UNIT/FIFO_RX_UNIT/memory_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (UART_UNIT/UART_RX_UNIT/FSM_onehot_state_reg[2]) is unused and will be removed from module uart_test.
WARNING: [Synth 8-3332] Sequential element (UART_UNIT/UART_RX_UNIT/FSM_onehot_state_reg[1]) is unused and will be removed from module uart_test.
WARNING: [Synth 8-3332] Sequential element (UART_UNIT/UART_RX_UNIT/FSM_onehot_state_reg[0]) is unused and will be removed from module uart_test.
WARNING: [Synth 8-3332] Sequential element (BUTTON_DEBOUNCER/db_level_reg) is unused and will be removed from module uart_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------+-----------+----------------------+-------------+
|uart_test   | UART_UNIT/FIFO_TX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 4  | 
+------------+-----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------+-----------+----------------------+-------------+
|uart_test   | UART_UNIT/FIFO_TX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 4  | 
+------------+-----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |    21|
|4     |LUT2     |     2|
|5     |LUT3     |    48|
|6     |LUT4     |    33|
|7     |LUT5     |    10|
|8     |LUT6     |    14|
|9     |RAM32X1D |     2|
|10    |FDCE     |    66|
|11    |FDPE     |     3|
|12    |IBUF     |     3|
|13    |OBUF     |    12|
|14    |OBUFT    |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.508 ; gain = 660.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.508 ; gain = 560.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1553.508 ; gain = 660.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1553.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: b36042bf
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1553.508 ; gain = 1059.793
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Awork/y3s1/HWSynLab/project/testuart16/testuart16.runs/synth_1/uart_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_test_utilization_synth.rpt -pb uart_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 15:52:46 2024...
