$comment
	File created using the following command:
		vcd file lab071.msim.vcd -direction
$end
$date
	Thu May 29 11:22:38 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab071_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " Q $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * Q~output_o $end
$var wire 1 + clk~input_o $end
$var wire 1 , inst|inst~0_combout $end
$var wire 1 - inst|inst~feeder_combout $end
$var wire 1 . inst|inst~q $end
$var wire 1 / inst|inst3~0_combout $end
$var wire 1 0 inst|inst3~q $end
$var wire 1 1 inst|inst5~0_combout $end
$var wire 1 2 inst|inst5~feeder_combout $end
$var wire 1 3 inst|inst5~q $end
$var wire 1 4 inst|inst7~0_combout $end
$var wire 1 5 inst|inst7~q $end
$var wire 1 6 inst|inst9~0_combout $end
$var wire 1 7 inst|inst9~feeder_combout $end
$var wire 1 8 inst|inst9~q $end
$var wire 1 9 inst|inst11~0_combout $end
$var wire 1 : inst|inst11~q $end
$var wire 1 ; inst|inst13~0_combout $end
$var wire 1 < inst|inst13~feeder_combout $end
$var wire 1 = inst|inst13~q $end
$var wire 1 > inst|inst15~0_combout $end
$var wire 1 ? inst|inst15~q $end
$var wire 1 @ inst1|inst~0_combout $end
$var wire 1 A inst1|inst~feeder_combout $end
$var wire 1 B inst1|inst~q $end
$var wire 1 C inst1|inst3~0_combout $end
$var wire 1 D inst1|inst3~q $end
$var wire 1 E inst1|inst5~0_combout $end
$var wire 1 F inst1|inst5~feeder_combout $end
$var wire 1 G inst1|inst5~q $end
$var wire 1 H inst1|inst7~0_combout $end
$var wire 1 I inst1|inst7~feeder_combout $end
$var wire 1 J inst1|inst7~q $end
$var wire 1 K inst1|inst9~0_combout $end
$var wire 1 L inst1|inst9~q $end
$var wire 1 M inst1|inst11~0_combout $end
$var wire 1 N inst1|inst11~feeder_combout $end
$var wire 1 O inst1|inst11~q $end
$var wire 1 P inst1|inst13~0_combout $end
$var wire 1 Q inst1|inst13~feeder_combout $end
$var wire 1 R inst1|inst13~q $end
$var wire 1 S inst1|inst15~0_combout $end
$var wire 1 T inst1|inst15~q $end
$var wire 1 U inst2|inst~0_combout $end
$var wire 1 V inst2|inst~feeder_combout $end
$var wire 1 W inst2|inst~q $end
$var wire 1 X inst2|inst3~0_combout $end
$var wire 1 Y inst2|inst3~q $end
$var wire 1 Z inst2|inst5~0_combout $end
$var wire 1 [ inst2|inst5~feeder_combout $end
$var wire 1 \ inst2|inst5~q $end
$var wire 1 ] inst2|inst7~0_combout $end
$var wire 1 ^ inst2|inst7~feeder_combout $end
$var wire 1 _ inst2|inst7~q $end
$var wire 1 ` inst2|inst9~0_combout $end
$var wire 1 a inst2|inst9~feeder_combout $end
$var wire 1 b inst2|inst9~q $end
$var wire 1 c inst2|inst11~0_combout $end
$var wire 1 d inst2|inst11~q $end
$var wire 1 e inst2|inst13~0_combout $end
$var wire 1 f inst2|inst13~feeder_combout $end
$var wire 1 g inst2|inst13~q $end
$var wire 1 h inst2|inst15~0_combout $end
$var wire 1 i inst2|inst15~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
x#
0$
1%
x&
1'
1(
1)
0*
1+
1,
1-
0.
1/
00
11
12
03
14
05
16
17
08
19
0:
1;
1<
0=
1>
0?
1@
1A
0B
1C
0D
1E
1F
0G
1H
1I
0J
1K
0L
1M
1N
0O
1P
1Q
0R
1S
0T
1U
1V
0W
1X
0Y
1Z
1[
0\
1]
1^
0_
1`
1a
0b
1c
0d
1e
1f
0g
1h
0i
$end
#80000
0!
0+
0#
#1000000
