{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679606400156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606400157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:19:59 2023 " "Processing started: Thu Mar 23 17:19:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606400157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606400157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_sta rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606400158 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679606400309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679606401115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679606401116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401176 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679606401778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8verilog.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8verilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679606401814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton PushButton " "create_clock -period 1.000 -name PushButton PushButton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679606401816 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606401816 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~5\|datac " "Node \"Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401816 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401816 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401816 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datac " "Node \"Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401817 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|datac " "Node \"Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401817 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|datac " "Node \"Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401817 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401817 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|datac " "Node \"Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401818 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|datac " "Node \"Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401818 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datab " "Node \"Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401818 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401818 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|datac " "Node \"Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401821 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401821 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401821 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~53\|datab " "Node \"Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401821 ""} { "Warning" "WSTA_SCC_NODE" "Add0~53\|sumout " "Node \"Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401821 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401821 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~49\|datad " "Node \"Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401822 ""} { "Warning" "WSTA_SCC_NODE" "Add0~49\|sumout " "Node \"Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401822 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401822 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~45\|datad " "Node \"Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401822 ""} { "Warning" "WSTA_SCC_NODE" "Add0~45\|sumout " "Node \"Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401822 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401822 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~41\|datac " "Node \"Add0~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""} { "Warning" "WSTA_SCC_NODE" "Add0~41\|sumout " "Node \"Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~37\|datac " "Node \"Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""} { "Warning" "WSTA_SCC_NODE" "Add0~37\|sumout " "Node \"Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datac " "Node \"Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~77\|datac " "Node \"Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""} { "Warning" "WSTA_SCC_NODE" "Add0~77\|sumout " "Node \"Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401823 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~73\|datac " "Node \"Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~73\|sumout " "Node \"Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~69\|datad " "Node \"Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~69\|sumout " "Node \"Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~65\|datac " "Node \"Add0~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~65\|sumout " "Node \"Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~61\|datac " "Node \"Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|sumout " "Node \"Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~57\|dataa " "Node \"Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~57\|sumout " "Node \"Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~121\|datac " "Node \"Add0~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~121\|sumout " "Node \"Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~117\|datad " "Node \"Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""} { "Warning" "WSTA_SCC_NODE" "Add0~117\|sumout " "Node \"Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401824 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401824 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~113\|datac " "Node \"Add0~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~113\|sumout " "Node \"Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~109\|datad " "Node \"Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~109\|sumout " "Node \"Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~105\|datac " "Node \"Add0~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~105\|sumout " "Node \"Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~101\|datac " "Node \"Add0~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~101\|sumout " "Node \"Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~97\|datad " "Node \"Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~97\|sumout " "Node \"Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~93\|datac " "Node \"Add0~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~93\|sumout " "Node \"Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~89\|datac " "Node \"Add0~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~89\|sumout " "Node \"Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~85\|datad " "Node \"Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~85\|sumout " "Node \"Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~81\|datac " "Node \"Add0~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""} { "Warning" "WSTA_SCC_NODE" "Add0~81\|sumout " "Node \"Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401825 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|combout " "Node \"count\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401826 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|datad " "Node \"count\[0\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606401826 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606401826 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datab " "From: Add0~13\|cin  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datab " "From: Add0~13\|dataa  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datac " "From: Add0~17\|dataa  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datac " "From: Add0~1\|cin  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datac " "From: Add0~1\|dataa  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datac " "From: Add0~21\|dataa  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datac " "From: Add0~25\|dataa  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datac " "From: Add0~29\|dataa  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datab " "From: Add0~53\|cin  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datab " "From: Add0~53\|dataa  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datac " "From: Add0~9\|dataa  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606401828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606401828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606401831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606401832 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679606401833 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679606401846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606401876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606401876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.092 " "Worst-case setup slack is -42.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.092            -318.486 PushButton  " "  -42.092            -318.486 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -36.735 " "Worst-case hold slack is -36.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.735            -146.301 PushButton  " "  -36.735            -146.301 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606401903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606401907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -36.333 " "Worst-case minimum pulse width slack is -36.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.333          -12721.423 PushButton  " "  -36.333          -12721.423 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606401916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606401916 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679606401929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679606401968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679606403016 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datab " "From: Add0~13\|cin  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datab " "From: Add0~13\|dataa  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datac " "From: Add0~17\|dataa  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datac " "From: Add0~1\|cin  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datac " "From: Add0~1\|dataa  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datac " "From: Add0~21\|dataa  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datac " "From: Add0~25\|dataa  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datac " "From: Add0~29\|dataa  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datab " "From: Add0~53\|cin  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datab " "From: Add0~53\|dataa  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datac " "From: Add0~9\|dataa  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606403106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606403106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606403107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606403119 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606403119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.722 " "Worst-case setup slack is -43.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.722            -332.327 PushButton  " "  -43.722            -332.327 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606403125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -38.474 " "Worst-case hold slack is -38.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.474            -153.490 PushButton  " "  -38.474            -153.490 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606403133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606403150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606403158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -38.054 " "Worst-case minimum pulse width slack is -38.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.054          -13244.569 PushButton  " "  -38.054          -13244.569 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606403206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606403206 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679606403218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679606403415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679606404273 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datab " "From: Add0~13\|cin  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datab " "From: Add0~13\|dataa  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datac " "From: Add0~17\|dataa  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datac " "From: Add0~1\|cin  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datac " "From: Add0~1\|dataa  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datac " "From: Add0~21\|dataa  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datac " "From: Add0~25\|dataa  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datac " "From: Add0~29\|dataa  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datab " "From: Add0~53\|cin  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datab " "From: Add0~53\|dataa  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datac " "From: Add0~9\|dataa  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404344 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606404344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606404345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606404347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606404347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.850 " "Worst-case setup slack is -21.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.850            -161.827 PushButton  " "  -21.850            -161.827 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.485 " "Worst-case hold slack is -18.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.485             -73.498 PushButton  " "  -18.485             -73.498 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606404372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606404379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -18.135 " "Worst-case minimum pulse width slack is -18.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.135           -6296.020 PushButton  " "  -18.135           -6296.020 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404383 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679606404403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datab " "From: Add0~13\|cin  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datab " "From: Add0~13\|dataa  to: Add0~13\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datac " "From: Add0~17\|dataa  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datac " "From: Add0~1\|cin  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datac " "From: Add0~1\|dataa  to: Add0~1\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datac " "From: Add0~21\|dataa  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datac " "From: Add0~25\|dataa  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datac " "From: Add0~29\|dataa  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datab " "From: Add0~53\|cin  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datab " "From: Add0~53\|dataa  to: Add0~53\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datac " "From: Add0~9\|dataa  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606404589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606404589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606404590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606404591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606404591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.963 " "Worst-case setup slack is -20.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.963            -156.404 PushButton  " "  -20.963            -156.404 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -17.916 " "Worst-case hold slack is -17.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.916             -71.360 PushButton  " "  -17.916             -71.360 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606404617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606404625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.486 " "Worst-case minimum pulse width slack is -17.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.486           -6040.907 PushButton  " "  -17.486           -6040.907 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606404635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606404635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679606406472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679606406473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 103 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606406600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:20:06 2023 " "Processing ended: Thu Mar 23 17:20:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606406600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606406600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606406600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679606406600 ""}
