
*** Running vivado
    with args -log implementation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source implementation.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source implementation.tcl -notrace
Command: synth_design -top implementation -part xc7a100tcsg324-1 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3748 
WARNING: [Synth 8-2507] parameter declaration becomes local in multiplier with formal parameter declaration list [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in multiplier with formal parameter declaration list [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in multiplier with formal parameter declaration list [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in multiplier with formal parameter declaration list [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 350.801 ; gain = 111.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'implementation' [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:7]
	Parameter put bound to: 4'b0000 
	Parameter waitAck bound to: 4'b0001 
	Parameter waitRes bound to: 4'b0010 
	Parameter endex bound to: 4'b0011 
	Parameter WORD_MSB bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplier' [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:5]
	Parameter WORD_MSB bound to: 7 - type: integer 
	Parameter EXPONENT_MSB bound to: 2 - type: integer 
	Parameter MANTISSA_MSB bound to: 3 - type: integer 
	Parameter EXPONENT_BIAS bound to: 3 - type: integer 
	Parameter MANTISSA_MAX bound to: 31 - type: integer 
	Parameter PRODUCT_MSB bound to: 11 - type: integer 
	Parameter get_a bound to: 4'b0000 
	Parameter get_b bound to: 4'b0001 
	Parameter unpack bound to: 4'b0010 
	Parameter special_cases bound to: 4'b0011 
	Parameter normalise_a bound to: 4'b0100 
	Parameter normalise_b bound to: 4'b0101 
	Parameter multiply_0 bound to: 4'b0110 
	Parameter multiply_1 bound to: 4'b0111 
	Parameter normalise_1 bound to: 4'b1000 
	Parameter normalise_2 bound to: 4'b1001 
	Parameter round bound to: 4'b1010 
	Parameter pack bound to: 4'b1011 
	Parameter put_z bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:75]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (1#1) [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:71]
INFO: [Synth 8-6155] done synthesizing module 'implementation' (2#1) [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.238 ; gain = 147.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.238 ; gain = 147.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.238 ; gain = 147.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/implementation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/implementation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 745.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v:75]
INFO: [Synth 8-5544] ROM "a_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_e" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_e" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'B_STB_reg' into 'A_STB_reg' [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:60]
WARNING: [Synth 8-6014] Unused sequential element B_STB_reg was removed.  [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:60]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'implementation'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z_ACK" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     put |                               00 |                              000
                 waitAck |                               01 |                              001
                 waitRes |                               10 |                              010
                   endex |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'implementation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  14 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module implementation 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  14 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'multest/product_reg[0]' (FDE) to 'multest/product_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multest/product_reg[1] )
INFO: [Synth 8-3886] merging instance 'multest/b_reg[7]' (FDE) to 'multest/b_reg[4]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[7]' (FDE) to 'multest/a_reg[4]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[3]' (FDE) to 'multest/a_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[2]' (FDE) to 'multest/a_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[1]' (FDE) to 'multest/a_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[0]' (FDE) to 'multest/a_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/a_reg[5]' (FDE) to 'multest/a_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multest/a_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\multest/a_reg[6] )
INFO: [Synth 8-3886] merging instance 'multest/b_reg[3]' (FDE) to 'multest/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/b_reg[2]' (FDE) to 'multest/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/b_reg[1]' (FDE) to 'multest/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/b_reg[0]' (FDE) to 'multest/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'multest/b_reg[5]' (FDE) to 'multest/b_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multest/b_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\multest/b_reg[6] )
INFO: [Synth 8-3886] merging instance 'multest/b_s_reg' (FDE) to 'multest/a_s_reg'
INFO: [Synth 8-3886] merging instance 'multest/product_reg[1]' (FDE) to 'multest/z_s_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multest/z_s_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multest/a_s_reg )
WARNING: [Synth 8-3332] Sequential element (multest/a_reg[6]) is unused and will be removed from module implementation.
WARNING: [Synth 8-3332] Sequential element (multest/a_reg[4]) is unused and will be removed from module implementation.
WARNING: [Synth 8-3332] Sequential element (multest/b_reg[6]) is unused and will be removed from module implementation.
WARNING: [Synth 8-3332] Sequential element (multest/b_reg[4]) is unused and will be removed from module implementation.
WARNING: [Synth 8-3332] Sequential element (multest/a_s_reg) is unused and will be removed from module implementation.
WARNING: [Synth 8-3332] Sequential element (multest/z_s_reg) is unused and will be removed from module implementation.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 745.895 ; gain = 506.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 763.012 ; gain = 523.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    15|
|4     |LUT3   |    12|
|5     |LUT4   |    31|
|6     |LUT5   |    30|
|7     |LUT6   |    47|
|8     |FDRE   |    67|
|9     |IBUF   |     1|
|10    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   216|
|2     |  multest |multiplier |   202|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 763.777 ; gain = 164.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.777 ; gain = 524.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 763.777 ; gain = 537.723
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.runs/synth_1/implementation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file implementation_utilization_synth.rpt -pb implementation_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 763.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct  8 21:53:36 2018...
