#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1115bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1115d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x110d5d0 .functor NOT 1, L_0x11460c0, C4<0>, C4<0>, C4<0>;
L_0x1145e50 .functor XOR 1, L_0x1145d10, L_0x1145db0, C4<0>, C4<0>;
L_0x1145fb0 .functor XOR 1, L_0x1145e50, L_0x1145f10, C4<0>, C4<0>;
v0x1143460_0 .net *"_ivl_10", 0 0, L_0x1145f10;  1 drivers
v0x1143560_0 .net *"_ivl_12", 0 0, L_0x1145fb0;  1 drivers
v0x1143640_0 .net *"_ivl_2", 0 0, L_0x1145c70;  1 drivers
v0x1143700_0 .net *"_ivl_4", 0 0, L_0x1145d10;  1 drivers
v0x11437e0_0 .net *"_ivl_6", 0 0, L_0x1145db0;  1 drivers
v0x1143910_0 .net *"_ivl_8", 0 0, L_0x1145e50;  1 drivers
v0x11439f0_0 .net "a", 0 0, v0x1141a70_0;  1 drivers
v0x1143a90_0 .net "b", 0 0, v0x1141b10_0;  1 drivers
v0x1143b30_0 .net "c", 0 0, v0x1141bb0_0;  1 drivers
v0x1143bd0_0 .var "clk", 0 0;
v0x1143c70_0 .net "d", 0 0, v0x1141d20_0;  1 drivers
v0x1143d10_0 .net "out_dut", 0 0, L_0x1145b10;  1 drivers
v0x1143db0_0 .net "out_ref", 0 0, L_0x1144d80;  1 drivers
v0x1143e50_0 .var/2u "stats1", 159 0;
v0x1143ef0_0 .var/2u "strobe", 0 0;
v0x1143f90_0 .net "tb_match", 0 0, L_0x11460c0;  1 drivers
v0x1144050_0 .net "tb_mismatch", 0 0, L_0x110d5d0;  1 drivers
v0x1144220_0 .net "wavedrom_enable", 0 0, v0x1141e10_0;  1 drivers
v0x11442c0_0 .net "wavedrom_title", 511 0, v0x1141eb0_0;  1 drivers
L_0x1145c70 .concat [ 1 0 0 0], L_0x1144d80;
L_0x1145d10 .concat [ 1 0 0 0], L_0x1144d80;
L_0x1145db0 .concat [ 1 0 0 0], L_0x1145b10;
L_0x1145f10 .concat [ 1 0 0 0], L_0x1144d80;
L_0x11460c0 .cmp/eeq 1, L_0x1145c70, L_0x1145fb0;
S_0x1115ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1115d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1116650 .functor NOT 1, v0x1141bb0_0, C4<0>, C4<0>, C4<0>;
L_0x110de90 .functor NOT 1, v0x1141b10_0, C4<0>, C4<0>, C4<0>;
L_0x11444d0 .functor AND 1, L_0x1116650, L_0x110de90, C4<1>, C4<1>;
L_0x1144570 .functor NOT 1, v0x1141d20_0, C4<0>, C4<0>, C4<0>;
L_0x11446a0 .functor NOT 1, v0x1141a70_0, C4<0>, C4<0>, C4<0>;
L_0x11447a0 .functor AND 1, L_0x1144570, L_0x11446a0, C4<1>, C4<1>;
L_0x1144880 .functor OR 1, L_0x11444d0, L_0x11447a0, C4<0>, C4<0>;
L_0x1144940 .functor AND 1, v0x1141a70_0, v0x1141bb0_0, C4<1>, C4<1>;
L_0x1144a00 .functor AND 1, L_0x1144940, v0x1141d20_0, C4<1>, C4<1>;
L_0x1144ac0 .functor OR 1, L_0x1144880, L_0x1144a00, C4<0>, C4<0>;
L_0x1144c30 .functor AND 1, v0x1141b10_0, v0x1141bb0_0, C4<1>, C4<1>;
L_0x1144ca0 .functor AND 1, L_0x1144c30, v0x1141d20_0, C4<1>, C4<1>;
L_0x1144d80 .functor OR 1, L_0x1144ac0, L_0x1144ca0, C4<0>, C4<0>;
v0x110d840_0 .net *"_ivl_0", 0 0, L_0x1116650;  1 drivers
v0x110d8e0_0 .net *"_ivl_10", 0 0, L_0x11447a0;  1 drivers
v0x1140260_0 .net *"_ivl_12", 0 0, L_0x1144880;  1 drivers
v0x1140320_0 .net *"_ivl_14", 0 0, L_0x1144940;  1 drivers
v0x1140400_0 .net *"_ivl_16", 0 0, L_0x1144a00;  1 drivers
v0x1140530_0 .net *"_ivl_18", 0 0, L_0x1144ac0;  1 drivers
v0x1140610_0 .net *"_ivl_2", 0 0, L_0x110de90;  1 drivers
v0x11406f0_0 .net *"_ivl_20", 0 0, L_0x1144c30;  1 drivers
v0x11407d0_0 .net *"_ivl_22", 0 0, L_0x1144ca0;  1 drivers
v0x11408b0_0 .net *"_ivl_4", 0 0, L_0x11444d0;  1 drivers
v0x1140990_0 .net *"_ivl_6", 0 0, L_0x1144570;  1 drivers
v0x1140a70_0 .net *"_ivl_8", 0 0, L_0x11446a0;  1 drivers
v0x1140b50_0 .net "a", 0 0, v0x1141a70_0;  alias, 1 drivers
v0x1140c10_0 .net "b", 0 0, v0x1141b10_0;  alias, 1 drivers
v0x1140cd0_0 .net "c", 0 0, v0x1141bb0_0;  alias, 1 drivers
v0x1140d90_0 .net "d", 0 0, v0x1141d20_0;  alias, 1 drivers
v0x1140e50_0 .net "out", 0 0, L_0x1144d80;  alias, 1 drivers
S_0x1140fb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1115d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1141a70_0 .var "a", 0 0;
v0x1141b10_0 .var "b", 0 0;
v0x1141bb0_0 .var "c", 0 0;
v0x1141c80_0 .net "clk", 0 0, v0x1143bd0_0;  1 drivers
v0x1141d20_0 .var "d", 0 0;
v0x1141e10_0 .var "wavedrom_enable", 0 0;
v0x1141eb0_0 .var "wavedrom_title", 511 0;
S_0x1141250 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1140fb0;
 .timescale -12 -12;
v0x11414b0_0 .var/2s "count", 31 0;
E_0x1110b00/0 .event negedge, v0x1141c80_0;
E_0x1110b00/1 .event posedge, v0x1141c80_0;
E_0x1110b00 .event/or E_0x1110b00/0, E_0x1110b00/1;
E_0x1110d50 .event negedge, v0x1141c80_0;
E_0x10fb9f0 .event posedge, v0x1141c80_0;
S_0x11415b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1140fb0;
 .timescale -12 -12;
v0x11417b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1141890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1140fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1142010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1115d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1145020 .functor AND 1, L_0x1144ee0, L_0x1144f80, C4<1>, C4<1>;
L_0x11452a0 .functor AND 1, L_0x1145130, L_0x11451d0, C4<1>, C4<1>;
L_0x11453b0 .functor OR 1, L_0x1145020, L_0x11452a0, C4<0>, C4<0>;
L_0x11454c0 .functor AND 1, v0x1141a70_0, v0x1141bb0_0, C4<1>, C4<1>;
L_0x1145670 .functor AND 1, L_0x11454c0, v0x1141d20_0, C4<1>, C4<1>;
L_0x1145840 .functor OR 1, L_0x11453b0, L_0x1145670, C4<0>, C4<0>;
L_0x1145990 .functor AND 1, v0x1141b10_0, v0x1141bb0_0, C4<1>, C4<1>;
L_0x1145a00 .functor AND 1, L_0x1145990, v0x1141d20_0, C4<1>, C4<1>;
L_0x1145b10 .functor OR 1, L_0x1145840, L_0x1145a00, C4<0>, C4<0>;
v0x1142300_0 .net *"_ivl_1", 0 0, L_0x1144ee0;  1 drivers
v0x11423c0_0 .net *"_ivl_11", 0 0, L_0x11452a0;  1 drivers
v0x1142480_0 .net *"_ivl_13", 0 0, L_0x11453b0;  1 drivers
v0x1142550_0 .net *"_ivl_15", 0 0, L_0x11454c0;  1 drivers
v0x1142610_0 .net *"_ivl_17", 0 0, L_0x1145670;  1 drivers
v0x1142720_0 .net *"_ivl_19", 0 0, L_0x1145840;  1 drivers
v0x11427e0_0 .net *"_ivl_21", 0 0, L_0x1145990;  1 drivers
v0x11428a0_0 .net *"_ivl_23", 0 0, L_0x1145a00;  1 drivers
v0x1142960_0 .net *"_ivl_3", 0 0, L_0x1144f80;  1 drivers
v0x1142a20_0 .net *"_ivl_5", 0 0, L_0x1145020;  1 drivers
v0x1142ae0_0 .net *"_ivl_7", 0 0, L_0x1145130;  1 drivers
v0x1142ba0_0 .net *"_ivl_9", 0 0, L_0x11451d0;  1 drivers
v0x1142c60_0 .net "a", 0 0, v0x1141a70_0;  alias, 1 drivers
v0x1142d00_0 .net "b", 0 0, v0x1141b10_0;  alias, 1 drivers
v0x1142df0_0 .net "c", 0 0, v0x1141bb0_0;  alias, 1 drivers
v0x1142ee0_0 .net "d", 0 0, v0x1141d20_0;  alias, 1 drivers
v0x1142fd0_0 .net "out", 0 0, L_0x1145b10;  alias, 1 drivers
L_0x1144ee0 .reduce/nor v0x1141bb0_0;
L_0x1144f80 .reduce/nor v0x1141b10_0;
L_0x1145130 .reduce/nor v0x1141d20_0;
L_0x11451d0 .reduce/nor v0x1141a70_0;
S_0x1143240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1115d40;
 .timescale -12 -12;
E_0x11108a0 .event anyedge, v0x1143ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1143ef0_0;
    %nor/r;
    %assign/vec4 v0x1143ef0_0, 0;
    %wait E_0x11108a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1140fb0;
T_3 ;
    %fork t_1, S_0x1141250;
    %jmp t_0;
    .scope S_0x1141250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11414b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1141d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141b10_0, 0;
    %assign/vec4 v0x1141a70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10fb9f0;
    %load/vec4 v0x11414b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11414b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1141d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141b10_0, 0;
    %assign/vec4 v0x1141a70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1110d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1141890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1110b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1141a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1141bb0_0, 0;
    %assign/vec4 v0x1141d20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1140fb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1115d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1143bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1143ef0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1115d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1143bd0_0;
    %inv;
    %store/vec4 v0x1143bd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1115d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1141c80_0, v0x1144050_0, v0x11439f0_0, v0x1143a90_0, v0x1143b30_0, v0x1143c70_0, v0x1143db0_0, v0x1143d10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1115d40;
T_7 ;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1115d40;
T_8 ;
    %wait E_0x1110b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1143e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1143e50_0, 4, 32;
    %load/vec4 v0x1143f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1143e50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1143e50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1143e50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1143db0_0;
    %load/vec4 v0x1143db0_0;
    %load/vec4 v0x1143d10_0;
    %xor;
    %load/vec4 v0x1143db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1143e50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1143e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1143e50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/kmap2/iter0/response13/top_module.sv";
