m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eadc_manager
Z1 w1675352108
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
l0
L7
VAm?^oCOl3cn5461goRN2W2
Z9 OV;C;10.1d;51
31
Z10 !s108 1679388695.717000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 DQJ0c:k5R41iZSkDKWCeC0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 adc_manager 0 22 Am?^oCOl3cn5461goRN2W2
l64
L37
VW7KZnfC?0XKPMAbLaNRCQ2
R9
31
R10
R11
R12
R13
R14
!s100 oiVJTSN`ZoEdgMc]YUS;O3
!i10b 1
Eadc_ram_shifter
Z15 w1675281909
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
l0
L7
VLUN<P0GhAE03OKRdI5?Ag2
R9
31
Z18 !s108 1679388696.160000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
R13
R14
!s100 JAg<az3Mk=APSnYU8i0lh0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 adc_ram_shifter 0 22 LUN<P0GhAE03OKRdI5?Ag2
l30
L23
VNQ7:mR]4ER_`=Mn9l_R@c3
R9
31
R18
R19
R20
R13
R14
!s100 58^a]E=V:o6h=d?>f]`HY1
!i10b 1
Ebig_ram_wizard
Z21 w1675274095
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
l0
L42
VYB0RIH@9bL6FFWLn;ebB41
R9
31
Z24 !s108 1679388696.097000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
R13
R14
!s100 CCWAgQ85>F`fKeBO9e6jY1
!i10b 1
Asyn
R4
R5
DEx4 work 14 big_ram_wizard 0 22 YB0RIH@9bL6FFWLn;ebB41
l105
L58
VPSho4EG<YFJX]1;;=h:ZZ2
R9
31
R24
R25
R26
R13
R14
!s100 @UI^2oBj:b7kVcSNkYX7@1
!i10b 1
Eclock_divider
R21
R2
R3
R4
R5
R6
Z27 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z28 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
V<afa>64UjEQH]]^OXYBGD1
R9
31
Z29 !s108 1679388696.031000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
R13
R14
!s100 kkJkzg`S9>Uh:d>`IL6c[2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 clock_divider 0 22 <afa>64UjEQH]]^OXYBGD1
l20
L16
VP46Z5ngcMi1E`[U56KMS22
R9
31
R29
R30
R31
R13
R14
!s100 eg>ZV3=k;9E@8k4mm6<>S2
!i10b 1
Ecorr_func_rom_1
R1
R4
R5
R6
Z32 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
Z33 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
l0
L42
V:ET04I_80hYFM17[5:5l_0
R9
31
Z34 !s108 1679388696.487000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
Z36 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
R13
R14
!s100 1GTT>zfae9AA@5oA93SAe1
!i10b 1
Asyn
R4
R5
DEx4 work 15 corr_func_rom_1 0 22 :ET04I_80hYFM17[5:5l_0
l104
L54
V[ATianZeT2`cQLko9Pl@11
R9
31
R34
R35
R36
R13
R14
!s100 AZW[FN^X1:fd@UIEKG@2:0
!i10b 1
Ecorrelation_function
R1
R3
R4
R5
R6
Z37 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
Z38 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
l0
L5
V:^a`]n5gb`FEF6NCU1DAL0
R9
31
Z39 !s108 1679388695.838000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
Z41 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
R13
R14
!s100 oX]jDDehbMBW`eS;RSIGF2
!i10b 1
Aarc1
R3
R4
R5
DEx4 work 20 correlation_function 0 22 :^a`]n5gb`FEF6NCU1DAL0
l48
L18
VMFmll=lUI9mmSXDA2_58@3
R9
31
R39
R40
R41
R13
R14
!s100 kmSiF0O:hIDU22^8I?IH>2
!i10b 1
Ecorrelation_gate
R1
R3
R4
R5
R6
Z42 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
Z43 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
l0
L5
VfEl6l?k4R8aD3dGnJY0?C0
R9
31
Z44 !s108 1679388696.419000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
Z46 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
R13
R14
!s100 X5Ah0=Y>XMNZ^ocSf7`^A1
!i10b 1
Aarc
R3
R4
R5
DEx4 work 16 correlation_gate 0 22 fEl6l?k4R8aD3dGnJY0?C0
l19
L17
VTA=]e9XQ3HgTTEgfNBNG<3
R9
31
R44
R45
R46
R13
R14
!s100 XjHBA5_NWZ7?P[=;BY?702
!i10b 1
Espi_controller
Z47 w1678724458
R2
R3
R4
R5
R6
Z48 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z49 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L7
VKi7kl<k:fY6h5_QA]X;a33
R9
32
Z50 !s108 1679388755.201000
Z51 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z52 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z53 o-work work -O0
R14
!s100 >zC1BWhQ64]KARgh3^kbY0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 Ki7kl<k:fY6h5_QA]X;a33
l67
L22
V?Qdnkc>bCfgHWaV8<mWYE3
R9
32
R50
R51
R52
R53
R14
!s100 :VRPc2;iizX`MaPmZ=lYS1
!i10b 1
Espi_test_projektas
Z54 w1678725166
R2
R3
R4
R5
R6
Z55 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
Z56 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
l0
L6
V51E[ON3`zz]Pelm3=aQV13
R9
32
Z57 !s108 1679388753.941000
Z58 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd|
Z59 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd|
R53
R14
!s100 JA?QTLoA4YfK8IhLb6o6k2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 18 spi_test_projektas 0 22 51E[ON3`zz]Pelm3=aQV13
l38
L16
VTBXNIOabeVFzHNG;;?dIZ1
R9
32
R57
R58
R59
R53
R14
!s100 HP^F7>^cocz`2iIk2TAJ02
!i10b 1
Espi_tx
Z60 w1678724407
R2
R3
R4
R5
R6
Z61 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z62 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VEn`5ZQni3=bRN>56730VN2
R9
32
Z63 !s108 1679388756.995000
Z64 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z65 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R53
R14
!s100 <[X3g92JLeTHz9a``SR^G3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 En`5ZQni3=bRN>56730VN2
l35
L23
V67fFCdjN44Mi2X3jG:G>P3
R9
32
R63
R64
R65
R53
R14
!s100 EH8ADjKDJCg`D5IVAGde=1
!i10b 1
Euart_controller
R21
R2
R3
R4
R5
R6
Z66 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z67 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L7
V^PVahDVaoR[Eao1dob3>P3
R9
31
Z68 !s108 1679388696.227000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z70 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 i[X:l38@EHz;U0H>@iYQn3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 ^PVahDVaoR[Eao1dob3>P3
l68
L19
V:iBOYUHccHfi:Nl:_8nIH0
R9
31
R68
R69
R70
R13
R14
!s100 oUo@JRFk5O0=0^nam7HBJ0
!i10b 1
Euart_fifo_wizard
R21
R4
R5
R6
Z71 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z72 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z73 !s108 1679388696.357000
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z75 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R73
R74
R75
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R21
R2
R3
R4
R5
R6
Z76 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z77 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
VB1[jgUGUUn5fhRWWWgT0]1
R9
31
Z78 !s108 1679388696.292000
Z79 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z80 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 aC5jh4o1^0CiBkF56hGUU3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 B1[jgUGUUn5fhRWWWgT0]1
l31
L24
VM0]cf:PiX_GXNH_]hEE2^1
R9
31
R78
R79
R80
R13
R14
!s100 RIm6SX3ALkM>LJPT8hDDg3
!i10b 1
Euni_projektas
Z81 w1679337522
R2
R3
R4
R5
R6
Z82 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z83 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V`mBHD=_=JOVfHlG4FSj_63
R9
31
Z84 !s108 1679388695.968000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z86 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 TQj>89=V[?^eQ?DGO^j6P1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 `mBHD=_=JOVfHlG4FSj_63
l224
L47
V:0X5[^EBl0<F<eHgYheAz1
R9
31
R84
R85
R86
R13
R14
!s100 _fJT`FMiMSP7@Q2bSI0g_0
!i10b 1
Ewizard_ram
Z87 w1673001187
R4
R5
R6
Z88 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
Z89 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
l0
L42
V>>XX;EfR8>j6zAbg9j=l_3
R9
31
Z90 !s108 1679388695.901000
Z91 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
Z92 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
R13
R14
!s100 h;DloUO]JX0M`@BW98iVc3
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_ram 0 22 >>XX;EfR8>j6zAbg9j=l_3
l86
L54
VJ0nGH>aQV^nk45iG5IYnM3
R9
31
R90
R91
R92
R13
R14
!s100 8J4fj76In6l8Um5;Wfl;70
!i10b 1
Ewizard_spi_fifo
Z93 w1678371979
R4
R5
R6
Z94 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z95 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VzLVF1g>e_3QizfjUAd9h;3
!s100 iXYb4lzRU]hoTz`TM4jSd2
R9
32
!i10b 1
Z96 !s108 1679388846.921000
Z97 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z98 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R53
R14
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 zLVF1g>e_3QizfjUAd9h;3
l85
L55
V9GVnJ;=8^OLgXXed]fQ^51
!s100 AWLgO7mS@7W^7O`e>5Iac2
R9
32
!i10b 1
R96
R97
R98
R53
R14
