library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mux_peso_o_muro is
    Port (
        A    : in  STD_LOGIC_VECTOR(2 downto 0);  -- Entrada A (3 bits)
        B    : in  STD_LOGIC_VECTOR(2 downto 0);  -- Entrada B (3 bits)
        Sel  : in  STD_LOGIC;                      -- Señal de selección
        Y    : out STD_LOGIC_VECTOR(2 downto 0)    -- Salida Y (3 bits)
    );
end mux_peso_o_muro;

architecture Behavioral of mux_peso_o_muro is
begin
    process (A, B, Sel)
    begin
        if Sel = '0' then
            Y <= A;  -- Si Sel es 0, la salida es A
        else
            Y <= B;  -- Si Sel es 1, la salida es B
        end if;
    end process;
end Behavioral;
