<strong>verilog-decls-get-signals</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-decls-get-signals <u>DECLS</u>)</br>
</br>
Return all declared signals in <u>DECLS</u>, excluding 'assign' statements.