<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Object Oriented Library for ARM 7: LPC23_EMAC.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Logo Alone.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Object Oriented Library for ARM 7&#160;<span id="projectnumber">1.100.000</span></div>
   <div id="projectbrief">Designed for LPC2368 by Afshin James Shiraian</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('_l_p_c23___e_m_a_c_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">LPC23_EMAC.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00002"></a>00002 <span class="comment"> *      R T L  -  T C P N E T</span>
<a name="l00003"></a>00003 <span class="comment"> *----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment"> *      Name:    LPC23_EMAC.H</span>
<a name="l00005"></a>00005 <span class="comment"> *      Purpose: Philips LPC2378 EMAC Ethernet Controller Driver definitions</span>
<a name="l00006"></a>00006 <span class="comment"> *      Rev.:    V3.20</span>
<a name="l00007"></a>00007 <span class="comment"> *----------------------------------------------------------------------------</span>
<a name="l00008"></a>00008 <span class="comment"> *      This code is part of the RealView Run-Time Library.</span>
<a name="l00009"></a>00009 <span class="comment"> *      Copyright (c) 2004-2008 KEIL - An ARM Company. All rights reserved.</span>
<a name="l00010"></a>00010 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 <span class="preprocessor">#ifndef __LPC23_EMAC_H</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span><span class="preprocessor">#define __LPC23_EMAC_H</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">/* EMAC Memory Buffer configuration for 16K Ethernet RAM. */</span>
<a name="l00016"></a>00016 <span class="preprocessor">#define NUM_RX_FRAG         4           </span><span class="comment">/* Num.of RX Fragments 4*1536= 6.0kB */</span>
<a name="l00017"></a>00017 <span class="preprocessor">#define NUM_TX_FRAG         3           </span><span class="comment">/* Num.of TX Fragments 3*1536= 4.6kB */</span>
<a name="l00018"></a>00018 <span class="preprocessor">#define ETH_FRAG_SIZE       1536        </span><span class="comment">/* Packet Fragment size 1536 Bytes   */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#define ETH_MAX_FLEN        1536        </span><span class="comment">/* Max. Ethernet Frame Size          */</span>
<a name="l00021"></a>00021 
<a name="l00022"></a><a class="code" href="struct_r_x___desc.html">00022</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{                        <span class="comment">/* RX Descriptor struct              */</span>
<a name="l00023"></a>00023    U32 Packet;
<a name="l00024"></a>00024    U32 Ctrl;
<a name="l00025"></a>00025 } <a class="code" href="struct_r_x___desc.html">RX_Desc</a>;
<a name="l00026"></a>00026 
<a name="l00027"></a><a class="code" href="struct_r_x___stat.html">00027</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{                        <span class="comment">/* RX Status struct                  */</span>
<a name="l00028"></a>00028    U32 Info;
<a name="l00029"></a>00029    U32 HashCRC;
<a name="l00030"></a>00030 } <a class="code" href="struct_r_x___stat.html">RX_Stat</a>;
<a name="l00031"></a>00031 
<a name="l00032"></a><a class="code" href="struct_t_x___desc.html">00032</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{                        <span class="comment">/* TX Descriptor struct              */</span>
<a name="l00033"></a>00033    U32 Packet;
<a name="l00034"></a>00034    U32 Ctrl;
<a name="l00035"></a>00035 } <a class="code" href="struct_t_x___desc.html">TX_Desc</a>;
<a name="l00036"></a>00036 
<a name="l00037"></a><a class="code" href="struct_t_x___stat.html">00037</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{                        <span class="comment">/* TX Status struct                  */</span>
<a name="l00038"></a>00038    U32 Info;
<a name="l00039"></a>00039 } <a class="code" href="struct_t_x___stat.html">TX_Stat</a>;
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">/* MAC Configuration Register 1 */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define MAC1_REC_EN         0x00000001  </span><span class="comment">/* Receive Enable                    */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#define MAC1_PASS_ALL       0x00000002  </span><span class="comment">/* Pass All Receive Frames           */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define MAC1_RX_FLOWC       0x00000004  </span><span class="comment">/* RX Flow Control                   */</span>
<a name="l00046"></a>00046 <span class="preprocessor">#define MAC1_TX_FLOWC       0x00000008  </span><span class="comment">/* TX Flow Control                   */</span>
<a name="l00047"></a>00047 <span class="preprocessor">#define MAC1_LOOPB          0x00000010  </span><span class="comment">/* Loop Back Mode                    */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define MAC1_RES_TX         0x00000100  </span><span class="comment">/* Reset TX Logic                    */</span>
<a name="l00049"></a>00049 <span class="preprocessor">#define MAC1_RES_MCS_TX     0x00000200  </span><span class="comment">/* Reset MAC TX Control Sublayer     */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define MAC1_RES_RX         0x00000400  </span><span class="comment">/* Reset RX Logic                    */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define MAC1_RES_MCS_RX     0x00000800  </span><span class="comment">/* Reset MAC RX Control Sublayer     */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define MAC1_SIM_RES        0x00004000  </span><span class="comment">/* Simulation Reset                  */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define MAC1_SOFT_RES       0x00008000  </span><span class="comment">/* Soft Reset MAC                    */</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="comment">/* MAC Configuration Register 2 */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define MAC2_FULL_DUP       0x00000001  </span><span class="comment">/* Full Duplex Mode                  */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define MAC2_FRM_LEN_CHK    0x00000002  </span><span class="comment">/* Frame Length Checking             */</span>
<a name="l00058"></a>00058 <span class="preprocessor">#define MAC2_HUGE_FRM_EN    0x00000004  </span><span class="comment">/* Huge Frame Enable                 */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define MAC2_DLY_CRC        0x00000008  </span><span class="comment">/* Delayed CRC Mode                  */</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define MAC2_CRC_EN         0x00000010  </span><span class="comment">/* Append CRC to every Frame         */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define MAC2_PAD_EN         0x00000020  </span><span class="comment">/* Pad all Short Frames              */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define MAC2_VLAN_PAD_EN    0x00000040  </span><span class="comment">/* VLAN Pad Enable                   */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define MAC2_ADET_PAD_EN    0x00000080  </span><span class="comment">/* Auto Detect Pad Enable            */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define MAC2_PPREAM_ENF     0x00000100  </span><span class="comment">/* Pure Preamble Enforcement         */</span>
<a name="l00065"></a>00065 <span class="preprocessor">#define MAC2_LPREAM_ENF     0x00000200  </span><span class="comment">/* Long Preamble Enforcement         */</span>
<a name="l00066"></a>00066 <span class="preprocessor">#define MAC2_NO_BACKOFF     0x00001000  </span><span class="comment">/* No Backoff Algorithm              */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define MAC2_BACK_PRESSURE  0x00002000  </span><span class="comment">/* Backoff Presurre / No Backoff     */</span>
<a name="l00068"></a>00068 <span class="preprocessor">#define MAC2_EXCESS_DEF     0x00004000  </span><span class="comment">/* Excess Defer                      */</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/* Back-to-Back Inter-Packet-Gap Register */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define IPGT_FULL_DUP       0x00000015  </span><span class="comment">/* Recommended value for Full Duplex */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define IPGT_HALF_DUP       0x00000012  </span><span class="comment">/* Recommended value for Half Duplex */</span>
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment">/* Non Back-to-Back Inter-Packet-Gap Register */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define IPGR_DEF            0x00000012  </span><span class="comment">/* Recommended value                 */</span>
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 <span class="comment">/* Collision Window/Retry Register */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define CLRT_DEF            0x0000370F  </span><span class="comment">/* Default value                     */</span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="comment">/* PHY Support Register */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define SUPP_SPEED          0x00000100  </span><span class="comment">/* Reduced MII Logic Current Speed   */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define SUPP_RES_RMII       0x00000800  </span><span class="comment">/* Reset Reduced MII Logic           */</span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">/* Test Register */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define TEST_SHCUT_PQUANTA  0x00000001  </span><span class="comment">/* Shortcut Pause Quanta             */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define TEST_TST_PAUSE      0x00000002  </span><span class="comment">/* Test Pause                        */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define TEST_TST_BACKP      0x00000004  </span><span class="comment">/* Test Back Pressure                */</span>
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">/* MII Management Configuration Register */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define MCFG_SCAN_INC       0x00000001  </span><span class="comment">/* Scan Increment PHY Address        */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define MCFG_SUPP_PREAM     0x00000002  </span><span class="comment">/* Suppress Preamble                 */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define MCFG_CLK_SEL        0x0000001C  </span><span class="comment">/* Clock Select Mask                 */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define MCFG_RES_MII        0x00008000  </span><span class="comment">/* Reset MII Management Hardware     */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="comment">/* MII Management Command Register */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define MCMD_READ           0x00000001  </span><span class="comment">/* MII Read                          */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define MCMD_SCAN           0x00000002  </span><span class="comment">/* MII Scan continuously             */</span>
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="preprocessor">#define MII_WR_TOUT         0x00050000  </span><span class="comment">/* MII Write timeout count           */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define MII_RD_TOUT         0x00050000  </span><span class="comment">/* MII Read timeout count            */</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="comment">/* MII Management Address Register */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define MADR_REG_ADR        0x0000001F  </span><span class="comment">/* MII Register Address Mask         */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define MADR_PHY_ADR        0x00001F00  </span><span class="comment">/* PHY Address Mask                  */</span>
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 <span class="comment">/* MII Management Indicators Register */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define MIND_BUSY           0x00000001  </span><span class="comment">/* MII is Busy                       */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define MIND_SCAN           0x00000002  </span><span class="comment">/* MII Scanning in Progress          */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define MIND_NOT_VAL        0x00000004  </span><span class="comment">/* MII Read Data not valid           */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define MIND_MII_LINK_FAIL  0x00000008  </span><span class="comment">/* MII Link Failed                   */</span>
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="comment">/* Command Register */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define CR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define CR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define CR_REG_RES          0x00000008  </span><span class="comment">/* Reset Host Registers              */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define CR_TX_RES           0x00000010  </span><span class="comment">/* Reset Transmit Datapath           */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define CR_RX_RES           0x00000020  </span><span class="comment">/* Reset Receive Datapath            */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define CR_PASS_RUNT_FRM    0x00000040  </span><span class="comment">/* Pass Runt Frames                  */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#define CR_PASS_RX_FILT     0x00000080  </span><span class="comment">/* Pass RX Filter                    */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define CR_TX_FLOW_CTRL     0x00000100  </span><span class="comment">/* TX Flow Control                   */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define CR_RMII             0x00000200  </span><span class="comment">/* Reduced MII Interface             */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define CR_FULL_DUP         0x00000400  </span><span class="comment">/* Full Duplex                       */</span>
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="comment">/* Status Register */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define SR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define SR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/* Transmit Status Vector 0 Register */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define TSV0_CRC_ERR        0x00000001  </span><span class="comment">/* CRC error                         */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define TSV0_LEN_CHKERR     0x00000002  </span><span class="comment">/* Length Check Error                */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define TSV0_LEN_OUTRNG     0x00000004  </span><span class="comment">/* Length Out of Range               */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define TSV0_DONE           0x00000008  </span><span class="comment">/* Tramsmission Completed            */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define TSV0_MCAST          0x00000010  </span><span class="comment">/* Multicast Destination             */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define TSV0_BCAST          0x00000020  </span><span class="comment">/* Broadcast Destination             */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define TSV0_PKT_DEFER      0x00000040  </span><span class="comment">/* Packet Deferred                   */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#define TSV0_EXC_DEFER      0x00000080  </span><span class="comment">/* Excessive Packet Deferral         */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define TSV0_EXC_COLL       0x00000100  </span><span class="comment">/* Excessive Collision               */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define TSV0_LATE_COLL      0x00000200  </span><span class="comment">/* Late Collision Occured            */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define TSV0_GIANT          0x00000400  </span><span class="comment">/* Giant Frame                       */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define TSV0_UNDERRUN       0x00000800  </span><span class="comment">/* Buffer Underrun                   */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define TSV0_BYTES          0x0FFFF000  </span><span class="comment">/* Total Bytes Transferred           */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define TSV0_CTRL_FRAME     0x10000000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define TSV0_PAUSE          0x20000000  </span><span class="comment">/* Pause Frame                       */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define TSV0_BACK_PRESS     0x40000000  </span><span class="comment">/* Backpressure Method Applied       */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define TSV0_VLAN           0x80000000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">/* Transmit Status Vector 1 Register */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define TSV1_BYTE_CNT       0x0000FFFF  </span><span class="comment">/* Transmit Byte Count               */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define TSV1_COLL_CNT       0x000F0000  </span><span class="comment">/* Transmit Collision Count          */</span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 <span class="comment">/* Receive Status Vector Register */</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define RSV_BYTE_CNT        0x0000FFFF  </span><span class="comment">/* Receive Byte Count                */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define RSV_PKT_IGNORED     0x00010000  </span><span class="comment">/* Packet Previously Ignored         */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define RSV_RXDV_SEEN       0x00020000  </span><span class="comment">/* RXDV Event Previously Seen        */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define RSV_CARR_SEEN       0x00040000  </span><span class="comment">/* Carrier Event Previously Seen     */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define RSV_REC_CODEV       0x00080000  </span><span class="comment">/* Receive Code Violation            */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define RSV_CRC_ERR         0x00100000  </span><span class="comment">/* CRC Error                         */</span>
<a name="l00158"></a>00158 <span class="preprocessor">#define RSV_LEN_CHKERR      0x00200000  </span><span class="comment">/* Length Check Error                */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define RSV_LEN_OUTRNG      0x00400000  </span><span class="comment">/* Length Out of Range               */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define RSV_REC_OK          0x00800000  </span><span class="comment">/* Frame Received OK                 */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define RSV_MCAST           0x01000000  </span><span class="comment">/* Multicast Frame                   */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define RSV_BCAST           0x02000000  </span><span class="comment">/* Broadcast Frame                   */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define RSV_DRIB_NIBB       0x04000000  </span><span class="comment">/* Dribble Nibble                    */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define RSV_CTRL_FRAME      0x08000000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define RSV_PAUSE           0x10000000  </span><span class="comment">/* Pause Frame                       */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define RSV_UNSUPP_OPC      0x20000000  </span><span class="comment">/* Unsupported Opcode                */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define RSV_VLAN            0x40000000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="comment">/* Flow Control Counter Register */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define FCC_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter                    */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define FCC_PAUSE_TIM       0xFFFF0000  </span><span class="comment">/* Pause Timer                       */</span>
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="comment">/* Flow Control Status Register */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define FCS_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter Current            */</span>
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="comment">/* Receive Filter Control Register */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define RFC_UCAST_EN        0x00000001  </span><span class="comment">/* Accept Unicast Frames Enable      */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define RFC_BCAST_EN        0x00000002  </span><span class="comment">/* Accept Broadcast Frames Enable    */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define RFC_MCAST_EN        0x00000004  </span><span class="comment">/* Accept Multicast Frames Enable    */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define RFC_UCAST_HASH_EN   0x00000008  </span><span class="comment">/* Accept Unicast Hash Filter Frames */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define RFC_MCAST_HASH_EN   0x00000010  </span><span class="comment">/* Accept Multicast Hash Filter Fram.*/</span>
<a name="l00182"></a>00182 <span class="preprocessor">#define RFC_PERFECT_EN      0x00000020  </span><span class="comment">/* Accept Perfect Match Enable       */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define RFC_MAGP_WOL_EN     0x00001000  </span><span class="comment">/* Magic Packet Filter WoL Enable    */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define RFC_PFILT_WOL_EN    0x00002000  </span><span class="comment">/* Perfect Filter WoL Enable         */</span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 <span class="comment">/* Receive Filter WoL Status/Clear Registers */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define WOL_UCAST           0x00000001  </span><span class="comment">/* Unicast Frame caused WoL          */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#define WOL_BCAST           0x00000002  </span><span class="comment">/* Broadcast Frame caused WoL        */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define WOL_MCAST           0x00000004  </span><span class="comment">/* Multicast Frame caused WoL        */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define WOL_UCAST_HASH      0x00000008  </span><span class="comment">/* Unicast Hash Filter Frame WoL     */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define WOL_MCAST_HASH      0x00000010  </span><span class="comment">/* Multicast Hash Filter Frame WoL   */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define WOL_PERFECT         0x00000020  </span><span class="comment">/* Perfect Filter WoL                */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define WOL_RX_FILTER       0x00000080  </span><span class="comment">/* RX Filter caused WoL              */</span>
<a name="l00194"></a>00194 <span class="preprocessor">#define WOL_MAG_PACKET      0x00000100  </span><span class="comment">/* Magic Packet Filter caused WoL    */</span>
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 <span class="comment">/* Interrupt Status/Enable/Clear/Set Registers */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define INT_RX_OVERRUN      0x00000001  </span><span class="comment">/* Overrun Error in RX Queue         */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#define INT_RX_ERR          0x00000002  </span><span class="comment">/* Receive Error                     */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define INT_RX_FIN          0x00000004  </span><span class="comment">/* RX Finished Process Descriptors   */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define INT_RX_DONE         0x00000008  </span><span class="comment">/* Receive Done                      */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define INT_TX_UNDERRUN     0x00000010  </span><span class="comment">/* Transmit Underrun                 */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define INT_TX_ERR          0x00000020  </span><span class="comment">/* Transmit Error                    */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define INT_TX_FIN          0x00000040  </span><span class="comment">/* TX Finished Process Descriptors   */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define INT_TX_DONE         0x00000080  </span><span class="comment">/* Transmit Done                     */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define INT_SOFT_INT        0x00001000  </span><span class="comment">/* Software Triggered Interrupt      */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define INT_WAKEUP          0x00002000  </span><span class="comment">/* Wakeup Event Interrupt            */</span>
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 <span class="comment">/* Power Down Register */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define PD_POWER_DOWN       0x80000000  </span><span class="comment">/* Power Down MAC                    */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="comment">/* RX Descriptor Control Word */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define RCTRL_SIZE          0x000007FF  </span><span class="comment">/* Buffer size mask                  */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define RCTRL_INT           0x80000000  </span><span class="comment">/* Generate RxDone Interrupt         */</span>
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 <span class="comment">/* RX Status Hash CRC Word */</span>
<a name="l00216"></a>00216 <span class="preprocessor">#define RHASH_SA            0x000001FF  </span><span class="comment">/* Hash CRC for Source Address       */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define RHASH_DA            0x001FF000  </span><span class="comment">/* Hash CRC for Destination Address  */</span>
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 <span class="comment">/* RX Status Information Word */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define RINFO_SIZE          0x000007FF  </span><span class="comment">/* Data size in bytes                */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define RINFO_CTRL_FRAME    0x00040000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define RINFO_VLAN          0x00080000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define RINFO_FAIL_FILT     0x00100000  </span><span class="comment">/* RX Filter Failed                  */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define RINFO_MCAST         0x00200000  </span><span class="comment">/* Multicast Frame                   */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define RINFO_BCAST         0x00400000  </span><span class="comment">/* Broadcast Frame                   */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define RINFO_CRC_ERR       0x00800000  </span><span class="comment">/* CRC Error in Frame                */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define RINFO_SYM_ERR       0x01000000  </span><span class="comment">/* Symbol Error from PHY             */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define RINFO_LEN_ERR       0x02000000  </span><span class="comment">/* Length Error                      */</span>
<a name="l00229"></a>00229 <span class="preprocessor">#define RINFO_RANGE_ERR     0x04000000  </span><span class="comment">/* Range Error (exceeded max. size)  */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define RINFO_ALIGN_ERR     0x08000000  </span><span class="comment">/* Alignment Error                   */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define RINFO_OVERRUN       0x10000000  </span><span class="comment">/* Receive overrun                   */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define RINFO_NO_DESCR      0x20000000  </span><span class="comment">/* No new Descriptor available       */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define RINFO_LAST_FLAG     0x40000000  </span><span class="comment">/* Last Fragment in Frame            */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define RINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span>
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="preprocessor">#define RINFO_ERR_MASK     (RINFO_FAIL_FILT | RINFO_CRC_ERR   | RINFO_SYM_ERR | \</span>
<a name="l00237"></a>00237 <span class="preprocessor">                            RINFO_LEN_ERR   | RINFO_ALIGN_ERR | RINFO_OVERRUN)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="comment">/* TX Descriptor Control Word */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define TCTRL_SIZE          0x000007FF  </span><span class="comment">/* Size of data buffer in bytes      */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define TCTRL_OVERRIDE      0x04000000  </span><span class="comment">/* Override Default MAC Registers    */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define TCTRL_HUGE          0x08000000  </span><span class="comment">/* Enable Huge Frame                 */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define TCTRL_PAD           0x10000000  </span><span class="comment">/* Pad short Frames to 64 bytes      */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define TCTRL_CRC           0x20000000  </span><span class="comment">/* Append a hardware CRC to Frame    */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define TCTRL_LAST          0x40000000  </span><span class="comment">/* Last Descriptor for TX Frame      */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define TCTRL_INT           0x80000000  </span><span class="comment">/* Generate TxDone Interrupt         */</span>
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 <span class="comment">/* TX Status Information Word */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define TINFO_COL_CNT       0x01E00000  </span><span class="comment">/* Collision Count                   */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define TINFO_DEFER         0x02000000  </span><span class="comment">/* Packet Deferred (not an error)    */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define TINFO_EXCESS_DEF    0x04000000  </span><span class="comment">/* Excessive Deferral                */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define TINFO_EXCESS_COL    0x08000000  </span><span class="comment">/* Excessive Collision               */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define TINFO_LATE_COL      0x10000000  </span><span class="comment">/* Late Collision Occured            */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define TINFO_UNDERRUN      0x20000000  </span><span class="comment">/* Transmit Underrun                 */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define TINFO_NO_DESCR      0x40000000  </span><span class="comment">/* No new Descriptor available       */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define TINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span>
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="comment">/* ENET Device Revision ID */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define OLD_EMAC_MODULE_ID  0x39022000  </span><span class="comment">/* Rev. ID for first rev &#39;-&#39;         */</span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="comment">/* DP83848C PHY Registers */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define PHY_REG_BMCR        0x00        </span><span class="comment">/* Basic Mode Control Register       */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define PHY_REG_BMSR        0x01        </span><span class="comment">/* Basic Mode Status Register        */</span>
<a name="l00264"></a>00264 <span class="preprocessor">#define PHY_REG_IDR1        0x02        </span><span class="comment">/* PHY Identifier 1                  */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define PHY_REG_IDR2        0x03        </span><span class="comment">/* PHY Identifier 2                  */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define PHY_REG_ANAR        0x04        </span><span class="comment">/* Auto-Negotiation Advertisement    */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define PHY_REG_ANLPAR      0x05        </span><span class="comment">/* Auto-Neg. Link Partner Abitily    */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define PHY_REG_ANER        0x06        </span><span class="comment">/* Auto-Neg. Expansion Register      */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define PHY_REG_ANNPTR      0x07        </span><span class="comment">/* Auto-Neg. Next Page TX            */</span>
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="comment">/* PHY Extended Registers */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define PHY_REG_STS         0x10        </span><span class="comment">/* Status Register                   */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define PHY_REG_MICR        0x11        </span><span class="comment">/* MII Interrupt Control Register    */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define PHY_REG_MISR        0x12        </span><span class="comment">/* MII Interrupt Status Register     */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define PHY_REG_FCSCR       0x14        </span><span class="comment">/* False Carrier Sense Counter       */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define PHY_REG_RECR        0x15        </span><span class="comment">/* Receive Error Counter             */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define PHY_REG_PCSR        0x16        </span><span class="comment">/* PCS Sublayer Config. and Status   */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define PHY_REG_RBR         0x17        </span><span class="comment">/* RMII and Bypass Register          */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define PHY_REG_LEDCR       0x18        </span><span class="comment">/* LED Direct Control Register       */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define PHY_REG_PHYCR       0x19        </span><span class="comment">/* PHY Control Register              */</span>
<a name="l00281"></a>00281 <span class="preprocessor">#define PHY_REG_10BTSCR     0x1A        </span><span class="comment">/* 10Base-T Status/Control Register  */</span>
<a name="l00282"></a>00282 <span class="preprocessor">#define PHY_REG_CDCTRL1     0x1B        </span><span class="comment">/* CD Test Control and BIST Extens.  */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define PHY_REG_EDCR        0x1D        </span><span class="comment">/* Energy Detect Control Register    */</span>
<a name="l00284"></a>00284 
<a name="l00285"></a>00285 <span class="preprocessor">#define PHY_FULLD_100M      0x2100      </span><span class="comment">/* Full Duplex 100Mbit               */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define PHY_HALFD_100M      0x2000      </span><span class="comment">/* Half Duplex 100Mbit               */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define PHY_FULLD_10M       0x0100      </span><span class="comment">/* Full Duplex 10Mbit                */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define PHY_HALFD_10M       0x0000      </span><span class="comment">/* Half Duplex 10MBit                */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define PHY_AUTO_NEG        0x3000      </span><span class="comment">/* Select Auto Negotiation           */</span>
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 <span class="preprocessor">#define DP83848C_DEF_ADR    0x0100      </span><span class="comment">/* Default PHY device address        */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define DP83848C_ID         0x20005C90  </span><span class="comment">/* PHY Identifier                    */</span>
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 <span class="preprocessor">#endif</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00296"></a>00296 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00297"></a>00297 <span class="comment"> * end of file</span>
<a name="l00298"></a>00298 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00299"></a>00299 
</pre></div></div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><b>LPC23_EMAC.h</b>      </li>
      <li class="footer">Generated on Sun Jun 26 2011 16:59:23 for Object Oriented Library for ARM 7 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


</body>
</html>
