
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018308                       # Number of seconds simulated
sim_ticks                                 18307515000                       # Number of ticks simulated
final_tick                                29823856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122092                       # Simulator instruction rate (inst/s)
host_op_rate                                   234772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111759935                       # Simulator tick rate (ticks/s)
host_mem_usage                                2299260                       # Number of bytes of host memory used
host_seconds                                   163.81                       # Real time elapsed on the host
sim_insts                                    20000001                       # Number of instructions simulated
sim_ops                                      38458171                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher      2380864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        46400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2427264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2355072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2355072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        37201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         36798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     130048453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2534478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             132582931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       128639632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128639632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       128639632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    130048453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2534478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            261222564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       37927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36798                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2427328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2353024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2427328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2355072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2383                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18305895000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.820034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.639928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.164552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2938     17.81%     17.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5485     33.26%     51.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3760     22.80%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1629      9.88%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1110      6.73%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          553      3.35%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          363      2.20%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          278      1.69%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          376      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.983397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.771195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.939383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            31      1.47%      1.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           460     21.82%     23.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           298     14.14%     37.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           994     47.15%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           205      9.72%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            39      1.85%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            30      1.42%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            13      0.62%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             9      0.43%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            11      0.52%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             9      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             7      0.33%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             2      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.441176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.368932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.623526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1047     49.67%     49.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.66%     50.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              410     19.45%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              474     22.49%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              111      5.27%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.43%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.57%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      1.28%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2108                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1229504156                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1940635406                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  189635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32417.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51167.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       132.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    132.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     244976.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 55749120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29623770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               128177280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              101116620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1501565520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1838821710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             49414560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4443733680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1515068160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        198915090                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9862400130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            538.707745                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          14145721236                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     57713000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     636206000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    455328250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3945253700                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3467874764                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9745139286                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62025180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 32963370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               142621500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90801900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1471448160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1518550680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             42369120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5007089190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1419928800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         85140390                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9873111870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.292772                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          14866361309                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     39516501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     622896000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    188448501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3697422049                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2778655191                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10980576758                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             39395                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4582869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.838725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.930886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.069114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6882805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6882805                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1920889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1920889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1461421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1461421                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      3382310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3382310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      3382310                       # number of overall hits
system.cpu.dcache.overall_hits::total         3382310                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         6449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6449                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        32946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32946                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        39395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        39395                       # number of overall misses
system.cpu.dcache.overall_misses::total         39395                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     94616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94616500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    603787000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    603787000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    698403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    698403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    698403500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    698403500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1927338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1927338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1494367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1494367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      3421705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3421705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      3421705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3421705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003346                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022047                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011513                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 14671.499457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14671.499457                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 18326.564682                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18326.564682                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17728.226932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17728.226932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17728.226932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17728.226932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        37946                       # number of writebacks
system.cpu.dcache.writebacks::total             37946                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         6449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6449                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        32946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32946                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        39395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        39395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     88167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     88167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    570841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    570841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    659008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    659008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    659008500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    659008500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.022047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.011513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.011513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011513                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13671.499457                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13671.499457                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17326.564682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17326.564682                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16728.226932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16728.226932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16728.226932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16728.226932                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             35296                       # number of replacements
system.cpu.icache.tags.tagsinuse                  335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26364897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             35631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            739.942662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   331.000091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     3.999909                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.646485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27642890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27642890                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13768501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13768501                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13768501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13768501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13768501                       # number of overall hits
system.cpu.icache.overall_hits::total        13768501                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        35296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35296                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        35296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        35296                       # number of overall misses
system.cpu.icache.overall_misses::total         35296                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    458848000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    458848000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    458848000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    458848000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    458848000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    458848000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13803797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13803797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13803797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13803797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13803797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13803797                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002557                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002557                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002557                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002557                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002557                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        35296                       # number of writebacks
system.cpu.icache.writebacks::total             35296                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        35296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35296                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        35296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        35296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        35296                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    423552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    423552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    423552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    423552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    423552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    423552000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        12000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            75989                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               75989                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1829                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     37991                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      224025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42087                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.322903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.909975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        226.435493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  3782.973151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    74.681382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.055282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.923577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.018233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.976318                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.023682                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1233047                       # Number of tag accesses
system.l2.tags.data_accesses                  1233047                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        37946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37946                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        35296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            35296                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        31306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31306                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        35296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35296                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data         6324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6324                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         35296                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         37630                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72926                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        35296                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        37630                       # number of overall hits
system.l2.overall_hits::total                   72926                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         1640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1640                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.data         1765                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1765                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.data         1765                       # number of overall misses
system.l2.overall_misses::total                  1765                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    191441000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     191441000                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     12092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12092000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.data    203533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        203533000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.data    203533000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       203533000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        37946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        35296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        35296                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        32946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        35296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          35296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data         6449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        35296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        39395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74691                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        35296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        39395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74691                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.049778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049778                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.019383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019383                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.data     0.044803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023631                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.data     0.044803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023631                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 116732.317073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116732.317073                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data        96736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        96736                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 115316.147309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115316.147309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 115316.147309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115316.147309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        34                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                36798                       # number of writebacks
system.l2.writebacks::total                     36798                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data         1040                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1040                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data         1040                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1040                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data         1040                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1040                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        37205                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          37205                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            600                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        37205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37930                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   3066708319                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3066708319                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     59801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     59801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     10842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     70643500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70643500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   3066708319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     70643500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3137351819                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.018212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.019383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019383                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.018403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.018403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.507826                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 82427.316732                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82427.316732                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 99669.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99669.166667                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data        86736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        86736                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 97439.310345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97439.310345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 82427.316732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 97439.310345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82714.258344                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         75857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        37930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36798                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1132                       # Transaction distribution
system.membus.trans_dist::ReadExReq               600                       # Transaction distribution
system.membus.trans_dist::ReadExResp              600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       113783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       113783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 113783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4782336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4782336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4782336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37927                       # Request fanout histogram
system.membus.reqLayer2.occupancy           241133449                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199637223                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON  29823856000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                 36615030                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              19228528                       # Number of ops (including micro ops) committed
system.switch_cpus.num_int_alu_accesses      19019315                       # Number of integer alu accesses
system.switch_cpus.num_fp_alu_accesses         183114                       # Number of float alu accesses
system.switch_cpus.num_func_calls              200097                       # number of times a function call or return occured
system.switch_cpus.num_conditional_control_insts      1979061                       # number of instructions that are conditional controls
system.switch_cpus.num_int_insts             19019315                       # number of integer instructions
system.switch_cpus.num_fp_insts                183114                       # number of float instructions
system.switch_cpus.num_int_register_reads     35944202                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     15143548                       # number of times the integer registers were written
system.switch_cpus.num_fp_register_reads       279462                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       157386                       # number of times the floating registers were written
system.switch_cpus.num_cc_register_reads     12877387                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6584239                       # number of times the CC registers were written
system.switch_cpus.num_mem_refs               3420611                       # number of memory refs
system.switch_cpus.num_load_insts             1926244                       # Number of load instructions
system.switch_cpus.num_store_insts            1494367                       # Number of store instructions
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_busy_cycles           36615030                       # Number of busy cycles
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.Branches                   2414484                       # Number of branches fetched
system.switch_cpus.op_class::No_OpClass         83443      0.43%      0.43% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          15520028     80.71%     81.15% # Class of executed instruction
system.switch_cpus.op_class::IntMult            58830      0.31%     81.45% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     81.45% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          145616      0.76%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::MemRead          1900516      9.88%     92.09% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1494367      7.77%     99.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        25728      0.13%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           19228528                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       149382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        74691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             76                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29823856000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74744                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        35296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2642                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            46645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         35296                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       105888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       118185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                224073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4517888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4949824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9467712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           84636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2355072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           159327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000477                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159251     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     76      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147933000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          52944000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59092500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
