// Seed: 1127041137
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    output tri id_13,
    output wand id_14
);
  assign id_14 = 1;
  supply1 id_16;
  supply1 id_17;
  assign id_2  = 1;
  assign id_13 = id_11;
  wire id_18;
  assign id_14 = 1;
  assign id_16 = id_0;
  wire id_19, id_20, id_21, id_22;
  assign id_5  = 1'b0;
  assign id_17 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11
    , id_17,
    output logic id_12,
    output wand id_13,
    input uwire id_14,
    input wor id_15
);
  wire id_18;
  assign id_12 = 1'b0;
  always if ({id_9}) id_12 <= 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_13,
      id_13,
      id_2,
      id_13,
      id_13,
      id_13,
      id_11,
      id_10,
      id_5,
      id_15,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_6 = 0;
endmodule
