Info: Generated by version: 20.2 build 50
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/pengmiao/Quartus/Prefetcher2/ipcore/WRAM.ip --block-symbol-file --output-directory=/home/pengmiao/Quartus/Prefetcher2/ipcore/WRAM --family="Stratix 10" --part=1SX280LU3F50I3XGAS
: WRAM.ram_1port_0: Targeting device family: Stratix 10.
: WRAM.ram_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/pengmiao/Quartus/Prefetcher2/ipcore/WRAM.ip --synthesis=VERILOG --output-directory=/home/pengmiao/Quartus/Prefetcher2/ipcore/WRAM --family="Stratix 10" --part=1SX280LU3F50I3XGAS
: WRAM.ram_1port_0: Targeting device family: Stratix 10.
: WRAM.ram_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: WRAM: "Transforming system: WRAM"
Info: WRAM: "Naming system components in system: WRAM"
Info: WRAM: "Processing generation queue"
Info: WRAM: "Generating: WRAM"
Info: WRAM: "Generating: WRAM_ram_1port_2010_fmnagra"
Info: WRAM: Done "WRAM" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in WRAM. No files generated.
Info: Finished: Generate IP Core Documentation
