# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 6.4e-05 2048 1.5 2440 380800 29.1789 35.1232 1865.16 1047.75 2977.3 2977.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 6.4e-05 2048 1.5 2440 380736 29.3075 35.1936 2148.23 1047.8 3260.62 3260.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 6.4e-05 2048 1.5 2440 380640 29.2229 35.234 2232.27 1047.24 3344.05 3344.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 6.4e-05 2048 1.5 2440 380736 29.1809 35.0741 2086.03 1048.59 3198.97 3199.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 6.4e-05 2048 1.5 2440 380600 29.3476 35.1909 2108.21 1047.37 3220.21 3220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 6.4e-05 2048 1.5 2440 380576 29.1881 35.1248 2163.62 1047.64 3275.66 3275.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 6.4e-05 2048 1.5 2440 380640 29.2659 35.1843 2175.83 1048.53 3288.89 3288.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 6.4e-05 2048 1.5 2440 380672 29.1834 35.0781 2104.54 1047.6 3216.48 3216.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 6.4e-05 2048 1.5 2440 380160 29.2085 35.0651 2116.78 1046.93 3228.07 3228.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 6.4e-05 2048 1.5 2440 380400 29.2577 35.2039 2276.68 1048.5 3389.73 3389.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 6.4e-05 2048 1.5 2440 380416 29.1221 35.0668 2649.5 1047.07 3760.85 3760.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 6.4e-05 2048 1.5 2445 380864 29.1779 35.0802 1835.27 1048.68 2948.29 2948.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 6.4e-05 2048 1.5 2445 380800 29.3274 35.156 1854.38 1048.64 2967.59 2967.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 6.4e-05 2048 1.5 2445 380736 29.2147 35.097 1842.88 1047.56 2954.84 2954.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 6.4e-05 2048 1.5 2445 380800 29.2838 35.1531 1888.08 1047.77 3000.38 3000.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 6.4e-05 2048 1.5 2445 380800 29.182 35.0799 1920.81 1047.59 3032.74 3032.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 6.4e-05 2048 1.5 2445 380736 29.2743 35.1846 2190.34 1047.61 3302.49 3302.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 6.4e-05 2048 1.5 2445 380640 29.1924 35.3247 2138.46 1047.31 3250.37 3250.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 6.4e-05 2048 1.5 2445 380736 29.0939 35.1007 2274.51 1048.68 3387.47 3387.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 6.4e-05 2048 1.5 2445 380600 29.3007 35.3228 2253.78 1047.38 3365.86 3365.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 6.4e-05 2048 1.5 2445 380576 29.1656 35.1132 2273.43 1048.46 3386.26 3386.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 6.4e-05 2048 1.5 2445 380640 29.2513 35.1503 2233.34 1047.68 3345.5 3345.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 6.4e-05 2048 1.5 2445 380672 29.1652 35.1193 2140.79 1048.4 3253.56 3253.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 6.4e-05 2048 1.5 2445 380160 29.1471 35.1198 2496.06 1047.07 3607.48 3607.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 6.4e-05 2048 1.5 2445 380400 29.2291 35.1452 2517.68 1047.65 3629.78 3629.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 6.4e-05 2048 1.5 2445 380416 29.1475 35.0649 2287.07 1047.25 3398.62 3398.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 6.4e-05 2048 1.5 2440 380864 29.184 35.0734 1734.07 1048.69 2847.1 2847.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 6.4e-05 2048 1.5 2440 380800 29.2992 35.1591 1949.64 1048.65 3062.82 3062.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 6.4e-05 2048 1.5 2440 380832 29.2325 35.1333 1817.19 1047.5 2929.15 2929.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 6.4e-05 2048 1.5 2440 380800 29.2452 35.2174 1843.28 1047.57 2955.4 2955.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 6.4e-05 2048 1.5 2440 380800 29.1983 35.08 1848.57 1048.37 2961.3 2961.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 6.4e-05 2048 1.5 2440 380736 29.2338 35.3444 2291.7 1048.63 3404.99 3405.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 6.4e-05 2048 1.5 2440 380448 29.1393 35.1133 1595.18 1047.92 2707.43 2707.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 6.4e-05 2048 1.5 2440 380640 29.1791 35.2069 2203.23 1048.17 3315.87 3315.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 6.4e-05 2048 1.5 2440 380480 29.1 35.0635 1540.8 1047.55 2652.6 2652.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 6.4e-05 2048 1.5 2440 380736 29.1 35.0682 2068.18 1048.57 3181 3181.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 6.4e-05 2048 1.5 2440 380160 29.1728 35.1849 1478.23 1047.79 2590.46 2590.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 6.4e-05 2048 1.5 2440 380600 29.3033 35.2077 2156.68 1048.34 3269.62 3269.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 6.4e-05 2048 1.5 2440 380400 29.2265 35.1796 1520.97 1048.65 2634.11 2634.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 6.4e-05 2048 1.5 2440 380576 29.1613 35.2014 2756.54 1048.35 3869.34 3869.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 6.4e-05 2048 1.5 2440 380352 29.1204 35.0926 1793.23 1047.11 2904.64 2904.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 6.4e-05 2048 1.5 2440 380640 29.2326 35.2824 2635.32 1048.41 3748.32 3748.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 6.4e-05 2048 1.5 2440 380160 29.1651 35.1456 1783.9 1047.47 2895.76 2895.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 6.4e-05 2048 1.5 2440 380672 29.1293 35.1034 2558.88 1048.31 3671.5 3671.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 6.4e-05 2048 1.5 2440 380416 29.143 35.1284 1719.09 1047.97 2831.42 2831.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 6.4e-05 2048 1.5 2440 380160 29.1533 35.1535 2236.41 1047.79 3348.59 3348.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 6.4e-05 2048 1.5 2440 380160 29.1187 35.3546 1570.4 1048.22 2683.17 2683.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 6.4e-05 2048 1.5 2440 380400 29.2332 35.1519 2323.24 1047.5 3435.21 3435.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 6.4e-05 2048 1.5 2440 379200 29.1083 35.0861 1668.53 1047.02 2779.83 2779.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 6.4e-05 2048 1.5 2448 380864 29.196 35.1579 1716.14 1048.55 2829.13 2829.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 6.4e-05 2048 1.5 2448 380800 29.2925 35.2229 1818.72 1047.63 2930.95 2931.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 6.4e-05 2048 1.5 2448 380736 29.2045 35.1384 1793.73 1047.43 2905.59 2905.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 6.4e-05 2048 1.5 2448 380736 29.1172 35.1785 1156.58 1047.7 2268.66 2268.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 6.4e-05 2048 1.5 2448 380800 29.2598 35.2314 2064.42 1048.51 3177.51 3177.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 6.4e-05 2048 1.5 2448 380576 29.1507 35.1175 1308.68 1047.48 2420.51 2420.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 6.4e-05 2048 1.5 2448 380800 29.1758 35.066 1988.38 1048.26 3100.97 3101.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 6.4e-05 2048 1.5 2448 380672 29.1366 35.1478 1309.89 1048.41 2422.67 2422.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 6.4e-05 2048 1.5 2448 380736 29.2272 35.3525 2199.38 1047.8 3311.85 3311.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 6.4e-05 2048 1.5 2448 380448 29.1558 35.1143 1540.55 1047.19 2652.09 2652.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 6.4e-05 2048 1.5 2448 380640 29.1699 35.2364 2086.57 1047.33 3198.4 3198.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 6.4e-05 2048 1.5 2448 380480 29.0712 35.0986 1495.99 1048.5 2608.74 2608.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 6.4e-05 2048 1.5 2448 380736 29.1021 35.0781 2680.52 1048.68 3793.47 3793.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 6.4e-05 2048 1.5 2448 380160 29.1449 35.0627 1710.51 1047.81 2822.61 2822.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 6.4e-05 2048 1.5 2448 380600 29.2907 35.201 2629.52 1048.35 3742.45 3742.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 6.4e-05 2048 1.5 2448 380400 29.2254 35.1683 1784.62 1048.36 2897.46 2897.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 6.4e-05 2048 1.5 2448 380576 29.1575 35.1319 2579.05 1047.33 3690.76 3690.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 6.4e-05 2048 1.5 2448 380352 29.127 35.0622 1706.32 1047.17 2817.77 2817.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 6.4e-05 2048 1.5 2448 380640 29.227 35.2276 2502.08 1047.62 3614.24 3614.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 6.4e-05 2048 1.5 2448 380160 29.1439 35.2012 1616.17 1047.29 2727.89 2727.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 6.4e-05 2048 1.5 2448 380672 29.1065 35.159 2396.28 1047.42 3508.06 3508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 6.4e-05 2048 1.5 2448 380416 29.1471 35.1916 1611.15 1046.8 2722.38 2722.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 6.4e-05 2048 1.5 2450 380736 29.1435 35.0861 1948.99 1048.68 3061.98 3062.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 6.4e-05 2048 1.5 2450 380720 29.3059 35.1471 1756.01 1048.42 2868.97 2869.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 6.4e-05 2048 1.5 2450 380480 29.227 35.1353 1135.85 1057.37 2257.68 2257.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 6.4e-05 2048 1.5 2450 380640 29.2167 35.1109 1865.47 1047.31 2977.19 2977.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 6.4e-05 2048 1.5 2450 380544 29.0983 35.0925 1207 1048.67 2319.96 2320.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 6.4e-05 2048 1.5 2450 380688 29.2547 35.199 2010.03 1048.38 3122.94 3123.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 6.4e-05 2048 1.5 2450 380576 29.1717 35.1136 1264.93 1047.45 2376.76 2376.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 6.4e-05 2048 1.5 2450 380672 29.155 35.1269 2080.45 1047.59 3192.4 3192.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 6.4e-05 2048 1.5 2450 380416 29.1328 35.1208 1362.89 1048.18 2475.4 2475.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 6.4e-05 2048 1.5 2450 380592 29.2516 35.1662 2206.38 1048.49 3319.36 3319.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 6.4e-05 2048 1.5 2450 380160 29.1242 35.1074 1585.81 1047.03 2697.16 2697.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 6.4e-05 2048 1.5 2450 380480 29.1714 35.1829 2139.05 1047.5 3251 3251.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 6.4e-05 2048 1.5 2450 380480 29.1226 35.1003 1508.6 1048.4 2621.31 2621.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 6.4e-05 2048 1.5 2450 380544 29.0988 35.1846 2610.94 1047.7 3723.01 3723.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 6.4e-05 2048 1.5 2450 380160 29.1467 35.0798 1750.54 1047.68 2862.52 2862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 6.4e-05 2048 1.5 2450 380400 29.2669 35.1924 2608.01 1047.19 3719.76 3719.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 6.4e-05 2048 1.5 2450 380400 29.2294 35.1683 1755.61 1047.68 2867.78 2867.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 6.4e-05 2048 1.5 2450 380576 29.1615 35.1062 2533.28 1048.38 3646.01 3646.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 6.4e-05 2048 1.5 2450 380352 29.1169 35.086 1666.77 1047.18 2778.23 2778.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 6.4e-05 2048 1.5 2450 380640 29.2372 35.144 2458.18 1047.62 3570.27 3570.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 6.4e-05 2048 1.5 2450 380160 29.1684 35.1838 1625.81 1048.29 2738.53 2738.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 6.4e-05 2048 1.5 2450 380416 29.1389 35.2745 2347.68 1048.42 3460.6 3460.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 6.4e-05 2048 1.5 2450 379904 29.1396 35.0639 1657.55 1047.05 2768.88 2768.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 6.4e-05 2048 1.5 2464 380800 29.155 35.0761 1714.69 1048.68 2827.69 2827.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 6.4e-05 2048 1.5 2464 380672 29.1951 35.1466 1105.15 1048.61 2218.19 2218.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 6.4e-05 2048 1.5 2464 380720 29.3024 35.1605 1751.27 1048.49 2864.31 2864.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 6.4e-05 2048 1.5 2464 380480 29.2012 35.1313 1126.72 1048.36 2239.49 2239.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 6.4e-05 2048 1.5 2464 380736 29.1649 35.2083 1896.74 1048.43 3009.62 3009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 6.4e-05 2048 1.5 2464 380736 29.1052 35.0863 1217.57 1047.69 2329.54 2329.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 6.4e-05 2048 1.5 2464 380688 29.2448 35.1469 1869.62 1048.41 2982.51 2982.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 6.4e-05 2048 1.5 2464 380576 29.1763 35.1084 1193.47 1047.48 2305.32 2305.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 6.4e-05 2048 1.5 2464 380352 29.2475 35.1493 975.832 1048.4 2088.71 2088.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 6.4e-05 2048 1.5 2464 380672 29.1293 35.0712 1880.3 1048.36 2992.94 2993.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 6.4e-05 2048 1.5 2464 380416 29.1326 35.0911 1255.69 1047.17 2367.17 2367.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 6.4e-05 2048 1.5 2464 380160 29.1329 35.0916 1044.61 1047.08 2155.99 2156.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 6.4e-05 2048 1.5 2464 380736 29.218 35.1969 2704.08 1047.62 3816.2 3816.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 6.4e-05 2048 1.5 2464 380448 29.1471 35.1683 1704.24 1047.06 2815.69 2815.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 6.4e-05 2048 1.5 2464 380160 29.2357 35.1973 1407.19 1046.88 2518.59 2518.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 6.4e-05 2048 1.5 2464 380480 29.1799 35.1978 2511.48 1048.17 3624.1 3624.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 6.4e-05 2048 1.5 2464 380480 29.1103 35.0904 1695.3 1048.4 2807.98 2808.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 6.4e-05 2048 1.5 2464 380160 29.1632 35.1419 1414.56 1047.08 2526.03 2526.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 6.4e-05 2048 1.5 2464 380736 29.0959 35.1416 2386.85 1048.66 3499.83 3499.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 6.4e-05 2048 1.5 2464 380160 29.1637 35.1357 1546.64 1047.91 2658.94 2659.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 6.4e-05 2048 1.5 2464 380160 29.1188 35.0556 1348.72 1046.66 2459.65 2459.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 6.4e-05 2048 1.5 2464 380600 29.2845 35.1988 2352.42 1047.53 3464.52 3464.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 6.4e-05 2048 1.5 2464 380400 29.2226 35.2481 1632.27 1048.5 2745.33 2745.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 6.4e-05 2048 1.5 2464 379800 29.3356 35.1621 1354.17 1046.83 2465.59 2465.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 6.4e-05 2048 1.5 2464 380576 29.1682 35.1267 2278.92 1048.46 3391.76 3391.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 6.4e-05 2048 1.5 2464 380352 29.143 35.0649 1594.04 1048.18 2706.51 2706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 6.4e-05 2048 1.5 2464 379680 29.145 35.1519 1308.34 1046.25 2418.98 2419.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 6.4e-05 2048 1.5 2464 380640 29.2249 35.202 2235.15 1047.64 3347.31 3347.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 6.4e-05 2048 1.5 2464 380160 29.1586 35.1232 1603.36 1047.08 2714.8 2714.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 6.4e-05 2048 1.5 2464 380160 29.2248 35.158 1323.84 1048.65 2436.95 2437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 6.4e-05 2048 1.5 2464 380416 29.1389 35.2561 2252.87 1048.22 3365.57 3365.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 6.4e-05 2048 1.5 2464 379904 29.1328 35.1007 1524.31 1047.05 2635.68 2635.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 6.4e-05 2048 1.5 2464 380160 29.1373 35.074 1381.19 1047.43 2492.91 2492.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 6.4e-05 2048 1.5 2440 380864 29.141 35.0781 1726.84 1048.7 2839.84 2839.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 6.4e-05 2048 1.5 2440 380800 29.1651 35.1037 1108.94 1047.6 2220.9 2220.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 6.4e-05 2048 1.5 2440 380800 29.2389 35.1862 1949.03 1047.62 3061.17 3061.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 6.4e-05 2048 1.5 2440 380640 29.1498 35.1962 1246.2 1047.07 2357.71 2357.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 6.4e-05 2048 1.5 2440 380640 29.2366 35.1653 1021.06 1047.75 2133.3 2133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 6.4e-05 2048 1.5 2440 380832 29.191 35.1122 1807.07 1047.63 2919.09 2919.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 6.4e-05 2048 1.5 2440 380736 29.077 35.415 1184.14 1048.45 2297.17 2297.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 6.4e-05 2048 1.5 2440 380448 29.1697 35.1232 971.168 1047.2 2082.75 2082.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 6.4e-05 2048 1.5 2440 380800 29.2457 35.1887 2592.43 1047.62 3704.57 3704.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 6.4e-05 2048 1.5 2440 380576 29.1669 35.17 1632.15 1047.23 2743.79 2743.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 6.4e-05 2048 1.5 2440 380688 29.241 35.1725 1326.75 1048.4 2439.65 2439.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 6.4e-05 2048 1.5 2440 380800 29.1361 35.1166 2411.69 1048.59 3524.62 3524.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 6.4e-05 2048 1.5 2440 380672 29.1369 35.2393 1530.03 1047.32 2641.82 2641.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 6.4e-05 2048 1.5 2440 380160 29.1792 35.082 1244.64 1047.7 2356.69 2356.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 6.4e-05 2048 1.5 2440 380736 29.2102 35.1703 2475.31 1047.49 3587.27 3587.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 6.4e-05 2048 1.5 2440 380448 29.1697 35.1139 1609.96 1047.94 2722.27 2722.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 6.4e-05 2048 1.5 2440 380160 29.2652 35.1368 1418.42 1047.02 2529.93 2530.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 6.4e-05 2048 1.5 2440 380160 29.1557 35.0683 1262.16 1046.84 2373.31 2373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 6.4e-05 2048 1.5 2440 380640 29.1637 35.1109 2320.84 1048.2 3433.41 3433.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 6.4e-05 2048 1.5 2440 380480 29.0946 35.0843 1574.94 1047.5 2686.71 2686.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 6.4e-05 2048 1.5 2440 380160 29.1613 35.2125 1321.25 1048.28 2433.99 2434.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 6.4e-05 2048 1.5 2440 379520 29.1122 35.0911 1294.88 1046.4 2405.56 2405.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 6.4e-05 2048 1.5 2440 380736 29.1034 35.1005 2177.18 1048.56 3290.03 3290.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 6.4e-05 2048 1.5 2440 380160 29.1396 35.0952 1554.75 1047.65 2666.73 2666.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 6.4e-05 2048 1.5 2440 380160 29.1164 35.0813 1282.27 1047.55 2394.1 2394.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 6.4e-05 2048 1.5 2440 380160 29.1267 35.0832 1206.18 1047.44 2317.91 2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 6.4e-05 2048 1.5 2440 380600 29.2844 35.2707 2266.54 1048.35 3379.53 3379.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 6.4e-05 2048 1.5 2440 380400 29.2083 35.1883 1544.94 1047.6 2657.01 2657.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 6.4e-05 2048 1.5 2440 379800 29.3091 35.1867 1334.12 1047.71 2446.41 2446.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 6.4e-05 2048 1.5 2440 379200 29.1158 35.0858 1224 1046.81 2335.1 2335.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 6.4e-05 2048 1.5 2448 380864 29.1211 35.1271 1874.76 1047.87 2986.98 2987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 6.4e-05 2048 1.5 2448 380800 29.1414 35.1555 1200.64 1047.61 2312.64 2312.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 6.4e-05 2048 1.5 2448 380736 29.0912 35.1939 995.26 1047.71 2107.33 2107.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 6.4e-05 2048 1.5 2448 380800 29.2466 35.1478 1807.02 1047.54 2919.03 2919.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 6.4e-05 2048 1.5 2448 380640 29.1598 35.2179 1185.67 1047.31 2297.44 2297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 6.4e-05 2048 1.5 2448 380640 29.2476 35.1903 966.748 1048.4 2079.67 2079.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 6.4e-05 2048 1.5 2448 380736 29.1246 35.1125 2529.26 1047.73 3641.33 3641.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 6.4e-05 2048 1.5 2448 380736 29.1021 35.0875 1590.15 1048.69 2703.12 2703.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 6.4e-05 2048 1.5 2448 380448 29.1661 35.166 1281.59 1047.06 2393.07 2393.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 6.4e-05 2048 1.5 2448 380160 29.1541 35.0591 1083.55 1047.93 2195.78 2195.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 6.4e-05 2048 1.5 2448 380800 29.24 35.2016 2337.63 1047.8 3449.96 3450.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 6.4e-05 2048 1.5 2448 380576 29.1512 35.2845 1474.68 1047.5 2586.7 2586.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 6.4e-05 2048 1.5 2448 380688 29.2332 35.2072 1214.54 1048.52 2327.59 2327.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 6.4e-05 2048 1.5 2448 380352 29.1246 35.0726 1091.87 1048.05 2204.2 2204.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 6.4e-05 2048 1.5 2448 380800 29.1471 35.0783 2258.37 1048.49 3371.17 3371.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 6.4e-05 2048 1.5 2448 380672 29.1343 35.1805 1458.4 1048.22 2571.02 2571.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 6.4e-05 2048 1.5 2448 380160 29.1656 35.0904 1216.6 1047.92 2328.86 2328.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 6.4e-05 2048 1.5 2448 380416 29.1574 35.1028 1074.27 1047.85 2186.47 2186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 6.4e-05 2048 1.5 2448 380736 29.2263 35.1846 2213.78 1047.57 3325.86 3325.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 6.4e-05 2048 1.5 2448 380448 29.1621 35.1191 1541.85 1047.79 2654.01 2654.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 6.4e-05 2048 1.5 2448 380160 29.2393 35.1375 1306.03 1046.78 2417.28 2417.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 6.4e-05 2048 1.5 2448 380160 29.1246 35.0613 1311.37 1047.67 2423.32 2423.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 6.4e-05 2048 1.5 2448 380640 29.1679 35.1642 2190.97 1048.09 3303.48 3303.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 6.4e-05 2048 1.5 2448 380480 29.1277 35.1363 1571.22 1047.27 2682.84 2682.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 6.4e-05 2048 1.5 2448 380160 29.1656 35.1563 1296.28 1047.06 2407.76 2407.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 6.4e-05 2048 1.5 2448 379520 29.1041 35.049 1209.66 1047.11 2321 2321.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 6.4e-05 2048 1.5 2450 380736 29.1175 35.0945 1945.38 1047.85 3057.53 3057.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 6.4e-05 2048 1.5 2450 380672 29.1287 35.2051 1248.17 1048.4 2360.99 2361.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 6.4e-05 2048 1.5 2450 380544 29.0836 35.0658 1024.4 1047.84 2136.47 2136.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 6.4e-05 2048 1.5 2450 380720 29.2575 35.2721 1828.59 1047.77 2940.97 2941.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 6.4e-05 2048 1.5 2450 380480 29.1653 35.1288 1175.09 1047.08 2286.54 2286.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 6.4e-05 2048 1.5 2450 380640 29.2291 35.1615 979.039 1048.52 2092.03 2092.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 6.4e-05 2048 1.5 2450 380480 29.1121 35.0884 841.131 1048.43 1953.84 1953.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 6.4e-05 2048 1.5 2450 380640 29.1349 35.172 2499.92 1047.55 3611.86 3611.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 6.4e-05 2048 1.5 2450 380544 29.098 35.1014 1555.67 1048.43 2668.38 2668.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 6.4e-05 2048 1.5 2450 380160 29.1671 35.1977 1267.77 1047.92 2380.14 2380.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 6.4e-05 2048 1.5 2450 380160 29.1483 35.1238 1078.8 1047.65 2190.8 2190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 6.4e-05 2048 1.5 2450 380688 29.225 35.2064 2293.54 1048.38 3406.44 3406.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 6.4e-05 2048 1.5 2450 380576 29.1625 35.2211 1456.2 1047.45 2568.12 2568.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 6.4e-05 2048 1.5 2450 380352 29.225 35.2399 1193.81 1048.51 2306.86 2306.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 6.4e-05 2048 1.5 2450 380352 29.1123 35.074 1074.67 1047.19 2186.14 2186.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 6.4e-05 2048 1.5 2450 380672 29.1181 35.1585 2266.98 1047.43 3378.77 3378.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 6.4e-05 2048 1.5 2450 380416 29.143 35.1661 1472.97 1047.44 2584.8 2584.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 6.4e-05 2048 1.5 2450 380160 29.1635 35.0573 1238.81 1047.8 2350.91 2350.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 6.4e-05 2048 1.5 2450 379904 29.1426 35.0618 1095.38 1048.09 2207.76 2207.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 6.4e-05 2048 1.5 2450 380592 29.2331 35.156 2327.62 1047.8 3439.89 3439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 6.4e-05 2048 1.5 2450 380160 29.1389 35.1374 1654.31 1047.05 2765.72 2765.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 6.4e-05 2048 1.5 2450 380160 29.2763 35.1379 1362.18 1046.65 2473.33 2473.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 6.4e-05 2048 1.5 2450 379584 29.1348 35.0638 1292.12 1047.69 2404.08 2404.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 6.4e-05 2048 1.5 2450 380160 29.199 35.2107 1184.24 1047.76 2296.49 2296.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 6.4e-05 2048 1.5 2450 380480 29.1697 35.2294 2250.68 1047.47 3362.63 3362.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 6.4e-05 2048 1.5 2450 380480 29.1169 35.1108 1553.6 1048.52 2666.42 2666.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 6.4e-05 2048 1.5 2450 380160 29.1719 35.1129 1317.08 1048.31 2429.75 2429.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 6.4e-05 2048 1.5 2450 379520 29.1052 35.0692 1212.59 1046.21 2323.05 2323.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 6.4e-05 2048 1.5 2450 379200 29.1332 35.2237 1161.69 1046.81 2272.95 2273.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 6.4e-05 2048 1.5 2460 380800 29.1091 35.1755 1806.35 1048.45 2919.17 2919.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 6.4e-05 2048 1.5 2460 380672 29.1418 35.0817 1185.46 1047.61 2297.39 2297.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 6.4e-05 2048 1.5 2460 380736 29.088 35.0892 958.825 1048.59 2071.67 2071.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 6.4e-05 2048 1.5 2460 380416 29.1376 35.1539 830.111 1048.41 1942.89 1942.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 6.4e-05 2048 1.5 2460 380800 29.2343 35.1456 2501.98 1047.6 3614.05 3614.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 6.4e-05 2048 1.5 2460 380640 29.154 35.1353 1555.83 1047.08 2667.28 2667.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 6.4e-05 2048 1.5 2460 380640 29.2296 35.1511 1268.92 1048.36 2381.74 2381.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 6.4e-05 2048 1.5 2460 380480 29.1218 35.1227 1074.05 1048.38 2186.76 2186.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 6.4e-05 2048 1.5 2460 380736 29.1512 35.1182 2293.96 1047.5 3405.81 3405.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 6.4e-05 2048 1.5 2460 380736 29.098 35.0802 1442.26 1048.68 2555.2 2555.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 6.4e-05 2048 1.5 2460 380448 29.1568 35.1673 1182.82 1046.94 2294.16 2294.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 6.4e-05 2048 1.5 2460 380160 29.1683 35.0828 1066.99 1047.81 2179.13 2179.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 6.4e-05 2048 1.5 2460 380160 29.1539 35.3838 925.163 1048.08 2037.86 2037.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 6.4e-05 2048 1.5 2460 380688 29.2348 35.185 2188.78 1048.52 3301.8 3301.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 6.4e-05 2048 1.5 2460 380576 29.1611 35.1191 1392.63 1048.48 2505.48 2505.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 6.4e-05 2048 1.5 2460 380352 29.2475 35.158 1165.44 1048.36 2278.29 2278.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 6.4e-05 2048 1.5 2460 380352 29.1123 35.1786 1025.09 1048.18 2137.65 2137.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 6.4e-05 2048 1.5 2460 380240 29.231 35.1522 905.118 1047.37 2016.95 2017.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 6.4e-05 2048 1.5 2460 380672 29.1394 35.1234 2075.71 1048.36 3188.42 3188.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 6.4e-05 2048 1.5 2460 380416 29.1348 35.3967 1404.32 1047.6 2516.54 2516.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 6.4e-05 2048 1.5 2460 380160 29.1504 35.0699 1165.89 1047.89 2278.08 2278.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 6.4e-05 2048 1.5 2460 379904 29.139 35.0641 1072.56 1047.24 2184.1 2184.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 6.4e-05 2048 1.5 2460 379520 29.1041 35.05 978.515 1046.24 2088.99 2089.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 6.4e-05 2048 1.5 2496 380544 29.1013 35.0986 1814.22 1048.44 2926.95 2927.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 6.4e-05 2048 1.5 2496 380416 29.1675 35.1437 1165.54 1047.61 2277.55 2277.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 6.4e-05 2048 1.5 2496 380352 29.0836 35.0795 959.404 1048.27 2071.92 2072.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 6.4e-05 2048 1.5 2496 380160 29.1244 35.0982 829.682 1048.4 1942.39 1942.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 6.4e-05 2048 1.5 2496 380480 29.2399 35.1556 2452.12 1048.78 3565.39 3565.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 6.4e-05 2048 1.5 2496 380320 29.1656 35.2276 1497.14 1048.27 2609.89 2609.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 6.4e-05 2048 1.5 2496 380400 29.227 35.1545 1237.51 1048.29 2350.27 2350.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 6.4e-05 2048 1.5 2496 380160 29.1117 35.0808 1060.89 1047.7 2172.86 2172.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 6.4e-05 2048 1.5 2496 380000 29.2411 35.1713 968.259 1048.5 2081.26 2081.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 6.4e-05 2048 1.5 2496 380448 29.1671 35.1792 2259.48 1047.82 3371.74 3371.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 6.4e-05 2048 1.5 2496 380352 29.0722 35.1027 1414.81 1048.13 2527.19 2527.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 6.4e-05 2048 1.5 2496 380160 29.1672 35.1052 1160.43 1047.96 2272.75 2272.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 6.4e-05 2048 1.5 2496 379776 29.1594 35.07 1031.06 1046.84 2142.21 2142.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 6.4e-05 2048 1.5 2496 380160 29.1676 35.1785 908.098 1047.32 2019.85 2019.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 6.4e-05 2048 1.5 2496 380464 29.2183 35.1466 2125.57 1048.51 3238.53 3238.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 6.4e-05 2048 1.5 2496 380352 29.1404 35.1355 1345.69 1048.34 2458.39 2458.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 6.4e-05 2048 1.5 2496 380352 29.2384 35.1539 1138.52 1048.48 2251.48 2251.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 6.4e-05 2048 1.5 2496 379904 29.1041 35.1245 1000.43 1047.94 2112.67 2112.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 6.4e-05 2048 1.5 2496 380240 29.2476 35.2702 887.169 1048.38 2000.15 2000.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 6.4e-05 2048 1.5 2496 380416 29.1467 35.1074 2088.59 1047.91 3200.85 3200.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 6.4e-05 2048 1.5 2496 380160 29.1325 35.0778 1397.73 1048.65 2510.67 2510.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 6.4e-05 2048 1.5 2496 379776 29.1597 35.0761 1157.7 1047.23 2269.26 2269.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 6.4e-05 2048 1.5 2496 379904 29.1227 35.0676 1062.29 1047.11 2173.67 2173.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 6.4e-05 2048 1.5 2496 379520 29.1066 35.0523 978.078 1046.4 2088.72 2088.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 6.4e-05 2048 1.5 2496 379392 29.1402 35.094 923.142 1048.43 2035.89 2035.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1470 6.4e-05 2048 1.5 2560 380352 29.1684 35.199 1847.32 1048.63 2960.41 2960.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 6.4e-05 2048 1.5 2560 380352 29.0892 35.0761 2074.31 1057.74 3196.3 3196.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 6.4e-05 2048 1.5 2560 380288 29.137 35.0636 1342.35 1047.92 2454.56 2454.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 6.4e-05 2048 1.5 2560 380160 29.0898 35.1068 1093.9 1048.89 2207.07 2207.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 6.4e-05 2048 1.5 2560 380160 29.1341 35.0904 978.219 1047.45 2089.98 2090.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 6.4e-05 2048 1.5 2560 380160 29.0959 35.1374 896.531 1048.52 2009.37 2009.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 6.4e-05 2048 1.5 2560 379776 29.1778 35.0904 827.607 1046.91 1938.87 1938.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 6.4e-05 2048 1.5 2560 379904 29.1266 35.0927 778.732 1047.91 1890.94 1891.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 6.4e-05 2048 1.5 2560 379904 29.1335 35.1323 739.689 1057.13 1861.17 1861.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1470 6.4e-05 2048 1.5 2460 380352 29.1219 35.0679 691.863 1047.3 1803.44 1803.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1470 6.4e-05 2048 1.5 2496 379904 29.0962 35.0949 687.858 1048.17 1800.3 1800.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1470 6.4e-05 2048 1.5 2450 380240 29.2279 35.1519 694.547 1048.49 1807.5 1807.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1470 6.4e-05 2048 1.5 2448 380240 29.2259 35.1396 688.779 1047.42 1800.65 1800.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1470 6.4e-05 2048 1.5 2464 380416 29.1439 35.0836 793.676 1047.45 1905.43 1905.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1470 6.4e-05 2048 1.5 2464 379200 29.1185 35.1082 1205.97 1046.8 2317.08 2317.17
