{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682006162176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682006162177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 09:56:01 2023 " "Processing started: Thu Apr 20 09:56:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682006162177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682006162177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682006162198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682006165452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682006165452 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"g_siguiente\";  expecting \";\" vga_decoder.sv(13) " "Verilog HDL syntax error at vga_decoder.sv(13) near text: \"g_siguiente\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_decoder.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1682006195593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b_siguiente\";  expecting \";\" vga_decoder.sv(14) " "Verilog HDL syntax error at vga_decoder.sv(14) near text: \"b_siguiente\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_decoder.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1682006195610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" vga_decoder.sv(16) " "Verilog HDL syntax error at vga_decoder.sv(16) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_decoder.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1682006195623 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" vga_decoder.sv(32) " "Verilog HDL syntax error at vga_decoder.sv(32) near end of file ;  expecting \"endmodule\"" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_decoder.sv" 32 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1682006195623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file vga_decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682006195760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm " "Found entity 1: tb_fsm" {  } { { "tb_fsm.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/tb_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682006195776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195776 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \";\" control_movimiento.sv(41) " "Verilog HDL syntax error at control_movimiento.sv(41) near text: \"endcase\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_movimiento.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/control_movimiento.sv" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1682006195791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_movimiento.sv 0 0 " "Found 0 design units, including 0 entities, in source file control_movimiento.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \";\" aleatorio.sv(1) " "Verilog HDL syntax error at aleatorio.sv(1) near end of file ;  expecting \";\"" {  } { { "aleatorio.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/aleatorio.sv" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1682006195801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio.sv 0 0 " "Found 0 design units, including 0 entities, in source file aleatorio.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.sv(25) " "Verilog HDL information at vga_sync.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_sync.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1682006195807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Diseno de Sistemas Digitales/Laboratorios/vdg_digital_design_lab_2023/Laboratorio_4/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682006195808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682006195808 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682006196169 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 20 09:56:36 2023 " "Processing ended: Thu Apr 20 09:56:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682006196169 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682006196169 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682006196169 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682006196169 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 8 s 1  " "Quartus Prime Flow was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682006200154 ""}
