#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Nov 21 11:06:20 2015
# Process ID: 13800
# Log file: C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/vivado.log
# Journal file: C:/Users/Nathaniel2/hls1121/solution2/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Sat Nov 21 11:06:23 2015] Launched synth_1...
Run output will be captured here: C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/synth_1/runme.log
[Sat Nov 21 11:06:23 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log needlemanWunsch.vds -m64 -mode batch -messageDb vivado.pb -notrace -source needlemanWunsch.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source needlemanWunsch.tcl -notrace
Command: synth_design -top needlemanWunsch -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 276.195 ; gain = 94.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_pp0_stg1_fsm_2 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_pp0_stg2_fsm_3 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_pp0_stg3_fsm_4 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_pp0_stg4_fsm_5 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_pp0_stg5_fsm_6 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_pp0_stg6_fsm_7 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_pp0_stg7_fsm_8 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_pp0_stg8_fsm_9 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_pp0_stg9_fsm_10 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_pp0_stg10_fsm_11 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_pp0_stg11_fsm_12 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_pp0_stg12_fsm_13 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_pp0_stg13_fsm_14 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_pp0_stg14_fsm_15 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_pp0_stg15_fsm_16 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_pp0_stg16_fsm_17 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_pp0_stg17_fsm_18 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_pp0_stg18_fsm_19 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_pp0_stg19_fsm_20 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_pp0_stg20_fsm_21 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_pp0_stg21_fsm_22 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_pp0_stg22_fsm_23 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_pp0_stg23_fsm_24 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_pp0_stg24_fsm_25 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_pp0_stg25_fsm_26 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_pp0_stg26_fsm_27 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_pp0_stg27_fsm_28 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_pp0_stg28_fsm_29 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_pp0_stg29_fsm_30 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_pp0_stg30_fsm_31 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_pp0_stg31_fsm_32 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_pp0_stg32_fsm_33 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg33_fsm_34 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg34_fsm_35 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg35_fsm_36 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg36_fsm_37 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg37_fsm_38 bound to: 102'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg38_fsm_39 bound to: 102'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg39_fsm_40 bound to: 102'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg40_fsm_41 bound to: 102'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg41_fsm_42 bound to: 102'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg42_fsm_43 bound to: 102'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg43_fsm_44 bound to: 102'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg44_fsm_45 bound to: 102'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg45_fsm_46 bound to: 102'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg46_fsm_47 bound to: 102'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg47_fsm_48 bound to: 102'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg48_fsm_49 bound to: 102'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg49_fsm_50 bound to: 102'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg50_fsm_51 bound to: 102'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg51_fsm_52 bound to: 102'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg52_fsm_53 bound to: 102'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg53_fsm_54 bound to: 102'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg54_fsm_55 bound to: 102'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg55_fsm_56 bound to: 102'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg56_fsm_57 bound to: 102'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg57_fsm_58 bound to: 102'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg58_fsm_59 bound to: 102'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg59_fsm_60 bound to: 102'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg60_fsm_61 bound to: 102'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg61_fsm_62 bound to: 102'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg62_fsm_63 bound to: 102'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg63_fsm_64 bound to: 102'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg64_fsm_65 bound to: 102'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg65_fsm_66 bound to: 102'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg66_fsm_67 bound to: 102'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg67_fsm_68 bound to: 102'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg68_fsm_69 bound to: 102'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg69_fsm_70 bound to: 102'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg70_fsm_71 bound to: 102'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg71_fsm_72 bound to: 102'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg72_fsm_73 bound to: 102'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg73_fsm_74 bound to: 102'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg74_fsm_75 bound to: 102'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg75_fsm_76 bound to: 102'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg76_fsm_77 bound to: 102'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg77_fsm_78 bound to: 102'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg78_fsm_79 bound to: 102'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg79_fsm_80 bound to: 102'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg80_fsm_81 bound to: 102'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg81_fsm_82 bound to: 102'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg82_fsm_83 bound to: 102'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg83_fsm_84 bound to: 102'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg84_fsm_85 bound to: 102'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg85_fsm_86 bound to: 102'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg86_fsm_87 bound to: 102'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg87_fsm_88 bound to: 102'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg88_fsm_89 bound to: 102'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg89_fsm_90 bound to: 102'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg90_fsm_91 bound to: 102'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg91_fsm_92 bound to: 102'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg92_fsm_93 bound to: 102'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg93_fsm_94 bound to: 102'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg94_fsm_95 bound to: 102'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg95_fsm_96 bound to: 102'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg96_fsm_97 bound to: 102'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg97_fsm_98 bound to: 102'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg98_fsm_99 bound to: 102'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_pp0_stg99_fsm_100 bound to: 102'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st207_fsm_101 bound to: 102'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_62 bound to: 98 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_41 bound to: 65 - type: integer 
	Parameter ap_const_lv32_42 bound to: 66 - type: integer 
	Parameter ap_const_lv32_43 bound to: 67 - type: integer 
	Parameter ap_const_lv32_44 bound to: 68 - type: integer 
	Parameter ap_const_lv32_45 bound to: 69 - type: integer 
	Parameter ap_const_lv32_46 bound to: 70 - type: integer 
	Parameter ap_const_lv32_47 bound to: 71 - type: integer 
	Parameter ap_const_lv32_48 bound to: 72 - type: integer 
	Parameter ap_const_lv32_49 bound to: 73 - type: integer 
	Parameter ap_const_lv32_4A bound to: 74 - type: integer 
	Parameter ap_const_lv32_4B bound to: 75 - type: integer 
	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
	Parameter ap_const_lv32_4D bound to: 77 - type: integer 
	Parameter ap_const_lv32_4E bound to: 78 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_51 bound to: 81 - type: integer 
	Parameter ap_const_lv32_52 bound to: 82 - type: integer 
	Parameter ap_const_lv32_53 bound to: 83 - type: integer 
	Parameter ap_const_lv32_54 bound to: 84 - type: integer 
	Parameter ap_const_lv32_55 bound to: 85 - type: integer 
	Parameter ap_const_lv32_56 bound to: 86 - type: integer 
	Parameter ap_const_lv32_57 bound to: 87 - type: integer 
	Parameter ap_const_lv32_58 bound to: 88 - type: integer 
	Parameter ap_const_lv32_59 bound to: 89 - type: integer 
	Parameter ap_const_lv32_5A bound to: 90 - type: integer 
	Parameter ap_const_lv32_5B bound to: 91 - type: integer 
	Parameter ap_const_lv32_5C bound to: 92 - type: integer 
	Parameter ap_const_lv32_5D bound to: 93 - type: integer 
	Parameter ap_const_lv32_5E bound to: 94 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv32_60 bound to: 96 - type: integer 
	Parameter ap_const_lv32_61 bound to: 97 - type: integer 
	Parameter ap_const_lv32_63 bound to: 99 - type: integer 
	Parameter ap_const_lv32_64 bound to: 100 - type: integer 
	Parameter ap_const_lv20_1 bound to: 20'b00000000000000000001 
	Parameter ap_const_lv20_0 bound to: 20'b00000000000000000000 
	Parameter ap_const_lv32_FFFFFF9C bound to: -100 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv64_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv64_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter ap_const_lv64_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_const_lv64_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter ap_const_lv64_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000110 
	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
	Parameter ap_const_lv64_8 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_const_lv64_9 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter ap_const_lv64_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000001010 
	Parameter ap_const_lv64_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000001011 
	Parameter ap_const_lv64_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter ap_const_lv64_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000001101 
	Parameter ap_const_lv64_E bound to: 64'b0000000000000000000000000000000000000000000000000000000000001110 
	Parameter ap_const_lv64_F bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter ap_const_lv64_10 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_const_lv64_11 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010001 
	Parameter ap_const_lv64_12 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010010 
	Parameter ap_const_lv64_13 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010011 
	Parameter ap_const_lv64_14 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010100 
	Parameter ap_const_lv64_15 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010101 
	Parameter ap_const_lv64_16 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010110 
	Parameter ap_const_lv64_17 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010111 
	Parameter ap_const_lv64_18 bound to: 64'b0000000000000000000000000000000000000000000000000000000000011000 
	Parameter ap_const_lv64_19 bound to: 64'b0000000000000000000000000000000000000000000000000000000000011001 
	Parameter ap_const_lv64_1A bound to: 64'b0000000000000000000000000000000000000000000000000000000000011010 
	Parameter ap_const_lv64_1B bound to: 64'b0000000000000000000000000000000000000000000000000000000000011011 
	Parameter ap_const_lv64_1C bound to: 64'b0000000000000000000000000000000000000000000000000000000000011100 
	Parameter ap_const_lv64_1D bound to: 64'b0000000000000000000000000000000000000000000000000000000000011101 
	Parameter ap_const_lv64_1E bound to: 64'b0000000000000000000000000000000000000000000000000000000000011110 
	Parameter ap_const_lv64_1F bound to: 64'b0000000000000000000000000000000000000000000000000000000000011111 
	Parameter ap_const_lv64_20 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_const_lv64_21 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100001 
	Parameter ap_const_lv64_22 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100010 
	Parameter ap_const_lv64_23 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100011 
	Parameter ap_const_lv64_24 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100100 
	Parameter ap_const_lv64_25 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100101 
	Parameter ap_const_lv64_26 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100110 
	Parameter ap_const_lv64_27 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100111 
	Parameter ap_const_lv64_28 bound to: 64'b0000000000000000000000000000000000000000000000000000000000101000 
	Parameter ap_const_lv64_29 bound to: 64'b0000000000000000000000000000000000000000000000000000000000101001 
	Parameter ap_const_lv64_2A bound to: 64'b0000000000000000000000000000000000000000000000000000000000101010 
	Parameter ap_const_lv64_2B bound to: 64'b0000000000000000000000000000000000000000000000000000000000101011 
	Parameter ap_const_lv64_2C bound to: 64'b0000000000000000000000000000000000000000000000000000000000101100 
	Parameter ap_const_lv64_2D bound to: 64'b0000000000000000000000000000000000000000000000000000000000101101 
	Parameter ap_const_lv64_2E bound to: 64'b0000000000000000000000000000000000000000000000000000000000101110 
	Parameter ap_const_lv64_2F bound to: 64'b0000000000000000000000000000000000000000000000000000000000101111 
	Parameter ap_const_lv64_30 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110000 
	Parameter ap_const_lv64_31 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110001 
	Parameter ap_const_lv64_32 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110010 
	Parameter ap_const_lv64_33 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110011 
	Parameter ap_const_lv64_34 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110100 
	Parameter ap_const_lv64_35 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110101 
	Parameter ap_const_lv64_36 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110110 
	Parameter ap_const_lv64_37 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110111 
	Parameter ap_const_lv64_38 bound to: 64'b0000000000000000000000000000000000000000000000000000000000111000 
	Parameter ap_const_lv64_39 bound to: 64'b0000000000000000000000000000000000000000000000000000000000111001 
	Parameter ap_const_lv64_3A bound to: 64'b0000000000000000000000000000000000000000000000000000000000111010 
	Parameter ap_const_lv64_3B bound to: 64'b0000000000000000000000000000000000000000000000000000000000111011 
	Parameter ap_const_lv64_3C bound to: 64'b0000000000000000000000000000000000000000000000000000000000111100 
	Parameter ap_const_lv64_3D bound to: 64'b0000000000000000000000000000000000000000000000000000000000111101 
	Parameter ap_const_lv64_3E bound to: 64'b0000000000000000000000000000000000000000000000000000000000111110 
	Parameter ap_const_lv64_3F bound to: 64'b0000000000000000000000000000000000000000000000000000000000111111 
	Parameter ap_const_lv64_40 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_const_lv64_41 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
	Parameter ap_const_lv64_42 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000010 
	Parameter ap_const_lv64_43 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000011 
	Parameter ap_const_lv64_44 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000100 
	Parameter ap_const_lv64_45 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000101 
	Parameter ap_const_lv64_46 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000110 
	Parameter ap_const_lv64_47 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000111 
	Parameter ap_const_lv64_48 bound to: 64'b0000000000000000000000000000000000000000000000000000000001001000 
	Parameter ap_const_lv64_49 bound to: 64'b0000000000000000000000000000000000000000000000000000000001001001 
	Parameter ap_const_lv64_4A bound to: 64'b0000000000000000000000000000000000000000000000000000000001001010 
	Parameter ap_const_lv64_4B bound to: 64'b0000000000000000000000000000000000000000000000000000000001001011 
	Parameter ap_const_lv64_4C bound to: 64'b0000000000000000000000000000000000000000000000000000000001001100 
	Parameter ap_const_lv64_4D bound to: 64'b0000000000000000000000000000000000000000000000000000000001001101 
	Parameter ap_const_lv64_4E bound to: 64'b0000000000000000000000000000000000000000000000000000000001001110 
	Parameter ap_const_lv64_4F bound to: 64'b0000000000000000000000000000000000000000000000000000000001001111 
	Parameter ap_const_lv64_50 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010000 
	Parameter ap_const_lv64_51 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010001 
	Parameter ap_const_lv64_52 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010010 
	Parameter ap_const_lv64_53 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010011 
	Parameter ap_const_lv64_54 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010100 
	Parameter ap_const_lv64_55 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010101 
	Parameter ap_const_lv64_56 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010110 
	Parameter ap_const_lv64_57 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010111 
	Parameter ap_const_lv64_58 bound to: 64'b0000000000000000000000000000000000000000000000000000000001011000 
	Parameter ap_const_lv64_59 bound to: 64'b0000000000000000000000000000000000000000000000000000000001011001 
	Parameter ap_const_lv64_5A bound to: 64'b0000000000000000000000000000000000000000000000000000000001011010 
	Parameter ap_const_lv64_5B bound to: 64'b0000000000000000000000000000000000000000000000000000000001011011 
	Parameter ap_const_lv64_5C bound to: 64'b0000000000000000000000000000000000000000000000000000000001011100 
	Parameter ap_const_lv64_5D bound to: 64'b0000000000000000000000000000000000000000000000000000000001011101 
	Parameter ap_const_lv64_5E bound to: 64'b0000000000000000000000000000000000000000000000000000000001011110 
	Parameter ap_const_lv64_5F bound to: 64'b0000000000000000000000000000000000000000000000000000000001011111 
	Parameter ap_const_lv64_60 bound to: 64'b0000000000000000000000000000000000000000000000000000000001100000 
	Parameter ap_const_lv64_61 bound to: 64'b0000000000000000000000000000000000000000000000000000000001100001 
	Parameter ap_const_lv64_62 bound to: 64'b0000000000000000000000000000000000000000000000000000000001100010 
	Parameter ap_const_lv64_63 bound to: 64'b0000000000000000000000000000000000000000000000000000000001100011 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv20_F4241 bound to: 20'b11110100001001000001 
	Parameter ap_const_lv20_FFFFF bound to: 20'b11111111111111111111 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv8_FE bound to: 8'b11111110 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv8_FD bound to: 8'b11111101 
	Parameter ap_const_lv8_FC bound to: 8'b11111100 
	Parameter ap_const_lv8_FB bound to: 8'b11111011 
	Parameter ap_const_lv8_FA bound to: 8'b11111010 
	Parameter ap_const_lv20_2 bound to: 20'b00000000000000000010 
	Parameter ap_const_lv8_F9 bound to: 8'b11111001 
	Parameter ap_const_lv8_F8 bound to: 8'b11111000 
	Parameter ap_const_lv8_F7 bound to: 8'b11110111 
	Parameter ap_const_lv8_F6 bound to: 8'b11110110 
	Parameter ap_const_lv8_F5 bound to: 8'b11110101 
	Parameter ap_const_lv8_F4 bound to: 8'b11110100 
	Parameter ap_const_lv8_F3 bound to: 8'b11110011 
	Parameter ap_const_lv8_F2 bound to: 8'b11110010 
	Parameter ap_const_lv8_F1 bound to: 8'b11110001 
	Parameter ap_const_lv8_F0 bound to: 8'b11110000 
	Parameter ap_const_lv8_EF bound to: 8'b11101111 
	Parameter ap_const_lv8_EE bound to: 8'b11101110 
	Parameter ap_const_lv8_ED bound to: 8'b11101101 
	Parameter ap_const_lv8_EC bound to: 8'b11101100 
	Parameter ap_const_lv8_EB bound to: 8'b11101011 
	Parameter ap_const_lv8_EA bound to: 8'b11101010 
	Parameter ap_const_lv8_E9 bound to: 8'b11101001 
	Parameter ap_const_lv8_E8 bound to: 8'b11101000 
	Parameter ap_const_lv8_E7 bound to: 8'b11100111 
	Parameter ap_const_lv8_E6 bound to: 8'b11100110 
	Parameter ap_const_lv8_E5 bound to: 8'b11100101 
	Parameter ap_const_lv8_E4 bound to: 8'b11100100 
	Parameter ap_const_lv8_E3 bound to: 8'b11100011 
	Parameter ap_const_lv8_E2 bound to: 8'b11100010 
	Parameter ap_const_lv8_E1 bound to: 8'b11100001 
	Parameter ap_const_lv8_E0 bound to: 8'b11100000 
	Parameter ap_const_lv8_DF bound to: 8'b11011111 
	Parameter ap_const_lv8_DE bound to: 8'b11011110 
	Parameter ap_const_lv8_DD bound to: 8'b11011101 
	Parameter ap_const_lv8_DC bound to: 8'b11011100 
	Parameter ap_const_lv8_DB bound to: 8'b11011011 
	Parameter ap_const_lv8_DA bound to: 8'b11011010 
	Parameter ap_const_lv8_D9 bound to: 8'b11011001 
	Parameter ap_const_lv8_D8 bound to: 8'b11011000 
	Parameter ap_const_lv8_D7 bound to: 8'b11010111 
	Parameter ap_const_lv8_D6 bound to: 8'b11010110 
	Parameter ap_const_lv8_D5 bound to: 8'b11010101 
	Parameter ap_const_lv8_D4 bound to: 8'b11010100 
	Parameter ap_const_lv8_D3 bound to: 8'b11010011 
	Parameter ap_const_lv8_D2 bound to: 8'b11010010 
	Parameter ap_const_lv8_D1 bound to: 8'b11010001 
	Parameter ap_const_lv8_D0 bound to: 8'b11010000 
	Parameter ap_const_lv8_CF bound to: 8'b11001111 
	Parameter ap_const_lv8_CE bound to: 8'b11001110 
	Parameter ap_const_lv8_CD bound to: 8'b11001101 
	Parameter ap_const_lv8_CC bound to: 8'b11001100 
	Parameter ap_const_lv8_CB bound to: 8'b11001011 
	Parameter ap_const_lv8_CA bound to: 8'b11001010 
	Parameter ap_const_lv8_C9 bound to: 8'b11001001 
	Parameter ap_const_lv8_C8 bound to: 8'b11001000 
	Parameter ap_const_lv8_C7 bound to: 8'b11000111 
	Parameter ap_const_lv8_C6 bound to: 8'b11000110 
	Parameter ap_const_lv8_C5 bound to: 8'b11000101 
	Parameter ap_const_lv8_C4 bound to: 8'b11000100 
	Parameter ap_const_lv8_C3 bound to: 8'b11000011 
	Parameter ap_const_lv8_C2 bound to: 8'b11000010 
	Parameter ap_const_lv8_C1 bound to: 8'b11000001 
	Parameter ap_const_lv8_C0 bound to: 8'b11000000 
	Parameter ap_const_lv8_BF bound to: 8'b10111111 
	Parameter ap_const_lv8_BE bound to: 8'b10111110 
	Parameter ap_const_lv8_BD bound to: 8'b10111101 
	Parameter ap_const_lv8_BC bound to: 8'b10111100 
	Parameter ap_const_lv8_BB bound to: 8'b10111011 
	Parameter ap_const_lv8_BA bound to: 8'b10111010 
	Parameter ap_const_lv8_B9 bound to: 8'b10111001 
	Parameter ap_const_lv8_B8 bound to: 8'b10111000 
	Parameter ap_const_lv8_B7 bound to: 8'b10110111 
	Parameter ap_const_lv8_B6 bound to: 8'b10110110 
	Parameter ap_const_lv8_B5 bound to: 8'b10110101 
	Parameter ap_const_lv8_B4 bound to: 8'b10110100 
	Parameter ap_const_lv8_B3 bound to: 8'b10110011 
	Parameter ap_const_lv8_B2 bound to: 8'b10110010 
	Parameter ap_const_lv8_B1 bound to: 8'b10110001 
	Parameter ap_const_lv8_B0 bound to: 8'b10110000 
	Parameter ap_const_lv8_AF bound to: 8'b10101111 
	Parameter ap_const_lv8_AE bound to: 8'b10101110 
	Parameter ap_const_lv8_AD bound to: 8'b10101101 
	Parameter ap_const_lv8_AC bound to: 8'b10101100 
	Parameter ap_const_lv8_AB bound to: 8'b10101011 
	Parameter ap_const_lv8_AA bound to: 8'b10101010 
	Parameter ap_const_lv8_A9 bound to: 8'b10101001 
	Parameter ap_const_lv8_A8 bound to: 8'b10101000 
	Parameter ap_const_lv8_A7 bound to: 8'b10100111 
	Parameter ap_const_lv8_A6 bound to: 8'b10100110 
	Parameter ap_const_lv8_A5 bound to: 8'b10100101 
	Parameter ap_const_lv8_A4 bound to: 8'b10100100 
	Parameter ap_const_lv8_A3 bound to: 8'b10100011 
	Parameter ap_const_lv8_A2 bound to: 8'b10100010 
	Parameter ap_const_lv8_A1 bound to: 8'b10100001 
	Parameter ap_const_lv8_A0 bound to: 8'b10100000 
	Parameter ap_const_lv8_9F bound to: 8'b10011111 
	Parameter ap_const_lv8_9E bound to: 8'b10011110 
	Parameter ap_const_lv8_9D bound to: 8'b10011101 
	Parameter ap_const_lv8_9C bound to: 8'b10011100 
	Parameter ap_const_lv8_9B bound to: 8'b10011011 
	Parameter ap_const_lv32_65 bound to: 101 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_true bound to: 1'b1 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:524]
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch_AXILiteS_s_axi' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_AXILiteS_s_axi.v:205]
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch_AXILiteS_s_axi' (1#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch_score1' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_score1.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch_score1_ram' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_score1.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_score1.v:27]
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch_score1_ram' (2#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_score1.v:9]
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch_score1' (3#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_score1.v:66]
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch_orig1' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_orig1.v:66]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'needlemanWunsch_orig1_ram' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_orig1.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_orig1.v:27]
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch_orig1_ram' (4#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_orig1.v:9]
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch_orig1' (5#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch_orig1.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15249]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:15325]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'orig1_addr_reg_20831_reg[6:0]' into 'score1_addr_reg_20825_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18758]
INFO: [Synth 8-4471] merging register 'orig1_addr_1_reg_20848_reg[6:0]' into 'score1_addr_1_reg_20842_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18761]
INFO: [Synth 8-4471] merging register 'orig1_addr_2_reg_20860_reg[6:0]' into 'score1_addr_2_reg_20854_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18763]
INFO: [Synth 8-4471] merging register 'orig1_addr_3_reg_20872_reg[6:0]' into 'score1_addr_3_reg_20866_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18765]
INFO: [Synth 8-4471] merging register 'orig1_addr_4_reg_20884_reg[6:0]' into 'score1_addr_4_reg_20878_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18767]
INFO: [Synth 8-4471] merging register 'orig1_addr_5_reg_20901_reg[6:0]' into 'score1_addr_5_reg_20895_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18770]
INFO: [Synth 8-4471] merging register 'orig1_addr_6_reg_20913_reg[6:0]' into 'score1_addr_6_reg_20907_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18772]
INFO: [Synth 8-4471] merging register 'orig1_addr_7_reg_20925_reg[6:0]' into 'score1_addr_7_reg_20919_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18774]
INFO: [Synth 8-4471] merging register 'orig1_addr_8_reg_20936_reg[6:0]' into 'score1_addr_8_reg_20930_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18776]
INFO: [Synth 8-4471] merging register 'orig1_addr_9_reg_20952_reg[6:0]' into 'score1_addr_9_reg_20946_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18779]
INFO: [Synth 8-4471] merging register 'orig1_addr_10_reg_20963_reg[6:0]' into 'score1_addr_10_reg_20957_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18781]
INFO: [Synth 8-4471] merging register 'orig1_addr_11_reg_20975_reg[6:0]' into 'score1_addr_11_reg_20969_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18783]
INFO: [Synth 8-4471] merging register 'orig1_addr_12_reg_20987_reg[6:0]' into 'score1_addr_12_reg_20981_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18785]
INFO: [Synth 8-4471] merging register 'orig1_addr_13_reg_21004_reg[6:0]' into 'score1_addr_13_reg_20998_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18788]
INFO: [Synth 8-4471] merging register 'orig1_addr_14_reg_21015_reg[6:0]' into 'score1_addr_14_reg_21009_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18790]
INFO: [Synth 8-4471] merging register 'orig1_addr_15_reg_21026_reg[6:0]' into 'score1_addr_15_reg_21020_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18792]
INFO: [Synth 8-4471] merging register 'orig1_addr_16_reg_21037_reg[6:0]' into 'score1_addr_16_reg_21031_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18794]
INFO: [Synth 8-4471] merging register 'orig1_addr_17_reg_21054_reg[6:0]' into 'score1_addr_17_reg_21048_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18797]
INFO: [Synth 8-4471] merging register 'orig1_addr_18_reg_21066_reg[6:0]' into 'score1_addr_18_reg_21060_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18799]
INFO: [Synth 8-4471] merging register 'orig1_addr_19_reg_21078_reg[6:0]' into 'score1_addr_19_reg_21072_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18801]
INFO: [Synth 8-4471] merging register 'orig1_addr_20_reg_21089_reg[6:0]' into 'score1_addr_20_reg_21083_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18803]
INFO: [Synth 8-4471] merging register 'orig1_addr_21_reg_21105_reg[6:0]' into 'score1_addr_21_reg_21099_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18806]
INFO: [Synth 8-4471] merging register 'orig1_addr_22_reg_21116_reg[6:0]' into 'score1_addr_22_reg_21110_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18808]
INFO: [Synth 8-4471] merging register 'orig1_addr_23_reg_21128_reg[6:0]' into 'score1_addr_23_reg_21122_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18810]
INFO: [Synth 8-4471] merging register 'orig1_addr_24_reg_21140_reg[6:0]' into 'score1_addr_24_reg_21134_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18812]
INFO: [Synth 8-4471] merging register 'orig1_addr_25_reg_21157_reg[6:0]' into 'score1_addr_25_reg_21151_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18815]
INFO: [Synth 8-4471] merging register 'orig1_addr_26_reg_21168_reg[6:0]' into 'score1_addr_26_reg_21162_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18817]
INFO: [Synth 8-4471] merging register 'orig1_addr_27_reg_21179_reg[6:0]' into 'score1_addr_27_reg_21173_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18819]
INFO: [Synth 8-4471] merging register 'orig1_addr_28_reg_21190_reg[6:0]' into 'score1_addr_28_reg_21184_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18821]
INFO: [Synth 8-4471] merging register 'orig1_addr_29_reg_21207_reg[6:0]' into 'score1_addr_29_reg_21201_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18824]
INFO: [Synth 8-4471] merging register 'orig1_addr_30_reg_21219_reg[6:0]' into 'score1_addr_30_reg_21213_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18826]
INFO: [Synth 8-4471] merging register 'orig1_addr_31_reg_21231_reg[6:0]' into 'score1_addr_31_reg_21225_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18828]
INFO: [Synth 8-4471] merging register 'orig1_addr_32_reg_21242_reg[6:0]' into 'score1_addr_32_reg_21236_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18830]
INFO: [Synth 8-4471] merging register 'orig1_addr_33_reg_21258_reg[6:0]' into 'score1_addr_33_reg_21252_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18833]
INFO: [Synth 8-4471] merging register 'orig1_addr_34_reg_21269_reg[6:0]' into 'score1_addr_34_reg_21263_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18835]
INFO: [Synth 8-4471] merging register 'orig1_addr_35_reg_21281_reg[6:0]' into 'score1_addr_35_reg_21275_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18837]
INFO: [Synth 8-4471] merging register 'orig1_addr_36_reg_21293_reg[6:0]' into 'score1_addr_36_reg_21287_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18839]
INFO: [Synth 8-4471] merging register 'orig1_addr_37_reg_21310_reg[6:0]' into 'score1_addr_37_reg_21304_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18842]
INFO: [Synth 8-4471] merging register 'orig1_addr_38_reg_21321_reg[6:0]' into 'score1_addr_38_reg_21315_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18844]
INFO: [Synth 8-4471] merging register 'orig1_addr_39_reg_21332_reg[6:0]' into 'score1_addr_39_reg_21326_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18846]
INFO: [Synth 8-4471] merging register 'orig1_addr_40_reg_21343_reg[6:0]' into 'score1_addr_40_reg_21337_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18848]
INFO: [Synth 8-4471] merging register 'orig1_addr_41_reg_21360_reg[6:0]' into 'score1_addr_41_reg_21354_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18851]
INFO: [Synth 8-4471] merging register 'orig1_addr_42_reg_21372_reg[6:0]' into 'score1_addr_42_reg_21366_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18853]
INFO: [Synth 8-4471] merging register 'orig1_addr_43_reg_21384_reg[6:0]' into 'score1_addr_43_reg_21378_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18855]
INFO: [Synth 8-4471] merging register 'orig1_addr_44_reg_21395_reg[6:0]' into 'score1_addr_44_reg_21389_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18857]
INFO: [Synth 8-4471] merging register 'orig1_addr_45_reg_21411_reg[6:0]' into 'score1_addr_45_reg_21405_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18860]
INFO: [Synth 8-4471] merging register 'orig1_addr_46_reg_21422_reg[6:0]' into 'score1_addr_46_reg_21416_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18862]
INFO: [Synth 8-4471] merging register 'orig1_addr_47_reg_21433_reg[6:0]' into 'score1_addr_47_reg_21428_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18864]
INFO: [Synth 8-4471] merging register 'orig1_addr_48_reg_21445_reg[6:0]' into 'score1_addr_48_reg_21439_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18866]
INFO: [Synth 8-4471] merging register 'orig1_addr_49_reg_21460_reg[6:0]' into 'score1_addr_49_reg_21455_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18869]
INFO: [Synth 8-4471] merging register 'orig1_addr_50_reg_21471_reg[6:0]' into 'score1_addr_50_reg_21465_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18871]
INFO: [Synth 8-4471] merging register 'orig1_addr_51_reg_21482_reg[6:0]' into 'score1_addr_51_reg_21476_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18873]
INFO: [Synth 8-4471] merging register 'orig1_addr_52_reg_21494_reg[6:0]' into 'score1_addr_52_reg_21488_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18875]
INFO: [Synth 8-4471] merging register 'orig1_addr_53_reg_21511_reg[6:0]' into 'score1_addr_53_reg_21505_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18878]
INFO: [Synth 8-4471] merging register 'orig1_addr_54_reg_21522_reg[6:0]' into 'score1_addr_54_reg_21516_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18880]
INFO: [Synth 8-4471] merging register 'orig1_addr_55_reg_21534_reg[6:0]' into 'score1_addr_55_reg_21528_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18882]
INFO: [Synth 8-4471] merging register 'orig1_addr_56_reg_21546_reg[6:0]' into 'score1_addr_56_reg_21540_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18884]
INFO: [Synth 8-4471] merging register 'orig1_addr_57_reg_21562_reg[6:0]' into 'score1_addr_57_reg_21556_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18887]
INFO: [Synth 8-4471] merging register 'orig1_addr_58_reg_21574_reg[6:0]' into 'score1_addr_58_reg_21568_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18889]
INFO: [Synth 8-4471] merging register 'orig1_addr_59_reg_21586_reg[6:0]' into 'score1_addr_59_reg_21580_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18891]
INFO: [Synth 8-4471] merging register 'orig1_addr_60_reg_21597_reg[6:0]' into 'score1_addr_60_reg_21591_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18893]
INFO: [Synth 8-4471] merging register 'orig1_addr_61_reg_21614_reg[6:0]' into 'score1_addr_61_reg_21608_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18896]
INFO: [Synth 8-4471] merging register 'orig1_addr_62_reg_21626_reg[6:0]' into 'score1_addr_62_reg_21620_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18898]
INFO: [Synth 8-4471] merging register 'orig1_addr_63_reg_21637_reg[6:0]' into 'score1_addr_63_reg_21631_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18900]
INFO: [Synth 8-4471] merging register 'orig1_addr_64_reg_21649_reg[6:0]' into 'score1_addr_64_reg_21643_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18902]
INFO: [Synth 8-4471] merging register 'orig1_addr_65_reg_21666_reg[6:0]' into 'score1_addr_65_reg_21660_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18905]
INFO: [Synth 8-4471] merging register 'orig1_addr_66_reg_21677_reg[6:0]' into 'score1_addr_66_reg_21671_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18907]
INFO: [Synth 8-4471] merging register 'orig1_addr_67_reg_21689_reg[6:0]' into 'score1_addr_67_reg_21683_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18909]
INFO: [Synth 8-4471] merging register 'orig1_addr_68_reg_21701_reg[6:0]' into 'score1_addr_68_reg_21695_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18911]
INFO: [Synth 8-4471] merging register 'orig1_addr_69_reg_21717_reg[6:0]' into 'score1_addr_69_reg_21711_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18914]
INFO: [Synth 8-4471] merging register 'orig1_addr_70_reg_21729_reg[6:0]' into 'score1_addr_70_reg_21723_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18916]
INFO: [Synth 8-4471] merging register 'orig1_addr_71_reg_21741_reg[6:0]' into 'score1_addr_71_reg_21735_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18918]
INFO: [Synth 8-4471] merging register 'orig1_addr_72_reg_21752_reg[6:0]' into 'score1_addr_72_reg_21746_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18920]
INFO: [Synth 8-4471] merging register 'orig1_addr_73_reg_21769_reg[6:0]' into 'score1_addr_73_reg_21763_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18923]
INFO: [Synth 8-4471] merging register 'orig1_addr_74_reg_21781_reg[6:0]' into 'score1_addr_74_reg_21775_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18925]
INFO: [Synth 8-4471] merging register 'orig1_addr_75_reg_21793_reg[6:0]' into 'score1_addr_75_reg_21787_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18927]
INFO: [Synth 8-4471] merging register 'orig1_addr_76_reg_21805_reg[6:0]' into 'score1_addr_76_reg_21799_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18929]
INFO: [Synth 8-4471] merging register 'orig1_addr_77_reg_21822_reg[6:0]' into 'score1_addr_77_reg_21816_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18932]
INFO: [Synth 8-4471] merging register 'orig1_addr_78_reg_21834_reg[6:0]' into 'score1_addr_78_reg_21828_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18934]
INFO: [Synth 8-4471] merging register 'orig1_addr_79_reg_21846_reg[6:0]' into 'score1_addr_79_reg_21840_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18936]
INFO: [Synth 8-4471] merging register 'orig1_addr_80_reg_21858_reg[6:0]' into 'score1_addr_80_reg_21852_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18938]
INFO: [Synth 8-4471] merging register 'orig1_addr_81_reg_21875_reg[6:0]' into 'score1_addr_81_reg_21869_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18941]
INFO: [Synth 8-4471] merging register 'orig1_addr_82_reg_21887_reg[6:0]' into 'score1_addr_82_reg_21881_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18943]
INFO: [Synth 8-4471] merging register 'orig1_addr_83_reg_21899_reg[6:0]' into 'score1_addr_83_reg_21893_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18945]
INFO: [Synth 8-4471] merging register 'orig1_addr_84_reg_21911_reg[6:0]' into 'score1_addr_84_reg_21905_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18947]
INFO: [Synth 8-4471] merging register 'orig1_addr_85_reg_21928_reg[6:0]' into 'score1_addr_85_reg_21922_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18950]
INFO: [Synth 8-4471] merging register 'orig1_addr_86_reg_21940_reg[6:0]' into 'score1_addr_86_reg_21934_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18952]
INFO: [Synth 8-4471] merging register 'orig1_addr_87_reg_21952_reg[6:0]' into 'score1_addr_87_reg_21946_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18954]
INFO: [Synth 8-4471] merging register 'orig1_addr_88_reg_21964_reg[6:0]' into 'score1_addr_88_reg_21958_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18956]
INFO: [Synth 8-4471] merging register 'orig1_addr_89_reg_21981_reg[6:0]' into 'score1_addr_89_reg_21975_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18959]
INFO: [Synth 8-4471] merging register 'orig1_addr_90_reg_21993_reg[6:0]' into 'score1_addr_90_reg_21987_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18961]
INFO: [Synth 8-4471] merging register 'orig1_addr_91_reg_22005_reg[6:0]' into 'score1_addr_91_reg_21999_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18963]
INFO: [Synth 8-4471] merging register 'orig1_addr_92_reg_22017_reg[6:0]' into 'score1_addr_92_reg_22011_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18965]
INFO: [Synth 8-4471] merging register 'orig1_addr_93_reg_22034_reg[6:0]' into 'score1_addr_93_reg_22028_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18968]
INFO: [Synth 8-4471] merging register 'orig1_addr_94_reg_22046_reg[6:0]' into 'score1_addr_94_reg_22040_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18970]
INFO: [Synth 8-4471] merging register 'orig1_addr_95_reg_22058_reg[6:0]' into 'score1_addr_95_reg_22052_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18972]
INFO: [Synth 8-4471] merging register 'orig1_addr_96_reg_22070_reg[6:0]' into 'score1_addr_96_reg_22064_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18974]
INFO: [Synth 8-4471] merging register 'orig1_addr_97_reg_22087_reg[6:0]' into 'score1_addr_97_reg_22081_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18977]
INFO: [Synth 8-4471] merging register 'orig1_addr_98_reg_22099_reg[6:0]' into 'score1_addr_98_reg_22093_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18979]
INFO: [Synth 8-4471] merging register 'orig1_addr_99_reg_22110_reg[6:0]' into 'score1_addr_99_reg_22104_reg[6:0]' [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:18981]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'needlemanWunsch' (6#1) [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:12]
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_WEN_B[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[4] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[3] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[2] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[1] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 432.219 ; gain = 250.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 432.219 ; gain = 250.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.xdc]
Finished Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 756.480 ; gain = 2.574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:17600]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:17714]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_246_reg_22797_reg' and it is trimmed from '8' to '2' bits. [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:7314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_245_reg_22792_reg' and it is trimmed from '8' to '2' bits. [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:7313]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_22229_reg' and it is trimmed from '8' to '2' bits. [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:11520]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_22234_reg' and it is trimmed from '8' to '2' bits. [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.v:11521]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_5_fu_3150_p2" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_5_fu_3150_p2" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_1_cast_cast_fu_3337_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_3_cast_cast_fu_3377_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_5_cast_cast_fu_3690_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_6_cast_cast_fu_3869_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_7_cast_cast_fu_4066_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_7_cast_cast_fu_5001_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_8_cast_cast_fu_5162_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_9_cast_cast_fu_5321_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_cast_cast_7_fu_5482_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_10_cast_cast_fu_5643_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_11_cast_cast_fu_5804_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_12_cast_cast_fu_5963_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_13_cast_cast_fu_6123_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_14_cast_cast_fu_6282_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_15_cast_cast_fu_6442_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_16_cast_cast_fu_6601_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_18_cast_cast_fu_6656_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_17_cast_cast_fu_6762_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_18_cast_cast_fu_6921_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_20_cast_cast_fu_6982_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_19_cast_cast_fu_7088_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_21_cast_cast_fu_7154_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_20_cast_cast_fu_7260_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_22_cast_cast_fu_7320_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_21_cast_cast_fu_7425_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_23_cast_cast_fu_7491_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_22_cast_cast_fu_7597_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_24_cast_cast_fu_7657_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_23_cast_cast_fu_7763_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_24_cast_cast_fu_7929_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_25_cast_cast_fu_8103_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_26_cast_cast_fu_8274_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_27_cast_cast_fu_8437_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_28_cast_cast_fu_8612_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_29_cast_cast_fu_8781_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_30_cast_cast_fu_8943_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_31_cast_cast_fu_9117_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_32_cast_cast_fu_9281_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_33_cast_cast_fu_9450_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_34_cast_cast_fu_9624_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_35_cast_cast_fu_9793_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_36_cast_cast_fu_9956_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_37_cast_cast_fu_10130_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_38_cast_cast_fu_10296_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_39_cast_cast_fu_10465_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_40_cast_cast_fu_10633_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_41_cast_cast_fu_10803_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_42_cast_cast_fu_10972_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_43_cast_cast_fu_11146_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_44_cast_cast_fu_11311_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_45_cast_cast_fu_11479_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_46_cast_cast_fu_11649_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_47_cast_cast_fu_11826_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_48_cast_cast_fu_11989_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_11_cast_cast_fu_5537_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_12_cast_cast_fu_5698_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_13_cast_cast_fu_5866_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_14_cast_cast_fu_6018_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_15_cast_cast_fu_6185_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_16_cast_cast_fu_6337_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_17_cast_cast_fu_6504_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_19_cast_cast_fu_6824_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_25_cast_cast_fu_7823_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_26_cast_cast_fu_7998_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_27_cast_cast_fu_8168_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_28_cast_cast_fu_8332_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_29_cast_cast_fu_8507_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_30_cast_cast_fu_8684_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_4_cast_cast_fu_3816_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_31_cast_cast_fu_8846_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_32_cast_cast_fu_9020_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_33_cast_cast_fu_9184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_34_cast_cast_fu_9345_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_35_cast_cast_fu_9527_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_36_cast_cast_fu_9696_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_37_cast_cast_fu_9851_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_38_cast_cast_fu_10025_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_39_cast_cast_fu_10190_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_40_cast_cast_fu_10360_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_41_cast_cast_fu_10536_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_42_cast_cast_fu_10706_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_43_cast_cast_fu_10867_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_44_cast_cast_fu_11041_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_45_cast_cast_fu_11206_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_46_cast_cast_fu_11382_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_47_cast_cast_fu_11544_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_48_cast_cast_fu_11720_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_49_cast_cast_fu_11884_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_50_cast_cast_fu_12055_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i_5_cast_cast_fu_4013_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_51_cast_cast_fu_12236_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_52_cast_cast_fu_12393_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_53_cast_cast_fu_12574_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_54_cast_cast_fu_12743_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_55_cast_cast_fu_12915_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_56_cast_cast_fu_13072_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_57_cast_cast_fu_13248_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_58_cast_cast_fu_13428_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_59_cast_cast_fu_13598_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_score_0_v_i1_60_cast_cast_fu_13773_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |needlemanWunsch__GB0 |           1|     33788|
|2     |needlemanWunsch__GB1 |           1|      8070|
|3     |needlemanWunsch__GB2 |           1|     14481|
|4     |needlemanWunsch__GB3 |           1|     14442|
|5     |needlemanWunsch__GB4 |           1|     15546|
|6     |needlemanWunsch__GB5 |           1|     37463|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 474   
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 326   
	                8 Bit    Registers := 831   
	                7 Bit    Registers := 102   
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 96    
	                1 Bit    Registers := 1112  
+---RAMs : 
	               1K Bit         RAMs := 1     
	              800 Bit         RAMs := 1     
+---Muxes : 
	 103 Input    102 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 492   
	   2 Input      8 Bit        Muxes := 774   
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module needlemanWunsch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 474   
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 323   
	                8 Bit    Registers := 829   
	                7 Bit    Registers := 102   
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 94    
	                1 Bit    Registers := 1105  
+---Muxes : 
	 103 Input    102 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 492   
	   2 Input      8 Bit        Muxes := 774   
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module needlemanWunsch_score1_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              800 Bit         RAMs := 1     
Module needlemanWunsch_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module needlemanWunsch_orig1_ram 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[12] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[11] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[10] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[9] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[8] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_A[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_A[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[31] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[30] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[29] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[28] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[27] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[26] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[25] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[24] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[23] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[22] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[21] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[20] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[19] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[18] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[17] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[16] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[15] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[14] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[13] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[12] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[11] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[10] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[9] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[8] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Addr_B[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_WEN_B[0] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[7] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[6] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[5] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[4] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[3] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[2] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[1] driven by constant 0
WARNING: [Synth 8-3917] design needlemanWunsch has port read_r_Din_B[0] driven by constant 0
INFO: [Synth 8-5545] ROM "tmp_5_fu_3150_p2" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 756.480 ; gain = 574.344

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |needlemanWunsch__GB0 |           1|     33796|
|2     |needlemanWunsch__GB1 |           1|      8070|
|3     |needlemanWunsch__GB2 |           1|     14481|
|4     |needlemanWunsch__GB3 |           1|     14440|
|5     |needlemanWunsch__GB4 |           1|     15546|
|6     |needlemanWunsch__GB5 |           1|     37463|
+------+---------------------+------------+----------+
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name          | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|needlemanWunsch__GB0 | score1_U/needlemanWunsch_score1_ram_U/ram_reg | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B | 1      | 0      | extram__3         | 
|needlemanWunsch__GB5 | orig1_U/needlemanWunsch_orig1_ram_U/ram_reg   | 128 x 20(WRITE_FIRST)  | W | R | 128 x 20(WRITE_FIRST)  | W | R | Port A and B | 0      | 1      | extram__5         | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_20_reg_22217_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_36_reg_22224_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_16_reg_22210_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_20_reg_22217_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_4_reg_22205_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_232_reg_22251_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_7_reg_20919_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_9_reg_20946_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_13_reg_20998_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_15_reg_21020_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_19_reg_21072_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_21_reg_21099_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_25_reg_21151_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_27_reg_21173_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_31_reg_21225_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_33_reg_21252_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_37_reg_21304_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_39_reg_21326_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_43_reg_21378_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_45_reg_21405_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_48_reg_21439_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_49_reg_21455_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_7_reg_20919_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_9_reg_20946_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_13_reg_20998_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_15_reg_21020_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_19_reg_21072_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_21_reg_21099_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_25_reg_21151_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_27_reg_21173_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_31_reg_21225_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_33_reg_21252_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_37_reg_21304_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_39_reg_21326_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_43_reg_21378_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_45_reg_21405_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_48_reg_21439_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_49_reg_21455_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_7_reg_20919_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_9_reg_20946_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_13_reg_20998_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_15_reg_21020_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_19_reg_21072_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_21_reg_21099_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_25_reg_21151_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_27_reg_21173_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_31_reg_21225_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_33_reg_21252_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_37_reg_21304_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_39_reg_21326_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_43_reg_21378_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_45_reg_21405_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_48_reg_21439_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_49_reg_21455_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_7_reg_20919_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_9_reg_20946_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_13_reg_20998_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_15_reg_21020_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_19_reg_21072_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_21_reg_21099_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_25_reg_21151_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_27_reg_21173_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_31_reg_21225_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_33_reg_21252_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_37_reg_21304_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_39_reg_21326_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_43_reg_21378_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_45_reg_21405_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_48_reg_21439_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_49_reg_21455_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_7_reg_20919_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_9_reg_20946_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_13_reg_20998_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_15_reg_21020_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_19_reg_21072_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_21_reg_21099_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_25_reg_21151_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_27_reg_21173_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_31_reg_21225_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_33_reg_21252_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_37_reg_21304_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_39_reg_21326_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_43_reg_21378_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_45_reg_21405_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_48_reg_21439_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_49_reg_21455_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_7_reg_20919_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_9_reg_20946_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_13_reg_20998_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_15_reg_21020_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_19_reg_21072_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_21_reg_21099_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_25_reg_21151_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_27_reg_21173_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score1_addr_31_reg_21225_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_33_reg_21252_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_37_reg_21304_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_39_reg_21326_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_43_reg_21378_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score1_addr_45_reg_21405_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[31] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[30] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[29] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[28] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[27] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[26] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[25] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[24] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[23] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[22] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[21] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[20] ) is unused and will be removed from module needlemanWunsch_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 756.480 ; gain = 574.344

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |needlemanWunsch__GB0 |           1|     15169|
|2     |needlemanWunsch__GB1 |           1|      7653|
|3     |needlemanWunsch__GB2 |           1|      9585|
|4     |needlemanWunsch__GB3 |           1|     14266|
|5     |needlemanWunsch__GB4 |           1|     13472|
|6     |needlemanWunsch__GB5 |           1|     36803|
+------+---------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 756.480 ; gain = 574.344
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:59 . Memory (MB): peak = 832.129 ; gain = 649.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5562] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal orig1_U/needlemanWunsch_orig1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal score1_U/needlemanWunsch_score1_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:44 . Memory (MB): peak = 894.344 ; gain = 712.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |needlemanWunsch__GB1           |           1|      7653|
|2     |needlemanWunsch_GT2            |           1|        40|
|3     |needlemanWunsch_GT3            |           1|         8|
|4     |needlemanWunsch_GT4            |           1|      6723|
|5     |needlemanWunsch_GT5            |           1|         8|
|6     |needlemanWunsch_GT6            |           1|         2|
|7     |needlemanWunsch_GT7            |           1|        68|
|8     |needlemanWunsch_GT8            |           1|        82|
|9     |needlemanWunsch_GT9            |           1|        80|
|10    |needlemanWunsch_GT10           |           1|         2|
|11    |needlemanWunsch_GT11           |           1|        64|
|12    |needlemanWunsch_GT12           |           1|        64|
|13    |needlemanWunsch_GT13           |           1|        64|
|14    |needlemanWunsch_GT14           |           1|        68|
|15    |needlemanWunsch_GT15           |           1|        60|
|16    |needlemanWunsch_GT16           |           1|        40|
|17    |needlemanWunsch_GT17           |           1|         2|
|18    |needlemanWunsch_GT18           |           1|        40|
|19    |needlemanWunsch_GT19           |           1|        40|
|20    |needlemanWunsch_GT20           |           1|        20|
|21    |needlemanWunsch_GT21           |           1|        40|
|22    |needlemanWunsch_GT22           |           1|        40|
|23    |needlemanWunsch_GT23           |           1|        40|
|24    |needlemanWunsch_GT24           |           1|        60|
|25    |needlemanWunsch_GT25           |           1|        40|
|26    |needlemanWunsch_GT26           |           1|        40|
|27    |needlemanWunsch_GT27           |           1|        40|
|28    |needlemanWunsch_GT28           |           1|        40|
|29    |needlemanWunsch_GT29           |           1|        40|
|30    |needlemanWunsch_GT30           |           1|        40|
|31    |needlemanWunsch_GT31           |           1|        40|
|32    |needlemanWunsch_GT32           |           1|       492|
|33    |needlemanWunsch_GT33           |           1|        20|
|34    |needlemanWunsch_GT34           |           1|        20|
|35    |needlemanWunsch_GT35           |           1|        20|
|36    |needlemanWunsch_GT36           |           1|        20|
|37    |needlemanWunsch_GT37           |           1|        20|
|38    |needlemanWunsch_GT38           |           1|        20|
|39    |needlemanWunsch_GT39           |           1|        20|
|40    |needlemanWunsch_GT40           |           1|        20|
|41    |needlemanWunsch_GT41           |           1|        60|
|42    |needlemanWunsch_GT42           |           1|       120|
|43    |needlemanWunsch_GT43           |           1|        40|
|44    |needlemanWunsch_GT44           |           1|        40|
|45    |needlemanWunsch_GT45           |           1|        20|
|46    |addsub__218                    |           1|        18|
|47    |needlemanWunsch_GT0            |           1|         8|
|48    |needlemanWunsch_GT1            |           1|         8|
|49    |needlemanWunsch_GT2__2         |           1|         8|
|50    |needlemanWunsch_AXILiteS_s_axi |           1|       178|
|51    |needlemanWunsch_GT1__2         |           1|         8|
|52    |needlemanWunsch_GT0__3         |           1|     14522|
|53    |needlemanWunsch_GT1__3         |           1|         8|
|54    |needlemanWunsch_GT2__5         |           1|        32|
|55    |needlemanWunsch_GT3__3         |           1|        32|
|56    |needlemanWunsch_GT4__2         |           1|        32|
|57    |needlemanWunsch_GT5__1         |           1|        32|
|58    |needlemanWunsch_GT6__1         |           1|        32|
|59    |needlemanWunsch_GT7__1         |           1|        32|
|60    |needlemanWunsch_GT8__1         |           1|        24|
|61    |needlemanWunsch_GT9__1         |           1|        24|
|62    |needlemanWunsch_GT10__1        |           1|     32174|
|63    |needlemanWunsch_GT11__1        |           1|     33224|
|64    |needlemanWunsch_GT12__1        |           1|         8|
|65    |needlemanWunsch_GT13__1        |           1|         8|
|66    |needlemanWunsch_GT14__1        |           1|         8|
|67    |needlemanWunsch_GT15__1        |           1|         8|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \score1_U/needlemanWunsch_score1_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \score1_U/needlemanWunsch_score1_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \orig1_U/needlemanWunsch_orig1_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \orig1_U/needlemanWunsch_orig1_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:41 ; elapsed = 00:05:34 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:45 ; elapsed = 00:05:38 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:45 ; elapsed = 00:05:38 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:48 ; elapsed = 00:05:41 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:04:48 ; elapsed = 00:05:41 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:48 ; elapsed = 00:05:41 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1208|
|2     |LUT1     |   647|
|3     |LUT2     |  2947|
|4     |LUT3     |  2614|
|5     |LUT4     |  3883|
|6     |LUT5     |  3075|
|7     |LUT6     | 10672|
|8     |MUXF7    |     7|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     | 14319|
|12    |FDSE     |   355|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               | 39729|
|2     |  needlemanWunsch_AXILiteS_s_axi_U |needlemanWunsch_AXILiteS_s_axi |   112|
|3     |  orig1_U                          |needlemanWunsch_orig1          |  1587|
|4     |    needlemanWunsch_orig1_ram_U    |needlemanWunsch_orig1_ram      |  1587|
|5     |  score1_U                         |needlemanWunsch_score1         |   944|
|6     |    needlemanWunsch_score1_ram_U   |needlemanWunsch_score1_ram     |   944|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:50 ; elapsed = 00:05:43 . Memory (MB): peak = 993.516 ; gain = 811.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:23 ; elapsed = 00:05:26 . Memory (MB): peak = 993.516 ; gain = 450.922
Synthesis Optimization Complete : Time (s): cpu = 00:04:50 ; elapsed = 00:05:43 . Memory (MB): peak = 993.516 ; gain = 811.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'needlemanWunsch' is not ideal for floorplanning, since the cellview 'needlemanWunsch' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
366 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:05:51 . Memory (MB): peak = 993.516 ; gain = 779.609
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 993.516 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.583 . Memory (MB): peak = 993.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 11:12:28 2015...
[Sat Nov 21 11:12:29 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:06:05 . Memory (MB): peak = 228.277 ; gain = 5.871
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'needlemanWunsch' is not ideal for floorplanning, since the cellview 'needlemanWunsch' defined in file 'needlemanWunsch.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.xdc]
Finished Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/needlemanWunsch.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 555.563 ; gain = 327.285
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 555.563 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1067.605 ; gain = 512.043
[Sat Nov 21 11:13:13 2015] Launched impl_1...
Run output will be captured here: C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.895 ; gain = 33.289
[Sat Nov 21 11:13:13 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log needlemanWunsch.vdi -applog -m64 -messageDb vivado.pb -mode batch -source needlemanWunsch.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source needlemanWunsch.tcl -notrace
Command: open_checkpoint C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/needlemanWunsch.dcp
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'needlemanWunsch' is not ideal for floorplanning, since the cellview 'needlemanWunsch' defined in file 'needlemanWunsch.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/.Xil/Vivado-12916-NATHANIEL2-HP/dcp/needlemanWunsch.xdc]
Finished Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/.Xil/Vivado-12916-NATHANIEL2-HP/dcp/needlemanWunsch.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 560.555 ; gain = 364.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 560.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4125df3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1048.391 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 4125df3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.391 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3624 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: e3a2a1c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.391 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1048.391 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e3a2a1c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.391 ; gain = 0.000
Implement Debug Cores | Checksum: d3c5aedd
Logic Optimization | Checksum: d3c5aedd

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: e3a2a1c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1066.273 ; gain = 0.000
Ending Power Optimization Task | Checksum: e3a2a1c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1066.273 ; gain = 17.883
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1066.273 ; gain = 505.719
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.922 ; gain = 30.648
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/needlemanWunsch_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.922 ; gain = 0.000
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6c6f47bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1098.371 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1098.371 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d24043ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1098.371 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1b5a2060d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1116.668 ; gain = 18.297
Phase 2.2.1 Place Init Design | Checksum: 17faad80d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.426 ; gain = 112.055
Phase 2.2 Build Placer Netlist Model | Checksum: 17faad80d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.426 ; gain = 112.055

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 17faad80d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.426 ; gain = 112.055
Phase 2.3 Constrain Clocks/Macros | Checksum: 17faad80d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.426 ; gain = 112.055
Phase 2 Placer Initialization | Checksum: 17faad80d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.426 ; gain = 112.055

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ab240f07

Time (s): cpu = 00:01:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ab240f07

Time (s): cpu = 00:01:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 22e5ca04d

Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1f4a963a5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1f4a963a5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1ed652bfe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1ee36914b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 276019b41

Time (s): cpu = 00:02:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 276019b41

Time (s): cpu = 00:02:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 276019b41

Time (s): cpu = 00:02:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 276019b41

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 4.6 Small Shape Detail Placement | Checksum: 276019b41

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 276019b41

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 4 Detail Placement | Checksum: 276019b41

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 21df12085

Time (s): cpu = 00:02:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 21df12085

Time (s): cpu = 00:02:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:07 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:07 . Memory (MB): peak = 1256.102 ; gain = 157.730
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.969. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 5.2.2 Post Placement Optimization | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 5.2 Post Commit Optimization | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 5.5 Placer Reporting | Checksum: 1b5e2f1d6

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 195ccc247

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 195ccc247

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
Ending Placer Task | Checksum: 1564b6c32

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1256.102 ; gain = 157.730
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:02:19 . Memory (MB): peak = 1256.102 ; gain = 159.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.102 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1256.102 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1256.102 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1256.102 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1256.102 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: fa5c91c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1256.102 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.969 | TNS=-740.254 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net ap_reg_ppiten_pp0_it1_reg_rep__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3645. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it1_reg_rep__0_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2589. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0_reg_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3322. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it1_reg_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3269. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2720. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3170. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3432. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3215. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0_reg_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3001. Replicated 3 times.
INFO: [Physopt 32-572] Net ap_sig_bdd_1157 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2544. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3090. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3301. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0_reg_rep__2_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_557. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0_reg_rep_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2816. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3354. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3247. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 23 nets. Created 60 new instances.

INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it0_reg_rep__0_n_0_repN. Replicated 3 times.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_21. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 2. Optimized 2 nets. Created 4 new instances.

INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net ap_reg_ppiten_pp0_it0_reg_rep__0_n_0_repN_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 3. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.969 | TNS=-753.752 |
Phase 2 Fanout Optimization | Checksum: 1f254f029

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ap_reg_ppiten_pp0_it1_reg_rep__1_n_0.  Did not re-place instance ap_reg_ppiten_pp0_it1_reg_rep__1
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_68.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_604
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_73.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_584
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_228__0_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_228__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_247__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_247__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_256__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_256__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_42__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_42__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_47__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_47__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_639__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_639__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_702__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_702__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11236_out.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_895__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1192_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1192
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_681__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_681__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_874__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_874__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_903__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_903__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_54.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_893
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1144_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1144
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_683__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_683__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11215_out.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_836__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_211__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_211__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_271__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_271__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_280__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_280__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_38__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_38__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_53__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_53__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_55__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_55__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_756__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_756__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11211_out.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1378
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_601__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_601__0
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_736__0_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_736__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_881__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_881__0
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_933__0_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_933__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_56.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_571
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_231__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_231__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_263__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_263__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_43__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_43__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_51__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_51__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1048_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1048
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_646__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_646__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_719__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_719__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_888__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_888__0
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_65.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_603
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_223__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_223__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_41__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_41__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1002_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1002
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_628__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_628__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_75.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_487
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_260__0_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_260__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_50__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_50__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_711__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_711__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1215_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1215
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11210_out.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_847
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_207__0_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_207__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_37__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_37__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_591__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_591__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_627__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_627__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_934__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_934__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_999_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_999
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11216_out.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_359__0
INFO: [Physopt 32-663] Processed net ap_sig_bdd_3809.  Re-placed instance ap_CS_fsm_reg[87]
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_239__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_239__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_45__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_45__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_665__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_665__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1031_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1031
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_235__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_235__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_44__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_44__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1072_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1072
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_655__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_655__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_18.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_387
INFO: [Physopt 32-663] Processed net ap_sig_bdd_2449.  Re-placed instance ap_CS_fsm_reg[33]
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1280_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1280
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_219__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_219__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_40__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_40__0
INFO: [Physopt 32-663] Processed net prev_orig_out_2_i_90_reg_34535[1].  Re-placed instance prev_orig_out_2_i_90_reg_34535_reg[1]
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1330_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1330
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_618__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_618__0
INFO: [Physopt 32-663] Processed net prev_score_out_2_i_64_reg_31867[0].  Re-placed instance prev_score_out_2_i_64_reg_31867_reg[0]
INFO: [Physopt 32-662] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_163_n_0.  Did not re-place instance score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_163
INFO: [Physopt 32-662] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_32_n_0.  Did not re-place instance score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_32
INFO: [Physopt 32-662] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_829_n_0.  Did not re-place instance score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_829
INFO: [Physopt 32-663] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_941_n_0.  Re-placed instance score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_941
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_645__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_645__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_43
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_311_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_311
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_283__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_283__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_336_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_336
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_56__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_56__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_85__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_85__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_8_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_8
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1347_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1347
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_763__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_763__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_267__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_267__0
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_52__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_52__0
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1255_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1255
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_727__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_727__0
INFO: [Physopt 32-663] Processed net ap_sig_bdd_2354.  Re-placed instance ap_CS_fsm_reg[29]
INFO: [Physopt 32-663] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_869_n_0.  Re-placed instance score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_869
INFO: [Physopt 32-663] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1142_n_0.  Re-placed instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1142
INFO: [Physopt 32-662] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_682__0_n_0.  Did not re-place instance orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_682__0
INFO: [Physopt 32-663] Processed net ap_sig_bdd_3486.  Re-placed instance ap_CS_fsm_reg[75]
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 17 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.969 | TNS=-753.151 |
Phase 3 Placement Based Optimization | Checksum: 1cc103801

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1256.102 ; gain = 0.000
Phase 4 Rewire | Checksum: 1c5f35523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 99 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_68 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_73 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_56 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11215_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11210_out. Replicated 1 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_75 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_311_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_4032. Replicated 5 times.
INFO: [Physopt 32-572] Net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_65_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net prev_score_out_2_i_64_reg_31867[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_486. Replicated 6 times.
INFO: [Physopt 32-572] Net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_198_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_81. Replicated 1 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net prev_score_out_2_i_64_reg_31867[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3978. Replicated 6 times.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_35. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2953. Replicated 6 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_53 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3841. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_430. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_366. Replicated 5 times.
INFO: [Physopt 32-572] Net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_199_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_62 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it1_reg_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_301__0_n_0. Net driver score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_301__0 was replaced.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3486. Replicated 6 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_61 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_45_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_reg_ppiten_pp0_it2_reg_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3922. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3956. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_257. Replicated 4 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_96_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_76 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3757. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3809. Replicated 2 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_79 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3599. Replicated 4 times.
INFO: [Physopt 32-572] Net score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_386_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3056. Replicated 6 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_77_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_reg_ppiten_pp0_it1_reg_rep_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2354. Replicated 4 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_794__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_382__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_65 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_60 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3899. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2401. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_530. Replicated 2 times.
INFO: [Physopt 32-81] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_329_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_58 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_314. Replicated 5 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_343_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_786__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2636. Replicated 5 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_72 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net prev_score_out_2_i_64_reg_31867[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_540. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2306. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2449. Replicated 4 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_307__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_326_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_2863. Replicated 7 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3409. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_4167. Replicated 4 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_593. Replicated 3 times.
INFO: [Physopt 32-572] Net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_3865. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_230. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ap_sig_bdd_648. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 45 nets. Created 155 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.969 | TNS=-724.196 |
Phase 5 Critical Cell Optimization | Checksum: aedba170

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: aedba170

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: aedba170

Time (s): cpu = 00:02:06 ; elapsed = 00:01:32 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: aedba170

Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_256__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11236_out.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_874__0_n_0.  Swapped 7 critical pin.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1144_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_683__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_280__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11215_out.  Swapped 7 critical pin.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_719__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_888__0_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_628__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_601__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_627__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_239__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11210_out.  Swapped 4 critical pin.
INFO: [Physopt 32-609] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_75.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_711__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_219__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_763__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_655__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1045_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_336_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_81.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_268__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_881__0_n_0.  Swapped 7 critical pin.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_248__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_684__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_693__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_700__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_15.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1282_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_737__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_718__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_19.  Swapped 6 critical pin.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_214__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/score1_address11224_out.  Swapped 6 critical pin.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_267__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_727__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_218__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_611__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 35 nets.  Swapped 66 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.912 | TNS=-722.632 |
Phase 9 Critical Pin Optimization | Checksum: aedba170

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: aedba170

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: aedba170

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1256.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1256.102 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.912 | TNS=-722.632 |
Ending Physical Synthesis Task | Checksum: 1a6704eaa

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1256.102 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
316 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1256.102 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.102 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.102 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "read_r_Dout_B[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_A[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_A[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_r_Dout_B[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_r_Dout_B[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ref_genome_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ref_genome_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14c3a7615

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1256.102 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c3a7615

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1257.078 ; gain = 0.977

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14c3a7615

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1265.063 ; gain = 8.961
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: a121a558

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1310.961 ; gain = 54.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.902 | TNS=-545.907| WHS=-0.151 | THS=-209.378|

Phase 2 Router Initialization | Checksum: 178ce35c0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1314.453 ; gain = 58.352

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d66f6371

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1314.453 ; gain = 58.352

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9301
 Number of Nodes with overlaps = 2094
 Number of Nodes with overlaps = 830
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
1. INT_R_X51Y65/IMUX17
Overlapping nets: 2
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_964_n_0
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_962_n_0

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14a615b2f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:52 . Memory (MB): peak = 1321.117 ; gain = 65.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.244 | TNS=-5716.726| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: e797b1c6

Time (s): cpu = 00:02:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1321.117 ; gain = 65.016

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: cfa3c299

Time (s): cpu = 00:02:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1322.445 ; gain = 66.344
Phase 4.1.2 GlobIterForTiming | Checksum: 11880e6f4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 1322.445 ; gain = 66.344
Phase 4.1 Global Iteration 0 | Checksum: 11880e6f4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 1322.445 ; gain = 66.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2496
 Number of Nodes with overlaps = 1191
 Number of Nodes with overlaps = 466
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_R_X53Y70/IMUX20
Overlapping nets: 2
	score1_U/needlemanWunsch_score1_ram_U/ram_reg_6
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_314_n_0
2. INT_L_X42Y62/IMUX_L43
Overlapping nets: 2
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_73
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_75
3. INT_L_X42Y63/IMUX_L1
Overlapping nets: 2
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_73
	prev_orig_out_2_i_90_reg_34535[17]
4. INT_L_X54Y59/NN6BEG1
Overlapping nets: 2
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_884__0_n_0
	orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1093_n_0

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15fdc153c

Time (s): cpu = 00:03:58 ; elapsed = 00:02:42 . Memory (MB): peak = 1326.488 ; gain = 70.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.296 | TNS=-5607.555| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18cca3812

Time (s): cpu = 00:03:58 ; elapsed = 00:02:42 . Memory (MB): peak = 1326.488 ; gain = 70.387
Phase 4 Rip-up And Reroute | Checksum: 18cca3812

Time (s): cpu = 00:03:58 ; elapsed = 00:02:42 . Memory (MB): peak = 1326.488 ; gain = 70.387

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14f52f90f

Time (s): cpu = 00:04:01 ; elapsed = 00:02:44 . Memory (MB): peak = 1326.488 ; gain = 70.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.129 | TNS=-5120.625| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22913f4a5

Time (s): cpu = 00:04:35 ; elapsed = 00:03:02 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22913f4a5

Time (s): cpu = 00:04:35 ; elapsed = 00:03:02 . Memory (MB): peak = 1356.785 ; gain = 100.684
Phase 5 Delay and Skew Optimization | Checksum: 22913f4a5

Time (s): cpu = 00:04:35 ; elapsed = 00:03:02 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2438afadc

Time (s): cpu = 00:04:38 ; elapsed = 00:03:04 . Memory (MB): peak = 1356.785 ; gain = 100.684
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.129 | TNS=-4957.717| WHS=-0.032 | THS=-0.055 |

Phase 6 Post Hold Fix | Checksum: 2676ca2cd

Time (s): cpu = 00:04:38 ; elapsed = 00:03:04 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4682 %
  Global Horizontal Routing Utilization  = 14.0219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X63Y84 -> INT_R_X63Y84
   INT_L_X62Y81 -> INT_L_X62Y81
   INT_L_X54Y77 -> INT_L_X54Y77
   INT_R_X59Y76 -> INT_R_X59Y76
   INT_L_X38Y67 -> INT_L_X38Y67
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y64 -> INT_L_X42Y64
   INT_R_X39Y58 -> INT_R_X39Y58
   INT_L_X38Y54 -> INT_L_X38Y54
   INT_L_X40Y54 -> INT_L_X40Y54
   INT_R_X39Y53 -> INT_R_X39Y53
East Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y74 -> INT_R_X39Y75
   INT_L_X40Y74 -> INT_R_X41Y75
   INT_L_X36Y68 -> INT_R_X37Y69
   INT_L_X36Y64 -> INT_R_X37Y65
   INT_L_X38Y62 -> INT_R_X39Y63
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y88 -> INT_L_X62Y88
   INT_R_X65Y77 -> INT_R_X65Y77
   INT_R_X61Y76 -> INT_R_X61Y76
   INT_R_X41Y75 -> INT_R_X41Y75
   INT_R_X59Y75 -> INT_R_X59Y75
Phase 7 Route finalize | Checksum: 1ddec980c

Time (s): cpu = 00:04:39 ; elapsed = 00:03:04 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ddec980c

Time (s): cpu = 00:04:39 ; elapsed = 00:03:04 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 241835076

Time (s): cpu = 00:04:42 ; elapsed = 00:03:07 . Memory (MB): peak = 1356.785 ; gain = 100.684

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 241835076

Time (s): cpu = 00:04:44 ; elapsed = 00:03:08 . Memory (MB): peak = 1356.785 ; gain = 100.684
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.129 | TNS=-4957.724| WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 241835076

Time (s): cpu = 00:04:44 ; elapsed = 00:03:08 . Memory (MB): peak = 1356.785 ; gain = 100.684
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:44 ; elapsed = 00:03:09 . Memory (MB): peak = 1356.785 ; gain = 100.684

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:56 ; elapsed = 00:03:20 . Memory (MB): peak = 1356.785 ; gain = 100.684
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.785 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.785 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/project.runs/impl_1/needlemanWunsch_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1360.309 ; gain = 3.523
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1360.309 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 11:22:34 2015...
[Sat Nov 21 11:22:39 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:26 . Memory (MB): peak = 1100.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'needlemanWunsch' is not ideal for floorplanning, since the cellview 'needlemanWunsch' defined in file 'needlemanWunsch.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/.Xil/Vivado-13800-NATHANIEL2-HP/dcp/needlemanWunsch.xdc]
Finished Parsing XDC File [C:/Users/Nathaniel2/hls1121/solution2/impl/verilog/.Xil/Vivado-13800-NATHANIEL2-HP/dcp/needlemanWunsch.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.230 ; gain = 35.195
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.230 ; gain = 35.195
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.230 ; gain = 162.336
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1412.395 ; gain = 149.164
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1412.395 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2015.2
Device target:       xc7z020clg484-1
Report date:         Sat Nov 21 11:22:59 -0500 2015

#=== Resource usage ===
SLICE:         5399
LUT:          19048
FF:           14882
DSP:              0
BRAM:             3
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved:    7.094
Timing not met
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 11:22:59 2015...
