// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln444_reg_2569;
reg   [0:0] and_ln118_reg_2578;
reg   [0:0] icmp_ln899_reg_2518;
reg   [0:0] icmp_ln887_reg_2509;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] and_ln512_reg_2601;
reg   [0:0] and_ln512_reg_2601_pp0_iter6_reg;
reg   [31:0] t_V_3_reg_453;
wire  signed [31:0] p_src_cols_V_read_cas_fu_464_p1;
reg  signed [31:0] p_src_cols_V_read_cas_reg_2440;
wire  signed [31:0] p_src_rows_V_read_cas_fu_468_p1;
reg  signed [31:0] p_src_rows_V_read_cas_reg_2446;
wire  signed [31:0] sext_ln443_1_fu_482_p1;
reg  signed [31:0] sext_ln443_1_reg_2462;
wire  signed [31:0] sext_ln443_3_fu_496_p1;
reg  signed [31:0] sext_ln443_3_reg_2467;
wire   [2:0] add_ln507_fu_520_p2;
reg   [2:0] add_ln507_reg_2472;
wire   [2:0] add_ln147_1_fu_526_p2;
reg   [2:0] add_ln147_1_reg_2481;
wire  signed [31:0] sext_ln147_1_fu_550_p1;
reg  signed [31:0] sext_ln147_1_reg_2490;
wire   [2:0] add_ln458_fu_554_p2;
reg   [2:0] add_ln458_reg_2495;
wire   [0:0] icmp_ln443_fu_560_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_V_fu_565_p2;
reg   [31:0] i_V_reg_2504;
wire   [0:0] icmp_ln887_fu_571_p2;
wire   [0:0] xor_ln457_fu_576_p2;
reg   [0:0] xor_ln457_reg_2513;
wire   [0:0] icmp_ln899_fu_582_p2;
wire   [0:0] icmp_ln879_fu_588_p2;
reg   [0:0] icmp_ln879_reg_2523;
wire   [0:0] icmp_ln879_1_fu_594_p2;
reg   [0:0] icmp_ln879_1_reg_2527;
wire   [0:0] icmp_ln879_2_fu_600_p2;
reg   [0:0] icmp_ln879_2_reg_2531;
wire   [0:0] icmp_ln899_1_fu_606_p2;
reg   [0:0] icmp_ln899_1_reg_2535;
wire   [2:0] sub_ln493_fu_952_p2;
reg   [2:0] sub_ln493_reg_2544;
wire   [2:0] sub_ln493_1_fu_984_p2;
reg   [2:0] sub_ln493_1_reg_2549;
wire   [2:0] sub_ln493_2_fu_1016_p2;
reg   [2:0] sub_ln493_2_reg_2554;
wire   [2:0] sub_ln493_3_fu_1048_p2;
reg   [2:0] sub_ln493_3_reg_2559;
wire   [2:0] sub_ln493_4_fu_1080_p2;
reg   [2:0] sub_ln493_4_reg_2564;
wire   [0:0] icmp_ln444_fu_1085_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op225_read_state4;
reg    ap_predicate_op236_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_2569_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_2569_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_2569_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_2569_pp0_iter4_reg;
wire   [31:0] j_V_fu_1090_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1137_p2;
reg   [0:0] and_ln118_reg_2578_pp0_iter1_reg;
wire   [31:0] x_fu_1201_p3;
reg   [31:0] x_reg_2582;
wire   [2:0] trunc_ln458_1_fu_1209_p1;
reg   [2:0] trunc_ln458_1_reg_2587;
wire   [0:0] or_ln457_fu_1213_p2;
reg   [0:0] or_ln457_reg_2592;
reg   [0:0] or_ln457_reg_2592_pp0_iter1_reg;
wire   [0:0] and_ln512_fu_1218_p2;
reg   [0:0] and_ln512_reg_2601_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_2601_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_2601_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_2601_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_2601_pp0_iter5_reg;
wire   [2:0] sub_ln493_5_fu_1249_p2;
reg   [2:0] sub_ln493_5_reg_2610;
reg   [9:0] k_buf_0_val_6_addr_reg_2617;
reg   [9:0] k_buf_0_val_7_addr_reg_2623;
reg   [9:0] k_buf_0_val_8_addr_reg_2629;
wire   [7:0] tmp_8_fu_1253_p7;
reg   [7:0] tmp_8_reg_2635;
reg   [9:0] k_buf_0_val_9_addr_reg_2640;
wire   [7:0] tmp_9_fu_1269_p7;
reg   [7:0] tmp_9_reg_2646;
wire   [7:0] src_kernel_win_0_va_20_fu_1498_p3;
reg   [7:0] src_kernel_win_0_va_20_reg_2651;
reg   [7:0] src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_21_fu_1520_p3;
reg   [7:0] src_kernel_win_0_va_21_reg_2657;
reg   [7:0] src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_22_fu_1542_p3;
reg   [7:0] src_kernel_win_0_va_22_reg_2663;
reg   [7:0] src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_23_fu_1564_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_2669;
reg   [7:0] src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_24_fu_1586_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_2675;
wire   [16:0] grp_fu_2057_p3;
reg   [16:0] add_ln703_reg_2681;
reg    ap_enable_reg_pp0_iter2;
wire   [18:0] grp_fu_2074_p3;
reg   [18:0] add_ln703_2_reg_2686;
reg    ap_enable_reg_pp0_iter3;
wire   [16:0] grp_fu_2082_p3;
reg   [16:0] add_ln703_3_reg_2691;
wire   [19:0] grp_fu_2098_p3;
reg   [19:0] add_ln703_6_reg_2696;
reg    ap_enable_reg_pp0_iter4;
wire   [17:0] grp_fu_2106_p3;
reg   [17:0] add_ln703_8_reg_2701;
wire   [19:0] mul_ln1118_10_fu_2114_p2;
reg   [19:0] mul_ln1118_10_reg_2706;
wire   [18:0] mul_ln1118_13_fu_2128_p2;
reg   [18:0] mul_ln1118_13_reg_2711;
wire   [19:0] mul_ln1118_14_fu_2134_p2;
reg   [19:0] mul_ln1118_14_reg_2716;
wire   [17:0] grp_fu_2120_p3;
reg   [17:0] add_ln703_17_reg_2721;
wire   [17:0] grp_fu_2140_p3;
reg   [17:0] mul_ln703_2_reg_2726;
wire   [21:0] add_ln703_12_fu_1847_p2;
reg   [21:0] add_ln703_12_reg_2731;
(* use_dsp48 = "no" *) wire   [19:0] add_ln703_15_fu_1856_p2;
reg   [19:0] add_ln703_15_reg_2736;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_22_fu_1867_p2;
reg   [18:0] add_ln703_22_reg_2741;
wire   [7:0] p_Val2_4_fu_2049_p3;
reg   [7:0] p_Val2_4_reg_2746;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_we0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [9:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [9:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_we0;
wire   [7:0] k_buf_0_val_6_q0;
wire   [9:0] k_buf_0_val_6_address1;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
wire   [9:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_we0;
wire   [7:0] k_buf_0_val_7_q0;
wire   [9:0] k_buf_0_val_7_address1;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
wire   [9:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
reg    k_buf_0_val_8_we0;
wire   [7:0] k_buf_0_val_8_q0;
wire   [9:0] k_buf_0_val_8_address1;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
wire   [9:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
reg    k_buf_0_val_9_we0;
wire   [7:0] k_buf_0_val_9_q0;
wire   [9:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
reg   [31:0] t_V_reg_442;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln835_fu_1241_p1;
reg   [7:0] src_kernel_win_0_va_fu_166;
reg   [7:0] src_kernel_win_0_va_1_fu_170;
reg   [7:0] src_kernel_win_0_va_2_fu_174;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_27;
reg   [7:0] src_kernel_win_0_va_3_fu_178;
reg   [7:0] src_kernel_win_0_va_4_fu_182;
reg   [7:0] src_kernel_win_0_va_5_fu_186;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_30;
reg   [7:0] src_kernel_win_0_va_6_fu_190;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_31;
reg   [7:0] src_kernel_win_0_va_7_fu_194;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_32;
reg   [7:0] src_kernel_win_0_va_8_fu_198;
reg   [7:0] src_kernel_win_0_va_9_fu_202;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_34;
reg   [7:0] src_kernel_win_0_va_10_fu_206;
reg   [7:0] src_kernel_win_0_va_11_fu_210;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_36;
reg   [7:0] src_kernel_win_0_va_12_fu_214;
reg   [7:0] src_kernel_win_0_va_13_fu_218;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_38;
reg   [7:0] src_kernel_win_0_va_14_fu_222;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_39;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_56;
reg   [7:0] src_kernel_win_0_va_15_fu_226;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_40;
reg   [7:0] src_kernel_win_0_va_16_fu_230;
reg   [7:0] src_kernel_win_0_va_17_fu_234;
reg   [7:0] src_kernel_win_0_va_18_fu_238;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_43;
reg   [7:0] src_kernel_win_0_va_19_fu_242;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_44;
reg   [7:0] right_border_buf_0_s_fu_246;
wire   [7:0] col_buf_0_val_0_0_fu_1347_p3;
reg   [7:0] right_border_buf_0_1_fu_250;
reg   [7:0] right_border_buf_0_2_fu_254;
reg   [7:0] right_border_buf_0_3_fu_258;
reg   [7:0] right_border_buf_0_4_fu_262;
reg   [7:0] right_border_buf_0_5_fu_266;
wire   [7:0] col_buf_0_val_1_0_fu_1369_p3;
reg   [7:0] right_border_buf_0_6_fu_270;
reg   [7:0] right_border_buf_0_7_fu_274;
reg   [7:0] right_border_buf_0_8_fu_278;
wire   [7:0] col_buf_0_val_4_0_fu_1404_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_0_16;
reg   [7:0] right_border_buf_0_9_fu_282;
reg   [7:0] right_border_buf_0_10_fu_286;
wire   [7:0] col_buf_0_val_2_0_fu_1391_p3;
reg   [7:0] right_border_buf_0_11_fu_290;
reg   [7:0] right_border_buf_0_12_fu_294;
reg   [7:0] right_border_buf_0_13_fu_298;
reg   [7:0] right_border_buf_0_14_fu_302;
wire   [7:0] col_buf_0_val_3_0_fu_1398_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_0_18;
reg    ap_block_pp0_stage0_01001;
wire  signed [10:0] p_src_cols_V_read_cas_fu_464_p0;
wire  signed [9:0] p_src_rows_V_read_cas_fu_468_p0;
wire  signed [10:0] sext_ln443_fu_472_p0;
wire  signed [11:0] sext_ln443_fu_472_p1;
wire   [11:0] add_ln443_fu_476_p2;
wire  signed [9:0] sext_ln443_2_fu_486_p0;
wire  signed [10:0] sext_ln443_2_fu_486_p1;
wire   [10:0] add_ln443_1_fu_490_p2;
wire  signed [9:0] trunc_ln506_fu_500_p0;
wire  signed [10:0] trunc_ln458_fu_504_p0;
wire  signed [9:0] trunc_ln147_fu_508_p0;
wire   [1:0] trunc_ln147_fu_508_p1;
wire   [2:0] trunc_ln506_fu_500_p1;
wire   [2:0] shl_ln147_1_fu_512_p3;
wire  signed [10:0] shl_ln_fu_532_p1;
wire   [11:0] shl_ln_fu_532_p3;
wire  signed [12:0] sext_ln147_fu_540_p1;
wire   [12:0] add_ln147_fu_544_p2;
wire   [2:0] trunc_ln458_fu_504_p1;
wire   [31:0] add_ln506_fu_615_p2;
wire   [0:0] tmp_fu_621_p3;
wire   [0:0] icmp_ln118_fu_635_p2;
wire   [0:0] xor_ln118_2_fu_629_p2;
wire   [0:0] tmp_3_fu_646_p3;
wire   [31:0] sub_ln142_fu_654_p2;
wire   [31:0] select_ln139_1_fu_660_p3;
wire   [31:0] add_ln506_1_fu_677_p2;
wire   [0:0] tmp_4_fu_683_p3;
wire   [0:0] icmp_ln118_2_fu_697_p2;
wire   [0:0] xor_ln118_3_fu_691_p2;
wire   [0:0] tmp_14_fu_708_p3;
wire   [31:0] sub_ln142_1_fu_716_p2;
wire   [31:0] select_ln139_2_fu_722_p3;
wire   [31:0] add_ln506_2_fu_739_p2;
wire   [0:0] tmp_15_fu_745_p3;
wire   [0:0] icmp_ln118_3_fu_759_p2;
wire   [0:0] xor_ln118_4_fu_753_p2;
wire   [0:0] tmp_16_fu_770_p3;
wire   [31:0] sub_ln142_2_fu_778_p2;
wire   [31:0] select_ln139_3_fu_784_p3;
wire   [31:0] add_ln506_3_fu_801_p2;
wire   [0:0] tmp_17_fu_807_p3;
wire   [0:0] icmp_ln118_4_fu_821_p2;
wire   [0:0] xor_ln118_5_fu_815_p2;
wire   [0:0] tmp_18_fu_832_p3;
wire   [31:0] sub_ln142_3_fu_840_p2;
wire   [31:0] select_ln139_4_fu_846_p3;
wire   [31:0] add_ln506_4_fu_863_p2;
wire   [0:0] tmp_19_fu_869_p3;
wire   [0:0] icmp_ln118_5_fu_883_p2;
wire   [0:0] xor_ln118_6_fu_877_p2;
wire   [0:0] tmp_20_fu_894_p3;
wire   [31:0] sub_ln142_4_fu_902_p2;
wire   [31:0] select_ln139_5_fu_908_p3;
wire   [2:0] trunc_ln147_1_fu_673_p1;
wire   [0:0] icmp_ln144_1_fu_668_p2;
wire   [2:0] sub_ln144_fu_925_p2;
wire   [2:0] trunc_ln506_1_fu_611_p1;
wire   [0:0] and_ln118_1_fu_640_p2;
wire   [2:0] add_ln118_fu_938_p2;
wire   [2:0] select_ln144_fu_930_p3;
wire   [2:0] select_ln118_fu_944_p3;
wire   [2:0] trunc_ln147_2_fu_735_p1;
wire   [0:0] icmp_ln144_2_fu_730_p2;
wire   [2:0] sub_ln144_1_fu_957_p2;
wire   [0:0] and_ln118_2_fu_702_p2;
wire   [2:0] add_ln118_1_fu_970_p2;
wire   [2:0] select_ln144_1_fu_962_p3;
wire   [2:0] select_ln118_1_fu_976_p3;
wire   [2:0] trunc_ln147_3_fu_797_p1;
wire   [0:0] icmp_ln144_3_fu_792_p2;
wire   [2:0] sub_ln144_2_fu_989_p2;
wire   [0:0] and_ln118_3_fu_764_p2;
wire   [2:0] add_ln118_2_fu_1002_p2;
wire   [2:0] select_ln144_2_fu_994_p3;
wire   [2:0] select_ln118_2_fu_1008_p3;
wire   [2:0] trunc_ln147_4_fu_859_p1;
wire   [0:0] icmp_ln144_4_fu_854_p2;
wire   [2:0] sub_ln144_3_fu_1021_p2;
wire   [0:0] and_ln118_4_fu_826_p2;
wire   [2:0] xor_ln118_1_fu_1034_p2;
wire   [2:0] select_ln144_3_fu_1026_p3;
wire   [2:0] select_ln118_3_fu_1040_p3;
wire   [2:0] trunc_ln147_5_fu_921_p1;
wire   [0:0] icmp_ln144_5_fu_916_p2;
wire   [2:0] sub_ln144_4_fu_1053_p2;
wire   [0:0] and_ln118_5_fu_888_p2;
wire   [2:0] add_ln118_3_fu_1066_p2;
wire   [2:0] select_ln144_4_fu_1058_p3;
wire   [2:0] select_ln118_4_fu_1072_p3;
wire   [29:0] tmp_21_fu_1096_p4;
wire   [31:0] ImagLoc_x_fu_1112_p2;
wire   [0:0] tmp_22_fu_1118_p3;
wire   [0:0] icmp_ln118_1_fu_1132_p2;
wire   [0:0] xor_ln118_7_fu_1126_p2;
wire   [0:0] tmp_23_fu_1143_p3;
wire   [31:0] sub_ln142_5_fu_1151_p2;
wire   [31:0] select_ln139_fu_1157_p3;
wire   [31:0] sub_ln147_fu_1170_p2;
wire   [0:0] xor_ln118_8_fu_1183_p2;
wire   [0:0] icmp_ln144_fu_1165_p2;
wire   [0:0] or_ln118_fu_1189_p2;
wire   [0:0] and_ln144_fu_1195_p2;
wire   [31:0] select_ln118_5_fu_1175_p3;
wire   [0:0] icmp_ln891_fu_1106_p2;
wire   [7:0] tmp_5_fu_1332_p7;
wire   [7:0] tmp_6_fu_1354_p7;
wire   [7:0] tmp_7_fu_1376_p7;
wire   [7:0] tmp_2_fu_1483_p7;
wire   [7:0] tmp_10_fu_1505_p7;
wire   [7:0] tmp_11_fu_1527_p7;
wire   [7:0] tmp_12_fu_1549_p7;
wire   [7:0] tmp_13_fu_1571_p7;
wire   [7:0] mul_ln703_fu_1607_p1;
wire   [17:0] grp_fu_2065_p3;
wire   [7:0] mul_ln703_1_fu_1643_p1;
wire   [18:0] zext_ln703_5_fu_1701_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_4_fu_1704_p2;
wire   [7:0] mul_ln1118_7_fu_1724_p1;
wire   [7:0] mul_ln1118_16_fu_1760_p1;
wire   [18:0] grp_fu_2148_p3;
wire   [20:0] zext_ln703_11_fu_1809_p1;
wire   [20:0] grp_fu_2157_p3;
(* use_dsp48 = "no" *) wire   [20:0] add_ln703_10_fu_1812_p2;
wire   [19:0] grp_fu_2166_p3;
wire   [21:0] zext_ln703_13_fu_1844_p1;
wire   [21:0] zext_ln703_12_fu_1817_p1;
wire   [18:0] grp_fu_2191_p3;
wire   [19:0] zext_ln703_14_fu_1853_p1;
wire   [19:0] grp_fu_2174_p3;
wire   [17:0] grp_fu_2199_p4;
wire   [18:0] zext_ln703_18_fu_1864_p1;
wire   [18:0] grp_fu_2182_p3;
wire   [21:0] zext_ln703_15_fu_1976_p1;
wire   [21:0] zext_ln703_19_fu_1984_p1;
wire   [21:0] add_ln703_16_fu_1979_p2;
wire   [21:0] p_Val2_s_fu_1987_p2;
wire   [0:0] tmp_26_fu_2003_p3;
wire   [7:0] p_Val2_1_fu_1993_p4;
wire   [7:0] zext_ln415_fu_2011_p1;
wire   [0:0] tmp_27_fu_2021_p3;
wire   [7:0] p_Val2_2_fu_2015_p2;
wire   [0:0] tmp_28_fu_2035_p3;
wire   [0:0] xor_ln777_fu_2029_p2;
wire   [0:0] deleted_zeros_fu_2043_p2;
wire   [7:0] grp_fu_2057_p0;
wire   [7:0] grp_fu_2057_p1;
wire   [16:0] grp_fu_2057_p2;
wire   [9:0] grp_fu_2065_p0;
wire   [7:0] grp_fu_2065_p1;
wire   [16:0] grp_fu_2065_p2;
wire   [9:0] grp_fu_2074_p0;
wire   [7:0] grp_fu_2074_p1;
wire   [17:0] grp_fu_2074_p2;
wire   [7:0] grp_fu_2082_p0;
wire   [7:0] grp_fu_2082_p1;
wire   [16:0] grp_fu_2082_p2;
wire   [10:0] grp_fu_2090_p0;
wire   [7:0] grp_fu_2090_p1;
wire   [18:0] grp_fu_2090_p2;
wire   [11:0] grp_fu_2098_p0;
wire   [7:0] grp_fu_2098_p1;
wire   [19:0] grp_fu_2090_p3;
wire   [9:0] grp_fu_2106_p0;
wire   [7:0] grp_fu_2106_p1;
wire   [17:0] grp_fu_2106_p2;
wire   [12:0] mul_ln1118_10_fu_2114_p0;
wire   [7:0] mul_ln1118_10_fu_2114_p1;
wire   [9:0] grp_fu_2120_p0;
wire   [7:0] grp_fu_2120_p1;
wire   [17:0] grp_fu_2120_p2;
wire   [10:0] mul_ln1118_13_fu_2128_p0;
wire   [7:0] mul_ln1118_13_fu_2128_p1;
wire   [11:0] mul_ln1118_14_fu_2134_p0;
wire   [7:0] mul_ln1118_14_fu_2134_p1;
wire   [7:0] grp_fu_2140_p0;
wire   [7:0] grp_fu_2140_p1;
wire   [9:0] grp_fu_2140_p2;
wire   [10:0] grp_fu_2148_p0;
wire   [7:0] grp_fu_2148_p1;
wire   [17:0] grp_fu_2148_p2;
wire   [11:0] grp_fu_2157_p0;
wire   [7:0] grp_fu_2157_p1;
wire   [19:0] grp_fu_2157_p2;
wire   [11:0] grp_fu_2166_p0;
wire   [7:0] grp_fu_2166_p1;
wire   [10:0] grp_fu_2174_p0;
wire   [7:0] grp_fu_2174_p1;
wire   [9:0] grp_fu_2182_p0;
wire   [7:0] grp_fu_2182_p1;
wire   [17:0] grp_fu_2182_p2;
wire   [9:0] grp_fu_2191_p0;
wire   [7:0] grp_fu_2191_p1;
wire   [7:0] grp_fu_2199_p0;
wire   [7:0] grp_fu_2199_p1;
wire   [7:0] grp_fu_2199_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op226_store_state4;
reg    ap_enable_operation_226;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op223_load_state4;
reg    ap_enable_operation_223;
reg    ap_enable_operation_266;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op274_store_state5;
reg    ap_enable_operation_274;
reg    ap_predicate_op228_store_state4;
reg    ap_enable_operation_228;
reg    ap_enable_operation_220;
wire    ap_enable_operation_264;
reg    ap_predicate_op275_store_state5;
reg    ap_enable_operation_275;
reg    ap_predicate_op230_store_state4;
reg    ap_enable_operation_230;
reg    ap_enable_operation_218;
wire    ap_enable_operation_261;
reg    ap_predicate_op276_store_state5;
reg    ap_enable_operation_276;
reg    ap_predicate_op232_store_state4;
reg    ap_enable_operation_232;
reg    ap_enable_operation_216;
wire    ap_enable_operation_258;
reg    ap_predicate_op277_store_state5;
reg    ap_enable_operation_277;
reg    ap_predicate_op234_store_state4;
reg    ap_enable_operation_234;
reg    ap_enable_operation_213;
wire    ap_enable_operation_255;
reg    ap_predicate_op237_store_state4;
reg    ap_enable_operation_237;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_2057_p10;
wire   [17:0] grp_fu_2065_p10;
wire   [17:0] grp_fu_2065_p20;
wire   [17:0] grp_fu_2074_p10;
wire   [18:0] grp_fu_2074_p20;
wire   [15:0] grp_fu_2082_p10;
wire   [18:0] grp_fu_2090_p10;
wire   [19:0] grp_fu_2090_p20;
wire   [19:0] grp_fu_2098_p10;
wire   [17:0] grp_fu_2106_p10;
wire   [17:0] grp_fu_2120_p10;
wire   [8:0] grp_fu_2140_p00;
wire   [8:0] grp_fu_2140_p10;
wire   [18:0] grp_fu_2148_p10;
wire   [18:0] grp_fu_2148_p20;
wire   [19:0] grp_fu_2157_p10;
wire   [20:0] grp_fu_2157_p20;
wire   [19:0] grp_fu_2166_p10;
wire   [18:0] grp_fu_2174_p10;
wire   [17:0] grp_fu_2182_p10;
wire   [18:0] grp_fu_2182_p20;
wire   [17:0] grp_fu_2191_p10;
wire   [8:0] grp_fu_2199_p00;
wire   [8:0] grp_fu_2199_p10;
wire   [19:0] mul_ln1118_10_fu_2114_p10;
wire   [18:0] mul_ln1118_13_fu_2128_p10;
wire   [19:0] mul_ln1118_14_fu_2134_p10;
wire   [17:0] mul_ln1118_16_fu_1760_p10;
wire   [17:0] mul_ln1118_7_fu_1724_p10;
wire   [16:0] mul_ln703_1_fu_1643_p10;
wire   [16:0] mul_ln703_fu_1607_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .we0(k_buf_0_val_5_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .we0(k_buf_0_val_6_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_address1),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_5_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .we0(k_buf_0_val_7_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_address1),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_6_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .we0(k_buf_0_val_8_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_8_q0),
    .address1(k_buf_0_val_8_address1),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_7_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .we0(k_buf_0_val_9_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_8_q0)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U18(
    .din0(ap_sig_allocacmp_right_border_buf_0_18),
    .din1(right_border_buf_0_13_fu_298),
    .din2(right_border_buf_0_9_fu_282),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_fu_1249_p2),
    .dout(tmp_8_fu_1253_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U19(
    .din0(ap_sig_allocacmp_right_border_buf_0_16),
    .din1(right_border_buf_0_4_fu_262),
    .din2(right_border_buf_0_3_fu_258),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_fu_1249_p2),
    .dout(tmp_9_fu_1269_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U20(
    .din0(right_border_buf_0_s_fu_246),
    .din1(right_border_buf_0_1_fu_250),
    .din2(right_border_buf_0_2_fu_254),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_2610),
    .dout(tmp_5_fu_1332_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U21(
    .din0(right_border_buf_0_5_fu_266),
    .din1(right_border_buf_0_6_fu_270),
    .din2(right_border_buf_0_7_fu_274),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_2610),
    .dout(tmp_6_fu_1354_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U22(
    .din0(right_border_buf_0_10_fu_286),
    .din1(right_border_buf_0_11_fu_290),
    .din2(right_border_buf_0_12_fu_294),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_2610),
    .dout(tmp_7_fu_1376_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U23(
    .din0(col_buf_0_val_0_0_fu_1347_p3),
    .din1(col_buf_0_val_1_0_fu_1369_p3),
    .din2(col_buf_0_val_2_0_fu_1391_p3),
    .din3(col_buf_0_val_3_0_fu_1398_p3),
    .din4(col_buf_0_val_4_0_fu_1404_p3),
    .din5(sub_ln493_reg_2544),
    .dout(tmp_2_fu_1483_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U24(
    .din0(col_buf_0_val_0_0_fu_1347_p3),
    .din1(col_buf_0_val_1_0_fu_1369_p3),
    .din2(col_buf_0_val_2_0_fu_1391_p3),
    .din3(col_buf_0_val_3_0_fu_1398_p3),
    .din4(col_buf_0_val_4_0_fu_1404_p3),
    .din5(sub_ln493_1_reg_2549),
    .dout(tmp_10_fu_1505_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U25(
    .din0(col_buf_0_val_0_0_fu_1347_p3),
    .din1(col_buf_0_val_1_0_fu_1369_p3),
    .din2(col_buf_0_val_2_0_fu_1391_p3),
    .din3(col_buf_0_val_3_0_fu_1398_p3),
    .din4(col_buf_0_val_4_0_fu_1404_p3),
    .din5(sub_ln493_2_reg_2554),
    .dout(tmp_11_fu_1527_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U26(
    .din0(col_buf_0_val_0_0_fu_1347_p3),
    .din1(col_buf_0_val_1_0_fu_1369_p3),
    .din2(col_buf_0_val_2_0_fu_1391_p3),
    .din3(col_buf_0_val_3_0_fu_1398_p3),
    .din4(col_buf_0_val_4_0_fu_1404_p3),
    .din5(sub_ln493_3_reg_2559),
    .dout(tmp_12_fu_1549_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U27(
    .din0(col_buf_0_val_0_0_fu_1347_p3),
    .din1(col_buf_0_val_1_0_fu_1369_p3),
    .din2(col_buf_0_val_2_0_fu_1391_p3),
    .din3(col_buf_0_val_3_0_fu_1398_p3),
    .din4(col_buf_0_val_4_0_fu_1404_p3),
    .din5(sub_ln493_4_reg_2564),
    .dout(tmp_13_fu_1571_p7)
);

filter_mac_muladdg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
filter_mac_muladdg8j_U28(
    .din0(grp_fu_2057_p0),
    .din1(grp_fu_2057_p1),
    .din2(grp_fu_2057_p2),
    .dout(grp_fu_2057_p3)
);

filter_mac_muladdhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdhbi_U29(
    .din0(grp_fu_2065_p0),
    .din1(grp_fu_2065_p1),
    .din2(grp_fu_2065_p2),
    .dout(grp_fu_2065_p3)
);

filter_mac_muladdibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdibs_U30(
    .din0(grp_fu_2074_p0),
    .din1(grp_fu_2074_p1),
    .din2(grp_fu_2074_p2),
    .dout(grp_fu_2074_p3)
);

filter_mac_muladdg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
filter_mac_muladdg8j_U31(
    .din0(grp_fu_2082_p0),
    .din1(grp_fu_2082_p1),
    .din2(grp_fu_2082_p2),
    .dout(grp_fu_2082_p3)
);

filter_mac_muladdjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdjbC_U32(
    .din0(grp_fu_2090_p0),
    .din1(grp_fu_2090_p1),
    .din2(grp_fu_2090_p2),
    .dout(grp_fu_2090_p3)
);

filter_mac_muladdkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdkbM_U33(
    .din0(grp_fu_2098_p0),
    .din1(grp_fu_2098_p1),
    .din2(grp_fu_2090_p3),
    .dout(grp_fu_2098_p3)
);

filter_mac_muladdlbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdlbW_U34(
    .din0(grp_fu_2106_p0),
    .din1(grp_fu_2106_p1),
    .din2(grp_fu_2106_p2),
    .dout(grp_fu_2106_p3)
);

filter_mul_mul_13mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
filter_mul_mul_13mb6_U35(
    .din0(mul_ln1118_10_fu_2114_p0),
    .din1(mul_ln1118_10_fu_2114_p1),
    .dout(mul_ln1118_10_fu_2114_p2)
);

filter_mac_muladdlbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdlbW_U36(
    .din0(grp_fu_2120_p0),
    .din1(grp_fu_2120_p1),
    .din2(grp_fu_2120_p2),
    .dout(grp_fu_2120_p3)
);

filter_mul_mul_11ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
filter_mul_mul_11ncg_U37(
    .din0(mul_ln1118_13_fu_2128_p0),
    .din1(mul_ln1118_13_fu_2128_p1),
    .dout(mul_ln1118_13_fu_2128_p2)
);

filter_mul_mul_12ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
filter_mul_mul_12ocq_U38(
    .din0(mul_ln1118_14_fu_2134_p0),
    .din1(mul_ln1118_14_fu_2134_p1),
    .dout(mul_ln1118_14_fu_2134_p2)
);

filter_am_addmul_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
filter_am_addmul_pcA_U39(
    .din0(grp_fu_2140_p0),
    .din1(grp_fu_2140_p1),
    .din2(grp_fu_2140_p2),
    .dout(grp_fu_2140_p3)
);

filter_mac_muladdqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdqcK_U40(
    .din0(grp_fu_2148_p0),
    .din1(grp_fu_2148_p1),
    .din2(grp_fu_2148_p2),
    .dout(grp_fu_2148_p3)
);

filter_mac_muladdrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
filter_mac_muladdrcU_U41(
    .din0(grp_fu_2157_p0),
    .din1(grp_fu_2157_p1),
    .din2(grp_fu_2157_p2),
    .dout(grp_fu_2157_p3)
);

filter_mac_muladdkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdkbM_U42(
    .din0(grp_fu_2166_p0),
    .din1(grp_fu_2166_p1),
    .din2(mul_ln1118_10_reg_2706),
    .dout(grp_fu_2166_p3)
);

filter_mac_muladdsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdsc4_U43(
    .din0(grp_fu_2174_p0),
    .din1(grp_fu_2174_p1),
    .din2(mul_ln1118_14_reg_2716),
    .dout(grp_fu_2174_p3)
);

filter_mac_muladdibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdibs_U44(
    .din0(grp_fu_2182_p0),
    .din1(grp_fu_2182_p1),
    .din2(grp_fu_2182_p2),
    .dout(grp_fu_2182_p3)
);

filter_mac_muladdtde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdtde_U45(
    .din0(grp_fu_2191_p0),
    .din1(grp_fu_2191_p1),
    .din2(mul_ln1118_13_reg_2711),
    .dout(grp_fu_2191_p3)
);

filter_ama_addmuludo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_ama_addmuludo_U46(
    .din0(grp_fu_2199_p0),
    .din1(grp_fu_2199_p1),
    .din2(grp_fu_2199_p2),
    .din3(mul_ln703_2_reg_2726),
    .dout(grp_fu_2199_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln444_fu_1085_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((icmp_ln443_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_1085_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_453 <= j_V_fu_1090_p2;
    end else if (((icmp_ln443_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_453 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        t_V_reg_442 <= i_V_reg_2504;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_442 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln147_1_reg_2481[2 : 1] <= add_ln147_1_fu_526_p2[2 : 1];
        add_ln458_reg_2495 <= add_ln458_fu_554_p2;
        add_ln507_reg_2472 <= add_ln507_fu_520_p2;
        p_src_cols_V_read_cas_reg_2440 <= p_src_cols_V_read_cas_fu_464_p1;
        p_src_rows_V_read_cas_reg_2446 <= p_src_rows_V_read_cas_fu_468_p1;
        sext_ln147_1_reg_2490[31 : 1] <= sext_ln147_1_fu_550_p1[31 : 1];
        sext_ln443_1_reg_2462 <= sext_ln443_1_fu_482_p1;
        sext_ln443_3_reg_2467 <= sext_ln443_3_fu_496_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_12_reg_2731 <= add_ln703_12_fu_1847_p2;
        add_ln703_15_reg_2736 <= add_ln703_15_fu_1856_p2;
        add_ln703_22_reg_2741 <= add_ln703_22_fu_1867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_17_reg_2721 <= grp_fu_2120_p3;
        add_ln703_6_reg_2696 <= grp_fu_2098_p3;
        add_ln703_8_reg_2701 <= grp_fu_2106_p3;
        mul_ln703_2_reg_2726 <= grp_fu_2140_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_2_reg_2686 <= grp_fu_2074_p3;
        add_ln703_3_reg_2691 <= grp_fu_2082_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_reg_2681 <= grp_fu_2057_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_1085_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_2578 <= and_ln118_fu_1137_p2;
        and_ln512_reg_2601 <= and_ln512_fu_1218_p2;
        or_ln457_reg_2592 <= or_ln457_fu_1213_p2;
        trunc_ln458_1_reg_2587 <= trunc_ln458_1_fu_1209_p1;
        x_reg_2582 <= x_fu_1201_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_2578_pp0_iter1_reg <= and_ln118_reg_2578;
        and_ln512_reg_2601_pp0_iter1_reg <= and_ln512_reg_2601;
        icmp_ln444_reg_2569 <= icmp_ln444_fu_1085_p2;
        icmp_ln444_reg_2569_pp0_iter1_reg <= icmp_ln444_reg_2569;
        or_ln457_reg_2592_pp0_iter1_reg <= or_ln457_reg_2592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_2601_pp0_iter2_reg <= and_ln512_reg_2601_pp0_iter1_reg;
        and_ln512_reg_2601_pp0_iter3_reg <= and_ln512_reg_2601_pp0_iter2_reg;
        and_ln512_reg_2601_pp0_iter4_reg <= and_ln512_reg_2601_pp0_iter3_reg;
        and_ln512_reg_2601_pp0_iter5_reg <= and_ln512_reg_2601_pp0_iter4_reg;
        and_ln512_reg_2601_pp0_iter6_reg <= and_ln512_reg_2601_pp0_iter5_reg;
        icmp_ln444_reg_2569_pp0_iter2_reg <= icmp_ln444_reg_2569_pp0_iter1_reg;
        icmp_ln444_reg_2569_pp0_iter3_reg <= icmp_ln444_reg_2569_pp0_iter2_reg;
        icmp_ln444_reg_2569_pp0_iter4_reg <= icmp_ln444_reg_2569_pp0_iter3_reg;
        src_kernel_win_0_va_20_reg_2651 <= src_kernel_win_0_va_20_fu_1498_p3;
        src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_2651;
        src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg <= src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg;
        src_kernel_win_0_va_21_reg_2657 <= src_kernel_win_0_va_21_fu_1520_p3;
        src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg <= src_kernel_win_0_va_21_reg_2657;
        src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg <= src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg;
        src_kernel_win_0_va_22_reg_2663 <= src_kernel_win_0_va_22_fu_1542_p3;
        src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg <= src_kernel_win_0_va_22_reg_2663;
        src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg <= src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg;
        src_kernel_win_0_va_23_reg_2669 <= src_kernel_win_0_va_23_fu_1564_p3;
        src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_2669;
        src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg <= src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg;
        src_kernel_win_0_va_24_reg_2675 <= src_kernel_win_0_va_24_fu_1586_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_2504 <= i_V_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln879_1_reg_2527 <= icmp_ln879_1_fu_594_p2;
        icmp_ln879_2_reg_2531 <= icmp_ln879_2_fu_600_p2;
        icmp_ln879_reg_2523 <= icmp_ln879_fu_588_p2;
        icmp_ln887_reg_2509 <= icmp_ln887_fu_571_p2;
        icmp_ln899_1_reg_2535 <= icmp_ln899_1_fu_606_p2;
        icmp_ln899_reg_2518 <= icmp_ln899_fu_582_p2;
        sub_ln493_1_reg_2549 <= sub_ln493_1_fu_984_p2;
        sub_ln493_2_reg_2554 <= sub_ln493_2_fu_1016_p2;
        sub_ln493_3_reg_2559 <= sub_ln493_3_fu_1048_p2;
        sub_ln493_4_reg_2564 <= sub_ln493_4_fu_1080_p2;
        sub_ln493_reg_2544 <= sub_ln493_fu_952_p2;
        xor_ln457_reg_2513 <= xor_ln457_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2569 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_addr_reg_2617 <= zext_ln835_fu_1241_p1;
        k_buf_0_val_7_addr_reg_2623 <= zext_ln835_fu_1241_p1;
        k_buf_0_val_8_addr_reg_2629 <= zext_ln835_fu_1241_p1;
        k_buf_0_val_9_addr_reg_2640 <= zext_ln835_fu_1241_p1;
        sub_ln493_5_reg_2610 <= sub_ln493_5_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_2706 <= mul_ln1118_10_fu_2114_p2;
        mul_ln1118_13_reg_2711 <= mul_ln1118_13_fu_2128_p2;
        mul_ln1118_14_reg_2716 <= mul_ln1118_14_fu_2134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_reg_2746 <= p_Val2_4_fu_2049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_10_fu_286 <= col_buf_0_val_2_0_fu_1391_p3;
        right_border_buf_0_11_fu_290 <= right_border_buf_0_10_fu_286;
        right_border_buf_0_12_fu_294 <= right_border_buf_0_11_fu_290;
        right_border_buf_0_14_fu_302 <= col_buf_0_val_3_0_fu_1398_p3;
        right_border_buf_0_1_fu_250 <= right_border_buf_0_s_fu_246;
        right_border_buf_0_2_fu_254 <= right_border_buf_0_1_fu_250;
        right_border_buf_0_5_fu_266 <= col_buf_0_val_1_0_fu_1369_p3;
        right_border_buf_0_6_fu_270 <= right_border_buf_0_5_fu_266;
        right_border_buf_0_7_fu_274 <= right_border_buf_0_6_fu_270;
        right_border_buf_0_8_fu_278 <= col_buf_0_val_4_0_fu_1404_p3;
        right_border_buf_0_s_fu_246 <= col_buf_0_val_0_0_fu_1347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_13_fu_298 <= ap_sig_allocacmp_right_border_buf_0_18;
        right_border_buf_0_3_fu_258 <= right_border_buf_0_4_fu_262;
        right_border_buf_0_4_fu_262 <= ap_sig_allocacmp_right_border_buf_0_16;
        right_border_buf_0_9_fu_282 <= right_border_buf_0_13_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_10_fu_206 <= src_kernel_win_0_va_9_fu_202;
        src_kernel_win_0_va_11_fu_210 <= src_kernel_win_0_va_10_fu_206;
        src_kernel_win_0_va_12_fu_214 <= src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg;
        src_kernel_win_0_va_13_fu_218 <= src_kernel_win_0_va_12_fu_214;
        src_kernel_win_0_va_14_fu_222 <= src_kernel_win_0_va_13_fu_218;
        src_kernel_win_0_va_1_fu_170 <= src_kernel_win_0_va_fu_166;
        src_kernel_win_0_va_2_fu_174 <= src_kernel_win_0_va_1_fu_170;
        src_kernel_win_0_va_3_fu_178 <= src_kernel_win_0_va_2_fu_174;
        src_kernel_win_0_va_4_fu_182 <= src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg;
        src_kernel_win_0_va_5_fu_186 <= src_kernel_win_0_va_4_fu_182;
        src_kernel_win_0_va_6_fu_190 <= src_kernel_win_0_va_5_fu_186;
        src_kernel_win_0_va_7_fu_194 <= src_kernel_win_0_va_6_fu_190;
        src_kernel_win_0_va_8_fu_198 <= src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg;
        src_kernel_win_0_va_9_fu_202 <= src_kernel_win_0_va_8_fu_198;
        src_kernel_win_0_va_fu_166 <= src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2569_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_15_fu_226 <= ap_sig_allocacmp_src_kernel_win_0_va_56;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2569_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_fu_230 <= src_kernel_win_0_va_24_reg_2675;
        src_kernel_win_0_va_17_fu_234 <= src_kernel_win_0_va_16_fu_230;
        src_kernel_win_0_va_18_fu_238 <= src_kernel_win_0_va_17_fu_234;
        src_kernel_win_0_va_19_fu_242 <= src_kernel_win_0_va_18_fu_238;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln457_reg_2592 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_2635 <= tmp_8_fu_1253_p7;
        tmp_9_reg_2646 <= tmp_9_fu_1269_p7;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln443_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_0_16 = col_buf_0_val_4_0_fu_1404_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_0_16 = right_border_buf_0_8_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_0_18 = col_buf_0_val_3_0_fu_1398_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_0_18 = right_border_buf_0_14_fu_302;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_1_fu_170;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_2_fu_174;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_4_fu_182;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_5_fu_186;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_5_fu_186;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_6_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_6_fu_190;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_7_fu_194;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_34 = src_kernel_win_0_va_8_fu_198;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_34 = src_kernel_win_0_va_9_fu_202;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = src_kernel_win_0_va_10_fu_206;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = src_kernel_win_0_va_11_fu_210;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_12_fu_214;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_13_fu_218;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_13_fu_218;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_14_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = ap_sig_allocacmp_src_kernel_win_0_va_56;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = src_kernel_win_0_va_15_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_17_fu_234;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_18_fu_238;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_18_fu_238;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_19_fu_242;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_13_fu_218;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_14_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_2523 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we0 = 1'b1;
    end else begin
        k_buf_0_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_2527 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we0 = 1'b1;
    end else begin
        k_buf_0_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_2_reg_2531 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we0 = 1'b1;
    end else begin
        k_buf_0_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_2527 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_we0 = 1'b1;
    end else begin
        k_buf_0_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_2523 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln457_reg_2592 == 1'd1) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_2523 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_we0 = 1'b1;
    end else begin
        k_buf_0_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln444_reg_2569 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op236_read_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state4 == 1'b1)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_1112_p2 = ($signed(32'd4294967294) + $signed(t_V_3_reg_453));

assign add_ln118_1_fu_970_p2 = ($signed(3'd6) + $signed(trunc_ln506_1_fu_611_p1));

assign add_ln118_2_fu_1002_p2 = ($signed(3'd5) + $signed(trunc_ln506_1_fu_611_p1));

assign add_ln118_3_fu_1066_p2 = (3'd3 + trunc_ln506_1_fu_611_p1);

assign add_ln118_fu_938_p2 = ($signed(3'd7) + $signed(trunc_ln506_1_fu_611_p1));

assign add_ln147_1_fu_526_p2 = ($signed(3'd6) + $signed(shl_ln147_1_fu_512_p3));

assign add_ln147_fu_544_p2 = ($signed(13'd8190) + $signed(sext_ln147_fu_540_p1));

assign add_ln443_1_fu_490_p2 = ($signed(11'd3) + $signed(sext_ln443_2_fu_486_p1));

assign add_ln443_fu_476_p2 = ($signed(12'd4) + $signed(sext_ln443_fu_472_p1));

assign add_ln458_fu_554_p2 = ($signed(3'd7) + $signed(trunc_ln458_fu_504_p1));

assign add_ln506_1_fu_677_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_442));

assign add_ln506_2_fu_739_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_442));

assign add_ln506_3_fu_801_p2 = ($signed(32'd4294967292) + $signed(t_V_reg_442));

assign add_ln506_4_fu_863_p2 = ($signed(32'd4294967291) + $signed(t_V_reg_442));

assign add_ln506_fu_615_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_442));

assign add_ln507_fu_520_p2 = ($signed(3'd7) + $signed(trunc_ln506_fu_500_p1));

assign add_ln703_10_fu_1812_p2 = (zext_ln703_11_fu_1809_p1 + grp_fu_2157_p3);

assign add_ln703_12_fu_1847_p2 = (zext_ln703_13_fu_1844_p1 + zext_ln703_12_fu_1817_p1);

assign add_ln703_15_fu_1856_p2 = (zext_ln703_14_fu_1853_p1 + grp_fu_2174_p3);

assign add_ln703_16_fu_1979_p2 = (zext_ln703_15_fu_1976_p1 + add_ln703_12_reg_2731);

assign add_ln703_22_fu_1867_p2 = (zext_ln703_18_fu_1864_p1 + grp_fu_2182_p3);

assign add_ln703_4_fu_1704_p2 = (zext_ln703_5_fu_1701_p1 + add_ln703_2_reg_2686);

assign and_ln118_1_fu_640_p2 = (xor_ln118_2_fu_629_p2 & icmp_ln118_fu_635_p2);

assign and_ln118_2_fu_702_p2 = (xor_ln118_3_fu_691_p2 & icmp_ln118_2_fu_697_p2);

assign and_ln118_3_fu_764_p2 = (xor_ln118_4_fu_753_p2 & icmp_ln118_3_fu_759_p2);

assign and_ln118_4_fu_826_p2 = (xor_ln118_5_fu_815_p2 & icmp_ln118_4_fu_821_p2);

assign and_ln118_5_fu_888_p2 = (xor_ln118_6_fu_877_p2 & icmp_ln118_5_fu_883_p2);

assign and_ln118_fu_1137_p2 = (xor_ln118_7_fu_1126_p2 & icmp_ln118_1_fu_1132_p2);

assign and_ln144_fu_1195_p2 = (or_ln118_fu_1189_p2 & icmp_ln144_fu_1165_p2);

assign and_ln512_fu_1218_p2 = (icmp_ln899_reg_2518 & icmp_ln891_fu_1106_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op236_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op225_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op236_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op225_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op236_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op225_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7 = ((1'd1 == and_ln512_reg_2601_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op236_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op225_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_213 = (icmp_ln444_reg_2569 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_216 = (icmp_ln444_reg_2569 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_218 = (icmp_ln444_reg_2569 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_220 = (icmp_ln444_reg_2569 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_223 = (ap_predicate_op223_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_230 = (ap_predicate_op230_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_232 = (ap_predicate_op232_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_234 = (ap_predicate_op234_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_237 = (ap_predicate_op237_store_state4 == 1'b1);
end

assign ap_enable_operation_255 = (1'b1 == 1'b1);

assign ap_enable_operation_258 = (1'b1 == 1'b1);

assign ap_enable_operation_261 = (1'b1 == 1'b1);

assign ap_enable_operation_264 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_266 = (or_ln457_reg_2592_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_277 = (ap_predicate_op277_store_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op223_load_state4 = ((or_ln457_reg_2592 == 1'd1) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_read_state4 = ((1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_store_state4 = ((icmp_ln879_reg_2523 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_store_state4 = ((icmp_ln879_1_reg_2527 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_store_state4 = ((icmp_ln879_2_reg_2531 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op232_store_state4 = ((icmp_ln879_1_reg_2527 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_store_state4 = ((icmp_ln879_reg_2523 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln899_reg_2518 == 1'd0) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_read_state4 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op237_store_state4 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578) & (icmp_ln444_reg_2569 == 1'd0));
end

always @ (*) begin
    ap_predicate_op274_store_state5 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op275_store_state5 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op276_store_state5 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op277_store_state5 = ((icmp_ln887_reg_2509 == 1'd1) & (icmp_ln899_reg_2518 == 1'd1) & (1'd1 == and_ln118_reg_2578_pp0_iter1_reg));
end

assign col_buf_0_val_0_0_fu_1347_p3 = ((or_ln457_reg_2592_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_5_fu_1332_p7);

assign col_buf_0_val_1_0_fu_1369_p3 = ((or_ln457_reg_2592_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_6_fu_1354_p7);

assign col_buf_0_val_2_0_fu_1391_p3 = ((or_ln457_reg_2592_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_7_fu_1376_p7);

assign col_buf_0_val_3_0_fu_1398_p3 = ((or_ln457_reg_2592_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_8_reg_2635);

assign col_buf_0_val_4_0_fu_1404_p3 = ((or_ln457_reg_2592_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_9_reg_2646);

assign deleted_zeros_fu_2043_p2 = (xor_ln777_fu_2029_p2 | tmp_28_fu_2035_p3);

assign grp_fu_2057_p0 = 16'd82;

assign grp_fu_2057_p1 = grp_fu_2057_p10;

assign grp_fu_2057_p10 = ap_sig_allocacmp_src_kernel_win_0_va_44;

assign grp_fu_2057_p2 = (17'd283 * mul_ln703_fu_1607_p1);

assign grp_fu_2065_p0 = 18'd428;

assign grp_fu_2065_p1 = grp_fu_2065_p10;

assign grp_fu_2065_p10 = src_kernel_win_0_va_17_fu_234;

assign grp_fu_2065_p2 = grp_fu_2065_p20;

assign grp_fu_2065_p20 = add_ln703_reg_2681;

assign grp_fu_2074_p0 = 18'd283;

assign grp_fu_2074_p1 = grp_fu_2074_p10;

assign grp_fu_2074_p10 = src_kernel_win_0_va_16_fu_230;

assign grp_fu_2074_p2 = grp_fu_2074_p20;

assign grp_fu_2074_p20 = grp_fu_2065_p3;

assign grp_fu_2082_p0 = 16'd82;

assign grp_fu_2082_p1 = grp_fu_2082_p10;

assign grp_fu_2082_p10 = src_kernel_win_0_va_24_reg_2675;

assign grp_fu_2082_p2 = (17'd283 * mul_ln703_1_fu_1643_p1);

assign grp_fu_2090_p0 = 19'd979;

assign grp_fu_2090_p1 = grp_fu_2090_p10;

assign grp_fu_2090_p10 = ap_sig_allocacmp_src_kernel_win_0_va_39;

assign grp_fu_2090_p2 = grp_fu_2090_p20;

assign grp_fu_2090_p20 = add_ln703_4_fu_1704_p2;

assign grp_fu_2098_p0 = 20'd1480;

assign grp_fu_2098_p1 = grp_fu_2098_p10;

assign grp_fu_2098_p10 = ap_sig_allocacmp_src_kernel_win_0_va_38;

assign grp_fu_2106_p0 = 18'd428;

assign grp_fu_2106_p1 = grp_fu_2106_p10;

assign grp_fu_2106_p10 = ap_sig_allocacmp_src_kernel_win_0_va_36;

assign grp_fu_2106_p2 = (18'd283 * mul_ln1118_7_fu_1724_p1);

assign grp_fu_2120_p0 = 18'd428;

assign grp_fu_2120_p1 = grp_fu_2120_p10;

assign grp_fu_2120_p10 = src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg;

assign grp_fu_2120_p2 = (18'd283 * mul_ln1118_16_fu_1760_p1);

assign grp_fu_2140_p0 = grp_fu_2140_p00;

assign grp_fu_2140_p00 = src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg;

assign grp_fu_2140_p1 = grp_fu_2140_p10;

assign grp_fu_2140_p10 = ap_sig_allocacmp_src_kernel_win_0_va_32;

assign grp_fu_2140_p2 = 18'd283;

assign grp_fu_2148_p0 = 19'd979;

assign grp_fu_2148_p1 = grp_fu_2148_p10;

assign grp_fu_2148_p10 = src_kernel_win_0_va_12_fu_214;

assign grp_fu_2148_p2 = grp_fu_2148_p20;

assign grp_fu_2148_p20 = add_ln703_8_reg_2701;

assign grp_fu_2157_p0 = 20'd1480;

assign grp_fu_2157_p1 = grp_fu_2157_p10;

assign grp_fu_2157_p10 = src_kernel_win_0_va_10_fu_206;

assign grp_fu_2157_p2 = grp_fu_2157_p20;

assign grp_fu_2157_p20 = add_ln703_6_reg_2696;

assign grp_fu_2166_p0 = 20'd1480;

assign grp_fu_2166_p1 = grp_fu_2166_p10;

assign grp_fu_2166_p10 = src_kernel_win_0_va_8_fu_198;

assign grp_fu_2174_p0 = 19'd979;

assign grp_fu_2174_p1 = grp_fu_2174_p10;

assign grp_fu_2174_p10 = src_kernel_win_0_va_4_fu_182;

assign grp_fu_2182_p0 = 18'd428;

assign grp_fu_2182_p1 = grp_fu_2182_p10;

assign grp_fu_2182_p10 = src_kernel_win_0_va_1_fu_170;

assign grp_fu_2182_p2 = grp_fu_2182_p20;

assign grp_fu_2182_p20 = add_ln703_17_reg_2721;

assign grp_fu_2191_p0 = 18'd283;

assign grp_fu_2191_p1 = grp_fu_2191_p10;

assign grp_fu_2191_p10 = src_kernel_win_0_va_fu_166;

assign grp_fu_2199_p0 = grp_fu_2199_p00;

assign grp_fu_2199_p00 = src_kernel_win_0_va_3_fu_178;

assign grp_fu_2199_p1 = grp_fu_2199_p10;

assign grp_fu_2199_p10 = src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg;

assign grp_fu_2199_p2 = 16'd82;

assign i_V_fu_565_p2 = (t_V_reg_442 + 32'd1);

assign icmp_ln118_1_fu_1132_p2 = (($signed(ImagLoc_x_fu_1112_p2) < $signed(p_src_cols_V_read_cas_reg_2440)) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_697_p2 = (($signed(add_ln506_1_fu_677_p2) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_759_p2 = (($signed(add_ln506_2_fu_739_p2) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln118_4_fu_821_p2 = (($signed(add_ln506_3_fu_801_p2) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln118_5_fu_883_p2 = (($signed(add_ln506_4_fu_863_p2) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_635_p2 = (($signed(add_ln506_fu_615_p2) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_668_p2 = (($signed(select_ln139_1_fu_660_p3) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_730_p2 = (($signed(select_ln139_2_fu_722_p3) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_3_fu_792_p2 = (($signed(select_ln139_3_fu_784_p3) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_4_fu_854_p2 = (($signed(select_ln139_4_fu_846_p3) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_5_fu_916_p2 = (($signed(select_ln139_5_fu_908_p3) < $signed(p_src_rows_V_read_cas_reg_2446)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_1165_p2 = (($signed(select_ln139_fu_1157_p3) < $signed(p_src_cols_V_read_cas_reg_2440)) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_560_p2 = ((t_V_reg_442 == sext_ln443_3_reg_2467) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_1085_p2 = ((t_V_3_reg_453 == sext_ln443_1_reg_2462) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_594_p2 = ((t_V_reg_442 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_600_p2 = ((t_V_reg_442 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_588_p2 = ((t_V_reg_442 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_571_p2 = ((t_V_reg_442 < p_src_rows_V_read_cas_reg_2446) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1106_p2 = ((tmp_21_fu_1096_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_606_p2 = ((t_V_reg_442 > p_src_rows_V_read_cas_reg_2446) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_582_p2 = ((t_V_reg_442 > 32'd2) ? 1'b1 : 1'b0);

assign j_V_fu_1090_p2 = (t_V_3_reg_453 + 32'd1);

assign k_buf_0_val_5_address0 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_5_address1 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_6_address0 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_6_address1 = k_buf_0_val_6_addr_reg_2617;

assign k_buf_0_val_7_address0 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_7_address1 = k_buf_0_val_7_addr_reg_2623;

assign k_buf_0_val_8_address0 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_8_address1 = k_buf_0_val_8_addr_reg_2629;

assign k_buf_0_val_9_address0 = zext_ln835_fu_1241_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_2640;

assign mul_ln1118_10_fu_2114_p0 = 20'd2237;

assign mul_ln1118_10_fu_2114_p1 = mul_ln1118_10_fu_2114_p10;

assign mul_ln1118_10_fu_2114_p10 = ap_sig_allocacmp_src_kernel_win_0_va_34;

assign mul_ln1118_13_fu_2128_p0 = 19'd979;

assign mul_ln1118_13_fu_2128_p1 = mul_ln1118_13_fu_2128_p10;

assign mul_ln1118_13_fu_2128_p10 = ap_sig_allocacmp_src_kernel_win_0_va_31;

assign mul_ln1118_14_fu_2134_p0 = 20'd1480;

assign mul_ln1118_14_fu_2134_p1 = mul_ln1118_14_fu_2134_p10;

assign mul_ln1118_14_fu_2134_p10 = ap_sig_allocacmp_src_kernel_win_0_va_30;

assign mul_ln1118_16_fu_1760_p1 = mul_ln1118_16_fu_1760_p10;

assign mul_ln1118_16_fu_1760_p10 = ap_sig_allocacmp_src_kernel_win_0_va_27;

assign mul_ln1118_7_fu_1724_p1 = mul_ln1118_7_fu_1724_p10;

assign mul_ln1118_7_fu_1724_p10 = src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg;

assign mul_ln703_1_fu_1643_p1 = mul_ln703_1_fu_1643_p10;

assign mul_ln703_1_fu_1643_p10 = ap_sig_allocacmp_src_kernel_win_0_va_40;

assign mul_ln703_fu_1607_p1 = mul_ln703_fu_1607_p10;

assign mul_ln703_fu_1607_p10 = ap_sig_allocacmp_src_kernel_win_0_va_43;

assign or_ln118_fu_1189_p2 = (xor_ln118_8_fu_1183_p2 | tmp_22_fu_1118_p3);

assign or_ln457_fu_1213_p2 = (xor_ln457_reg_2513 | icmp_ln118_1_fu_1132_p2);

assign p_Val2_1_fu_1993_p4 = {{p_Val2_s_fu_1987_p2[21:14]}};

assign p_Val2_2_fu_2015_p2 = (p_Val2_1_fu_1993_p4 + zext_ln415_fu_2011_p1);

assign p_Val2_4_fu_2049_p3 = ((deleted_zeros_fu_2043_p2[0:0] === 1'b1) ? p_Val2_2_fu_2015_p2 : 8'd255);

assign p_Val2_s_fu_1987_p2 = (zext_ln703_19_fu_1984_p1 + add_ln703_16_fu_1979_p2);

assign p_dst_data_stream_V_din = p_Val2_4_reg_2746;

assign p_src_cols_V_read_cas_fu_464_p0 = p_src_cols_V_read;

assign p_src_cols_V_read_cas_fu_464_p1 = p_src_cols_V_read_cas_fu_464_p0;

assign p_src_rows_V_read_cas_fu_468_p0 = p_src_rows_V_read;

assign p_src_rows_V_read_cas_fu_468_p1 = p_src_rows_V_read_cas_fu_468_p0;

assign select_ln118_1_fu_976_p3 = ((and_ln118_2_fu_702_p2[0:0] === 1'b1) ? add_ln118_1_fu_970_p2 : select_ln144_1_fu_962_p3);

assign select_ln118_2_fu_1008_p3 = ((and_ln118_3_fu_764_p2[0:0] === 1'b1) ? add_ln118_2_fu_1002_p2 : select_ln144_2_fu_994_p3);

assign select_ln118_3_fu_1040_p3 = ((and_ln118_4_fu_826_p2[0:0] === 1'b1) ? xor_ln118_1_fu_1034_p2 : select_ln144_3_fu_1026_p3);

assign select_ln118_4_fu_1072_p3 = ((and_ln118_5_fu_888_p2[0:0] === 1'b1) ? add_ln118_3_fu_1066_p2 : select_ln144_4_fu_1058_p3);

assign select_ln118_5_fu_1175_p3 = ((and_ln118_fu_1137_p2[0:0] === 1'b1) ? ImagLoc_x_fu_1112_p2 : sub_ln147_fu_1170_p2);

assign select_ln118_fu_944_p3 = ((and_ln118_1_fu_640_p2[0:0] === 1'b1) ? add_ln118_fu_938_p2 : select_ln144_fu_930_p3);

assign select_ln139_1_fu_660_p3 = ((tmp_3_fu_646_p3[0:0] === 1'b1) ? sub_ln142_fu_654_p2 : add_ln506_fu_615_p2);

assign select_ln139_2_fu_722_p3 = ((tmp_14_fu_708_p3[0:0] === 1'b1) ? sub_ln142_1_fu_716_p2 : add_ln506_1_fu_677_p2);

assign select_ln139_3_fu_784_p3 = ((tmp_16_fu_770_p3[0:0] === 1'b1) ? sub_ln142_2_fu_778_p2 : add_ln506_2_fu_739_p2);

assign select_ln139_4_fu_846_p3 = ((tmp_18_fu_832_p3[0:0] === 1'b1) ? sub_ln142_3_fu_840_p2 : add_ln506_3_fu_801_p2);

assign select_ln139_5_fu_908_p3 = ((tmp_20_fu_894_p3[0:0] === 1'b1) ? sub_ln142_4_fu_902_p2 : add_ln506_4_fu_863_p2);

assign select_ln139_fu_1157_p3 = ((tmp_23_fu_1143_p3[0:0] === 1'b1) ? sub_ln142_5_fu_1151_p2 : ImagLoc_x_fu_1112_p2);

assign select_ln144_1_fu_962_p3 = ((icmp_ln144_2_fu_730_p2[0:0] === 1'b1) ? trunc_ln147_2_fu_735_p1 : sub_ln144_1_fu_957_p2);

assign select_ln144_2_fu_994_p3 = ((icmp_ln144_3_fu_792_p2[0:0] === 1'b1) ? trunc_ln147_3_fu_797_p1 : sub_ln144_2_fu_989_p2);

assign select_ln144_3_fu_1026_p3 = ((icmp_ln144_4_fu_854_p2[0:0] === 1'b1) ? trunc_ln147_4_fu_859_p1 : sub_ln144_3_fu_1021_p2);

assign select_ln144_4_fu_1058_p3 = ((icmp_ln144_5_fu_916_p2[0:0] === 1'b1) ? trunc_ln147_5_fu_921_p1 : sub_ln144_4_fu_1053_p2);

assign select_ln144_fu_930_p3 = ((icmp_ln144_1_fu_668_p2[0:0] === 1'b1) ? trunc_ln147_1_fu_673_p1 : sub_ln144_fu_925_p2);

assign sext_ln147_1_fu_550_p1 = $signed(add_ln147_fu_544_p2);

assign sext_ln147_fu_540_p1 = $signed(shl_ln_fu_532_p3);

assign sext_ln443_1_fu_482_p1 = $signed(add_ln443_fu_476_p2);

assign sext_ln443_2_fu_486_p0 = p_src_rows_V_read;

assign sext_ln443_2_fu_486_p1 = sext_ln443_2_fu_486_p0;

assign sext_ln443_3_fu_496_p1 = $signed(add_ln443_1_fu_490_p2);

assign sext_ln443_fu_472_p0 = p_src_cols_V_read;

assign sext_ln443_fu_472_p1 = sext_ln443_fu_472_p0;

assign shl_ln147_1_fu_512_p3 = {{trunc_ln147_fu_508_p1}, {1'd0}};

assign shl_ln_fu_532_p1 = p_src_cols_V_read;

assign shl_ln_fu_532_p3 = {{shl_ln_fu_532_p1}, {1'd0}};

assign src_kernel_win_0_va_20_fu_1498_p3 = ((icmp_ln899_1_reg_2535[0:0] === 1'b1) ? tmp_2_fu_1483_p7 : col_buf_0_val_0_0_fu_1347_p3);

assign src_kernel_win_0_va_21_fu_1520_p3 = ((icmp_ln899_1_reg_2535[0:0] === 1'b1) ? tmp_10_fu_1505_p7 : col_buf_0_val_1_0_fu_1369_p3);

assign src_kernel_win_0_va_22_fu_1542_p3 = ((icmp_ln899_1_reg_2535[0:0] === 1'b1) ? tmp_11_fu_1527_p7 : col_buf_0_val_2_0_fu_1391_p3);

assign src_kernel_win_0_va_23_fu_1564_p3 = ((icmp_ln899_1_reg_2535[0:0] === 1'b1) ? tmp_12_fu_1549_p7 : col_buf_0_val_3_0_fu_1398_p3);

assign src_kernel_win_0_va_24_fu_1586_p3 = ((icmp_ln899_1_reg_2535[0:0] === 1'b1) ? tmp_13_fu_1571_p7 : col_buf_0_val_4_0_fu_1404_p3);

assign sub_ln142_1_fu_716_p2 = (32'd2 - t_V_reg_442);

assign sub_ln142_2_fu_778_p2 = (32'd3 - t_V_reg_442);

assign sub_ln142_3_fu_840_p2 = (32'd4 - t_V_reg_442);

assign sub_ln142_4_fu_902_p2 = (32'd5 - t_V_reg_442);

assign sub_ln142_5_fu_1151_p2 = (32'd2 - t_V_3_reg_453);

assign sub_ln142_fu_654_p2 = (32'd1 - t_V_reg_442);

assign sub_ln144_1_fu_957_p2 = (add_ln147_1_reg_2481 - trunc_ln147_2_fu_735_p1);

assign sub_ln144_2_fu_989_p2 = (add_ln147_1_reg_2481 - trunc_ln147_3_fu_797_p1);

assign sub_ln144_3_fu_1021_p2 = (add_ln147_1_reg_2481 - trunc_ln147_4_fu_859_p1);

assign sub_ln144_4_fu_1053_p2 = (add_ln147_1_reg_2481 - trunc_ln147_5_fu_921_p1);

assign sub_ln144_fu_925_p2 = (add_ln147_1_reg_2481 - trunc_ln147_1_fu_673_p1);

assign sub_ln147_fu_1170_p2 = ($signed(sext_ln147_1_reg_2490) - $signed(select_ln139_fu_1157_p3));

assign sub_ln493_1_fu_984_p2 = (add_ln507_reg_2472 - select_ln118_1_fu_976_p3);

assign sub_ln493_2_fu_1016_p2 = (add_ln507_reg_2472 - select_ln118_2_fu_1008_p3);

assign sub_ln493_3_fu_1048_p2 = (add_ln507_reg_2472 - select_ln118_3_fu_1040_p3);

assign sub_ln493_4_fu_1080_p2 = (add_ln507_reg_2472 - select_ln118_4_fu_1072_p3);

assign sub_ln493_5_fu_1249_p2 = (add_ln458_reg_2495 - trunc_ln458_1_reg_2587);

assign sub_ln493_fu_952_p2 = (add_ln507_reg_2472 - select_ln118_fu_944_p3);

assign tmp_14_fu_708_p3 = add_ln506_1_fu_677_p2[32'd31];

assign tmp_15_fu_745_p3 = add_ln506_2_fu_739_p2[32'd31];

assign tmp_16_fu_770_p3 = add_ln506_2_fu_739_p2[32'd31];

assign tmp_17_fu_807_p3 = add_ln506_3_fu_801_p2[32'd31];

assign tmp_18_fu_832_p3 = add_ln506_3_fu_801_p2[32'd31];

assign tmp_19_fu_869_p3 = add_ln506_4_fu_863_p2[32'd31];

assign tmp_20_fu_894_p3 = add_ln506_4_fu_863_p2[32'd31];

assign tmp_21_fu_1096_p4 = {{t_V_3_reg_453[31:2]}};

assign tmp_22_fu_1118_p3 = ImagLoc_x_fu_1112_p2[32'd31];

assign tmp_23_fu_1143_p3 = ImagLoc_x_fu_1112_p2[32'd31];

assign tmp_26_fu_2003_p3 = p_Val2_s_fu_1987_p2[32'd13];

assign tmp_27_fu_2021_p3 = p_Val2_s_fu_1987_p2[32'd21];

assign tmp_28_fu_2035_p3 = p_Val2_2_fu_2015_p2[32'd7];

assign tmp_3_fu_646_p3 = add_ln506_fu_615_p2[32'd31];

assign tmp_4_fu_683_p3 = add_ln506_1_fu_677_p2[32'd31];

assign tmp_fu_621_p3 = add_ln506_fu_615_p2[32'd31];

assign trunc_ln147_1_fu_673_p1 = select_ln139_1_fu_660_p3[2:0];

assign trunc_ln147_2_fu_735_p1 = select_ln139_2_fu_722_p3[2:0];

assign trunc_ln147_3_fu_797_p1 = select_ln139_3_fu_784_p3[2:0];

assign trunc_ln147_4_fu_859_p1 = select_ln139_4_fu_846_p3[2:0];

assign trunc_ln147_5_fu_921_p1 = select_ln139_5_fu_908_p3[2:0];

assign trunc_ln147_fu_508_p0 = p_src_rows_V_read;

assign trunc_ln147_fu_508_p1 = trunc_ln147_fu_508_p0[1:0];

assign trunc_ln458_1_fu_1209_p1 = x_fu_1201_p3[2:0];

assign trunc_ln458_fu_504_p0 = p_src_cols_V_read;

assign trunc_ln458_fu_504_p1 = trunc_ln458_fu_504_p0[2:0];

assign trunc_ln506_1_fu_611_p1 = t_V_reg_442[2:0];

assign trunc_ln506_fu_500_p0 = p_src_rows_V_read;

assign trunc_ln506_fu_500_p1 = trunc_ln506_fu_500_p0[2:0];

assign x_fu_1201_p3 = ((and_ln144_fu_1195_p2[0:0] === 1'b1) ? select_ln139_fu_1157_p3 : select_ln118_5_fu_1175_p3);

assign xor_ln118_1_fu_1034_p2 = (trunc_ln506_1_fu_611_p1 ^ 3'd4);

assign xor_ln118_2_fu_629_p2 = (tmp_fu_621_p3 ^ 1'd1);

assign xor_ln118_3_fu_691_p2 = (tmp_4_fu_683_p3 ^ 1'd1);

assign xor_ln118_4_fu_753_p2 = (tmp_15_fu_745_p3 ^ 1'd1);

assign xor_ln118_5_fu_815_p2 = (tmp_17_fu_807_p3 ^ 1'd1);

assign xor_ln118_6_fu_877_p2 = (tmp_19_fu_869_p3 ^ 1'd1);

assign xor_ln118_7_fu_1126_p2 = (tmp_22_fu_1118_p3 ^ 1'd1);

assign xor_ln118_8_fu_1183_p2 = (icmp_ln118_1_fu_1132_p2 ^ 1'd1);

assign xor_ln457_fu_576_p2 = (icmp_ln887_fu_571_p2 ^ 1'd1);

assign xor_ln777_fu_2029_p2 = (tmp_27_fu_2021_p3 ^ 1'd1);

assign zext_ln415_fu_2011_p1 = tmp_26_fu_2003_p3;

assign zext_ln703_11_fu_1809_p1 = grp_fu_2148_p3;

assign zext_ln703_12_fu_1817_p1 = add_ln703_10_fu_1812_p2;

assign zext_ln703_13_fu_1844_p1 = grp_fu_2166_p3;

assign zext_ln703_14_fu_1853_p1 = grp_fu_2191_p3;

assign zext_ln703_15_fu_1976_p1 = add_ln703_15_reg_2736;

assign zext_ln703_18_fu_1864_p1 = grp_fu_2199_p4;

assign zext_ln703_19_fu_1984_p1 = add_ln703_22_reg_2741;

assign zext_ln703_5_fu_1701_p1 = add_ln703_3_reg_2691;

assign zext_ln835_fu_1241_p1 = x_reg_2582;

always @ (posedge ap_clk) begin
    add_ln147_1_reg_2481[0] <= 1'b0;
    sext_ln147_1_reg_2490[0] <= 1'b0;
end

endmodule //Filter2D
