EESchema Schematic File Version 2  date Saturday, February 09, 2013 11:10:56 AM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 7 10
Title "Daisho Project Main Board"
Date "9 feb 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Wire Bus Line
	1500 1250 10400 1250
Wire Wire Line
	11200 5200 10500 5200
Wire Wire Line
	11200 4700 10500 4700
Wire Wire Line
	11200 4300 10500 4300
Wire Wire Line
	11200 3900 10500 3900
Wire Wire Line
	11200 3600 10500 3600
Wire Bus Line
	6100 1450 6100 5500
Wire Wire Line
	7300 8100 6600 8100
Wire Wire Line
	7300 7900 6600 7900
Wire Wire Line
	7300 7200 6600 7200
Wire Wire Line
	7300 5800 6600 5800
Wire Wire Line
	6200 5600 7300 5600
Wire Wire Line
	7300 5300 6600 5300
Wire Wire Line
	7300 5000 6600 5000
Wire Wire Line
	7300 4800 6600 4800
Wire Wire Line
	7300 4200 6600 4200
Wire Bus Line
	6300 1650 6300 7300
Wire Wire Line
	7300 3900 6600 3900
Wire Wire Line
	7300 3600 6600 3600
Wire Wire Line
	7300 3200 6600 3200
Wire Wire Line
	7300 3000 6600 3000
Wire Bus Line
	2800 8000 2800 1250
Wire Bus Line
	2400 6500 2400 1450
Wire Wire Line
	3600 3500 2200 3500
Wire Wire Line
	3600 3600 2200 3600
Wire Wire Line
	7300 8200 5900 8200
Wire Wire Line
	7300 8300 5900 8300
Wire Wire Line
	3600 3300 2700 3300
Wire Wire Line
	3600 6000 2700 6000
Wire Wire Line
	3600 7100 2700 7100
Wire Wire Line
	6400 3500 7300 3500
Wire Wire Line
	7300 4400 6400 4400
Wire Wire Line
	7300 7400 6400 7400
Wire Wire Line
	11200 2900 10300 2900
Wire Wire Line
	3600 2500 2500 2500
Wire Wire Line
	3600 2600 2900 2600
Wire Wire Line
	3600 3000 2900 3000
Wire Wire Line
	3600 3700 2900 3700
Wire Wire Line
	3600 3900 2900 3900
Wire Wire Line
	3600 4200 2900 4200
Wire Wire Line
	3600 4400 2900 4400
Wire Wire Line
	3600 4500 2900 4500
Wire Wire Line
	3600 4700 2900 4700
Wire Wire Line
	3600 4900 2500 4900
Wire Wire Line
	3600 5000 2900 5000
Wire Wire Line
	3600 5100 2900 5100
Wire Wire Line
	3600 5300 2900 5300
Wire Wire Line
	3600 5400 2900 5400
Wire Wire Line
	3600 5500 2900 5500
Wire Wire Line
	3600 5700 2900 5700
Wire Wire Line
	3600 6100 2900 6100
Wire Wire Line
	3600 6200 2900 6200
Wire Wire Line
	3600 6400 2900 6400
Wire Wire Line
	3600 6600 2500 6600
Wire Wire Line
	3600 6800 2900 6800
Wire Wire Line
	3600 7000 2900 7000
Wire Wire Line
	3600 7300 2900 7300
Wire Wire Line
	3600 7400 2900 7400
Wire Wire Line
	3600 7500 2900 7500
Wire Wire Line
	3600 7600 2900 7600
Wire Wire Line
	3600 7700 2900 7700
Wire Wire Line
	3600 7900 2900 7900
Wire Wire Line
	3600 8100 2900 8100
Wire Bus Line
	2600 1650 2600 7000
Wire Wire Line
	6200 2500 7300 2500
Wire Wire Line
	7300 3100 6600 3100
Wire Wire Line
	7300 3400 6600 3400
Wire Wire Line
	7300 3800 6600 3800
Wire Wire Line
	7300 4000 6600 4000
Wire Wire Line
	6200 4100 7300 4100
Wire Wire Line
	7300 4600 6600 4600
Wire Wire Line
	7300 4900 6600 4900
Wire Wire Line
	7300 5200 6600 5200
Wire Wire Line
	7300 5400 6600 5400
Wire Wire Line
	7300 5700 6600 5700
Wire Wire Line
	7300 6000 6600 6000
Wire Wire Line
	7300 7600 6600 7600
Wire Wire Line
	7300 8000 6600 8000
Wire Bus Line
	6500 1250 6500 8000
Wire Wire Line
	11200 2400 10100 2400
Wire Wire Line
	11200 3700 10500 3700
Wire Wire Line
	11200 4100 10500 4100
Wire Wire Line
	11200 4500 10500 4500
Wire Wire Line
	11200 4800 10500 4800
Wire Bus Line
	10000 2300 10000 1450
Wire Bus Line
	1500 1650 10200 1650
Wire Bus Line
	10200 1650 10200 2800
Wire Bus Line
	10400 1250 10400 5100
Wire Bus Line
	10000 1450 1500 1450
Entry Wire Line
	10400 3500 10500 3600
Entry Wire Line
	10400 3600 10500 3700
Entry Wire Line
	10400 3800 10500 3900
Entry Wire Line
	10400 4000 10500 4100
Entry Wire Line
	10400 4200 10500 4300
Entry Wire Line
	10400 4400 10500 4500
Entry Wire Line
	10400 4600 10500 4700
Entry Wire Line
	10400 4700 10500 4800
Entry Wire Line
	10400 5100 10500 5200
Text Label 10600 2400 0    60   ~ 0
DDR2_DM7
Entry Wire Line
	10000 2300 10100 2400
Text Label 6700 5600 0    60   ~ 0
DDR2_DM6
Text Label 6700 4100 0    60   ~ 0
DDR2_DM5
Entry Wire Line
	6500 8000 6600 8100
Entry Wire Line
	6500 7900 6600 8000
Entry Wire Line
	6500 7800 6600 7900
Entry Wire Line
	6500 7500 6600 7600
Entry Wire Line
	6500 7100 6600 7200
Entry Wire Line
	6500 5900 6600 6000
Entry Wire Line
	6500 5700 6600 5800
Entry Wire Line
	6100 5500 6200 5600
Entry Wire Line
	6500 5600 6600 5700
Entry Wire Line
	6500 5300 6600 5400
Entry Wire Line
	6500 5200 6600 5300
Entry Wire Line
	6500 5100 6600 5200
Entry Wire Line
	6500 4900 6600 5000
Entry Wire Line
	6500 4800 6600 4900
Entry Wire Line
	6500 4700 6600 4800
Entry Wire Line
	6500 4500 6600 4600
Entry Wire Line
	6100 4000 6200 4100
Entry Wire Line
	6500 4100 6600 4200
Text Label 6700 2500 0    60   ~ 0
DDR2_DM4
Entry Wire Line
	6100 2400 6200 2500
Entry Wire Line
	6500 3900 6600 4000
Entry Wire Line
	6500 3800 6600 3900
Entry Wire Line
	6500 3700 6600 3800
Entry Wire Line
	6500 3500 6600 3600
Entry Wire Line
	6500 3300 6600 3400
Entry Wire Line
	6500 3100 6600 3200
Entry Wire Line
	6500 3000 6600 3100
Entry Wire Line
	6500 2900 6600 3000
Text HLabel 1500 1250 0    60   BiDi ~ 0
DDR2_DQ[63..0]
Text HLabel 1500 1650 0    60   BiDi ~ 0
DDR2_DQS[7..0]
Text HLabel 1500 1450 0    60   Output ~ 0
DDR2_DM[7..0]
Text HLabel 2200 3600 0    60   Output ~ 0
DDR2_CK#0
Text HLabel 2200 3500 0    60   Output ~ 0
DDR2_CK0
Text HLabel 5900 8300 0    60   Output ~ 0
DDR2_CK#1
Text HLabel 5900 8200 0    60   Output ~ 0
DDR2_CK1
Entry Wire Line
	6300 7300 6400 7400
Entry Wire Line
	10200 2800 10300 2900
$Comp
L EP4CE30F29 U1
U 3 1 51009C9D
P 4500 1900
F 0 "U1" H 4500 1950 60  0000 C CNN
F 1 "EP4CE30F29" H 4550 1850 60  0000 C CNN
	3    4500 1900
	1    0    0    -1  
$EndComp
$Comp
L EP4CE30F29 U1
U 4 1 51009CAC
P 8200 1900
F 0 "U1" H 8200 1950 60  0000 C CNN
F 1 "EP4CE30F29" H 8250 1850 60  0000 C CNN
	4    8200 1900
	1    0    0    -1  
$EndComp
$Comp
L EP4CE30F29 U1
U 5 1 51009CBB
P 12100 1900
F 0 "U1" H 12100 1950 60  0000 C CNN
F 1 "EP4CE30F29" H 12150 1850 60  0000 C CNN
	5    12100 1900
	1    0    0    -1  
$EndComp
Text Label 3000 3300 0    60   ~ 0
DDR2_DQS1
Text Label 3000 3500 0    60   ~ 0
DDR2_CK0
Text Label 3000 3600 0    60   ~ 0
DDR2_CK#0
Text Label 3000 6000 0    60   ~ 0
DDR2_DQS2
Text Label 3000 7100 0    60   ~ 0
DDR2_DQS3
Text Label 6700 8200 0    60   ~ 0
DDR2_CK1
Text Label 6700 8300 0    60   ~ 0
DDR2_CK#1
Text Label 6700 3500 0    60   ~ 0
DDR2_DQS4
Text Label 6700 4400 0    60   ~ 0
DDR2_DQS5
Text Label 6700 7400 0    60   ~ 0
DDR2_DQS6
Text Label 10600 2900 0    60   ~ 0
DDR2_DQS7
Entry Wire Line
	2600 7000 2700 7100
Entry Wire Line
	2600 5900 2700 6000
Entry Wire Line
	2600 3200 2700 3300
Entry Wire Line
	6300 3400 6400 3500
Entry Wire Line
	6300 4300 6400 4400
Entry Wire Line
	2800 2500 2900 2600
Entry Wire Line
	2800 2900 2900 3000
Entry Wire Line
	2800 3600 2900 3700
Entry Wire Line
	2800 3800 2900 3900
Entry Wire Line
	2800 4100 2900 4200
Entry Wire Line
	2800 4300 2900 4400
Entry Wire Line
	2800 4400 2900 4500
Entry Wire Line
	2800 4600 2900 4700
Text Label 3000 2500 0    60   ~ 0
DDR2_DM1
Entry Wire Line
	2400 2400 2500 2500
Entry Wire Line
	2400 4800 2500 4900
Entry Wire Line
	2800 4900 2900 5000
Entry Wire Line
	2800 5000 2900 5100
Entry Wire Line
	2800 5200 2900 5300
Entry Wire Line
	2800 5300 2900 5400
Entry Wire Line
	2800 5400 2900 5500
Entry Wire Line
	2800 5600 2900 5700
Entry Wire Line
	2800 6000 2900 6100
Entry Wire Line
	2800 6100 2900 6200
Entry Wire Line
	2800 6300 2900 6400
Entry Wire Line
	2800 6700 2900 6800
Entry Wire Line
	2800 6900 2900 7000
Entry Wire Line
	2800 7200 2900 7300
Entry Wire Line
	2800 7300 2900 7400
Entry Wire Line
	2800 7400 2900 7500
Entry Wire Line
	2800 7500 2900 7600
Entry Wire Line
	2800 7600 2900 7700
Entry Wire Line
	2800 7800 2900 7900
Entry Wire Line
	2800 8000 2900 8100
Entry Wire Line
	2400 6500 2500 6600
Text Label 3000 4900 0    60   ~ 0
DDR2_DM2
Text Label 3000 6600 0    60   ~ 0
DDR2_DM3
$EndSCHEMATC
