help	help
SIG:CLK_EXT:COUNT	external clock count
SIG:CLK_EXT:FREQ	external clock frequency
SIG:CLK_MB:COUNT	MB clock count
SIG:CLK_MB:FREQ	MB clock frequency
SIG:CLK_S1:COUNT	site 1 clock count
SIG:CLK_S1:FREQ	site 1 clock frequency
SIG:CLK_S2:COUNT	site 2 clock count
SIG:CLK_S2:FREQ	site 2 clock frequency
SIG:CLK_S3:COUNT	site 3 clock count
SIG:CLK_S3:FREQ	site 3 clock frequency
SIG:CLK_S4:COUNT	site 4 clock count
SIG:CLK_S4:FREQ	site 4 clock frequency
SIG:CLK_S5:COUNT	site 5 clock count
SIG:CLK_S5:FREQ	site 5 clock frequency
SIG:CLK_S6:COUNT	site 6 clock count
SIG:CLK_S6:FREQ	site 6 clock frequency
SIG:EVT_EXT:COUNT	external event count
SIG:EVT_EXT:FREQ	external event frequency
SIG:EVT_MB:COUNT	not used
SIG:EVT_MB:FREQ	not used
SIG:EVT_S1:COUNT	site 1 event count
SIG:EVT_S1:FREQ	site 1 event frequency
SIG:EVT_S2:COUNT	site 2 event count
SIG:EVT_S2:FREQ	site 2 event frequency
SIG:EVT_S3:COUNT	site 3 event count
SIG:EVT_S3:FREQ	site 3 event frequency
SIG:EVT_S4:COUNT	site 4 event count
SIG:EVT_S4:FREQ	site 4 event frequency
SIG:EVT_S5:COUNT	site 5 event count
SIG:EVT_S5:FREQ	site 5 event frequency
SIG:EVT_S6:COUNT	site 6 event count
SIG:EVT_S6:FREQ	site 6 event frequency
SIG:SYN_EXT:COUNT	external sync count
SIG:SYN_EXT:FREQ	external sync frequency
SIG:SYN_MB:COUNT	not used
SIG:SYN_MB:FREQ	not used
SIG:SYN_S1:COUNT	site 1 sync count
SIG:SYN_S1:FREQ	site 1 sync frequency
SIG:SYN_S2:COUNT	site 2 sync count
SIG:SYN_S2:FREQ	site 2 sync frequency
SIG:SYN_S3:COUNT	site 3 sync count
SIG:SYN_S3:FREQ	site 3 sync frequency
SIG:SYN_S4:COUNT	site 4 sync count
SIG:SYN_S4:FREQ	site 4 sync frequency
SIG:SYN_S5:COUNT	site 5 sync count
SIG:SYN_S5:FREQ	site 5 sync frequency
SIG:SYN_S6:COUNT	site 6 sync count
SIG:SYN_S6:FREQ	site 5 sync frequency
SIG:TRG_EXT:COUNT	external trig count
SIG:TRG_EXT:FREQ	external trig frequency
SIG:TRG_MB:COUNT	not used
SIG:TRG_MB:FREQ	not used
SIG:TRG_S1:COUNT	site 1 trig count
SIG:TRG_S1:FREQ	site 1 trig frequency
SIG:TRG_S2:COUNT	site 2 trig count
SIG:TRG_S2:FREQ	site 2 trig frequency
SIG:TRG_S3:COUNT	site 3 trig count
SIG:TRG_S3:FREQ	site 3 trig frequency
SIG:TRG_S4:COUNT	site 4 trig count
SIG:TRG_S4:FREQ	site 4 trig frequency
SIG:TRG_S5:COUNT	site 5 trig count
SIG:TRG_S5:FREQ	site 5 trig frequency
SIG:TRG_S6:COUNT	site 6 trig count
SIG:TRG_S6:FREQ	site 6 trig frequency
autocap	[on|off] control autocapture
fpmux	[fpclk|xclk] control clock source
help
help2
mb_clk	[FINKHz FOUTKHz]	set mb_clk frequency 
run0 [site1,[site2..]]	aggregate from sites
aggregator	displays aggregator state, do not set
data_engine_[0123]	displays data engine state, do not set
soft_trigger		execute a soft trigger
gpg_clk EXT,dx,RISING	configure Gate Pulse Generator clock source
gpg_enable [0|1]	enable GPG
gpg_mode {0,1,2}	set GPG mode One Shot | Loop | Loop/Wait
gpg_sync EXT,dx,RISING  configure GPG sync with (sample) clock source
gpg_top	query gpg top address
gpg_trg EXT,dx,RISING	configure GPG start trigger source

sync_out_src_sync	V:{0,2,3} set HDMI output, V:{DO,SIG,TRG}
sync_out_src_trg	V:{0,2,3} set HDMI output, V:{DO,SIG,TRG}
sync_out_src_gpio	V:{0,2,3} set HDMI output, V:{DO,SIG,TRG}
sync_out_src_clk	V:{0,2,3} set HDMI output, V:{DO,SIG,TRG}
sync_out_src_sync_dx	{0..7} set HDMI output source line
sync_out_src_trg_dx	{0..7} set HDMI output source line
sync_out_src_gpio_dx	{0..7} set HDMI output source line
sync_out_src_clk_rx	{0..7} set HDMI output source line

evt_src_d0	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d1	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d2	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d3	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d4	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d5	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d6	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}
evt_src_d7	V:{0,1,2,3} set Event Bus Source V:{TRG,GPG,HDMI IN, CELF}

sig_src_route_sync_d0	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}
sig_src_route_sync_d1	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}
sig_src_route_trg_d0	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}
sig_src_route_trg_d1	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}
sig_src_route_clk_d0	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}
sig_src_route_clk_d1	V:{0,1,2} set Signal Source routing V:{Ext,HDMI,CELF}

spad	[EN[,LEN,DIX]] scratchpad EN:{0,1:8 entry, 2:frame}, DIX:{0,1:DI4,2:DI32}
spad0	[0x12345678] scratchpad 0 entry (sample count: do not set)
spad1	[0x12345678] scratchpad 1 entry
spad2	[0x12345678] scratchpad 2 entry
spad3	[0x12345678] scratchpad 3 entry
spad4	[0x12345678] scratchpad 4 entry
spad5	[0x12345678] scratchpad 5 entry
spad6	[0x12345678] scratchpad 6 entry
spad7	[0x12345678] scratchpad 7 entry