

================================================================
== Vivado HLS Report for 'readData'
================================================================
* Date:           Thu Aug 16 00:37:05 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccommmod
* Solution:       iiccommmod
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%iic2_addr = getelementptr i32* %iic2, i64 268436546"
ST_1 : Operation 23 [7/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 24 [6/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 25 [5/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 26 [4/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 27 [3/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 28 [2/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 29 [1/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 30 [1/1] (3.50ns)   --->   "%iic2_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 2.12ns
ST_9 : Operation 31 [7/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.12ns
ST_10 : Operation 32 [6/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.12ns
ST_11 : Operation 33 [5/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.12ns
ST_12 : Operation 34 [4/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.12ns
ST_13 : Operation 35 [3/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.12ns
ST_14 : Operation 36 [2/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.50ns
ST_15 : Operation 37 [1/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 38 [1/1] (3.50ns)   --->   "%iic2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 39 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic2_addr, i32 %tmp_3, i4 -1)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 40 [5/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 41 [4/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 42 [3/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 43 [2/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_21 : Operation 45 [1/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [iiccommmod.cpp:146]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic2_addr') [3]  (0 ns)
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:125) [4]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus read on port 'iic2' (iiccommmod.cpp:125) [5]  (3.5 ns)

 <State 9>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 10>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 11>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 12>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 13>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 14>: 2.12ns
The critical path consists of the following:
	'mul' operation ('tmp_3', iiccommmod.cpp:138) [6]  (2.12 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic2' (iiccommmod.cpp:138) [7]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	bus write on port 'iic2' (iiccommmod.cpp:138) [8]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic2' (iiccommmod.cpp:138) [9]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic2' (iiccommmod.cpp:138) [9]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic2' (iiccommmod.cpp:138) [9]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic2' (iiccommmod.cpp:138) [9]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic2' (iiccommmod.cpp:138) [9]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
