Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 5229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 6229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 7229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 8229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 9229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 10229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 11229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 12229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 13229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 14229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 15229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 16229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 17229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 18229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 19229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 20229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 21229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 22229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 23229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 24229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 25229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 26229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 27229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 28229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 29229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 30229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 31229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 32229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 33229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 34229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 35229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 36229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 37229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 38229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 39229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 40229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 41229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 42229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 43229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 44229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 45229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 46229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 47229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 48229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 49229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 50229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 51229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 52229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 53229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 54229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 55229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 56229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 57229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 58229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 59229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 60229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 61229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 62229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 63229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 64229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 65229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 66229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 67229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 68229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 69229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 70229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 71229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 72229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 73229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 74229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 75229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 76229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 77229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 78229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 79229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 80229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 81229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 82229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 83229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 84229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 85229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 86229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 87229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 88229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 89229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 90229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 91229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 92229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 93229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 94229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 95229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 96229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 97229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 98229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 99229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 100229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 101229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 102229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[185].cmp_FDR_2/TChk153_6701 at time 102243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[204].cmp_FDR_2/TChk153_6701 at time 102260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[207].cmp_FDR_2/TChk153_6701 at time 102272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[205].cmp_FDR_2/TChk153_6701 at time 102279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[169].cmp_FDR_2/TChk153_6701 at time 102285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[159].cmp_FDR_2/TChk153_6701 at time 102294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[202].cmp_FDR_2/TChk153_6701 at time 102302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[213].cmp_FDR_2/TChk153_6701 at time 102304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[160].cmp_FDR_2/TChk153_6701 at time 102307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[132].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[168].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[117].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[197].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[112].cmp_FDR_2/TChk153_6701 at time 102343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[219].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[104].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[94].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[97].cmp_FDR_2/TChk153_6701 at time 102366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[218].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[114].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[109].cmp_FDR_2/TChk153_6701 at time 102382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[221].cmp_FDR_2/TChk153_6701 at time 102387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[107].cmp_FDR_2/TChk153_6701 at time 102401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[122].cmp_FDR_2/TChk153_6701 at time 102403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[105].cmp_FDR_2/TChk153_6701 at time 102412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[103].cmp_FDR_2/TChk153_6701 at time 102425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[125].cmp_FDR_2/TChk153_6701 at time 102430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[244].cmp_FDR_2/TChk153_6701 at time 102433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[137].cmp_FDR_2/TChk153_6701 at time 102445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[138].cmp_FDR_2/TChk153_6701 at time 102454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[115].cmp_FDR_2/TChk153_6701 at time 102459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[102].cmp_FDR_2/TChk153_6701 at time 102462 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[126].cmp_FDR_2/TChk153_6701 at time 102463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[129].cmp_FDR_2/TChk153_6701 at time 102467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[130].cmp_FDR_2/TChk153_6701 at time 102468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[134].cmp_FDR_2/TChk153_6701 at time 102514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[133].cmp_FDR_2/TChk153_6701 at time 102520 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[135].cmp_FDR_2/TChk153_6701 at time 102531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[264].cmp_FDR_2/TChk153_6701 at time 102568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 103229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 104229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[435].cmp_FDR_2/TChk153_6701 at time 104256 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[402].cmp_FDR_2/TChk153_6701 at time 104259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[409].cmp_FDR_2/TChk153_6701 at time 104268 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[381].cmp_FDR_2/TChk153_6701 at time 104282 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[471].cmp_FDR_2/TChk153_6701 at time 104341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[442].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[412].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[425].cmp_FDR_2/TChk153_6701 at time 104357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[428].cmp_FDR_2/TChk153_6701 at time 104380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[438].cmp_FDR_2/TChk153_6701 at time 104401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[476].cmp_FDR_2/TChk153_6701 at time 104406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[443].cmp_FDR_2/TChk153_6701 at time 104411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[408].cmp_FDR_2/TChk153_6701 at time 104432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[456].cmp_FDR_2/TChk153_6701 at time 104470 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 105229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 106229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 106417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 107229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 108229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108389 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108394 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108422 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108443 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108446 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108450 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108450 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108471 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108485 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108496 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108511 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108519 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108519 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108522 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108553 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 109229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 110229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110423 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110428 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110428 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110429 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110438 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110440 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110440 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110441 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110442 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110457 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110467 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110480 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110489 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110530 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110542 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110546 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110548 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110561 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 111229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 112229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112368 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112370 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112411 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[8]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112413 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112422 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112436 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112439 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112449 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112452 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112453 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112466 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112468 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112472 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112498 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112499 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112499 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112500 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112507 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112508 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112516 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112517 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112524 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112533 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112537 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112545 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112548 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112553 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 113229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 114229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114396 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114444 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114466 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114490 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 114509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114536 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114537 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114540 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114557 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114562 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114565 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 115229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 116229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 116495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 116507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 116509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116540 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 117229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 118229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 119229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 120229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 121229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 122229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 123229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 124229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 125229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 126229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 127229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 128229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 129229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 130229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 131229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 132229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 133229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 134229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 135229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 136229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 137229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 138229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 139229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 140229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 141229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 142229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 143229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 144229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 145229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 146229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 147229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 148229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 149229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 150229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 151229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 152229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 153229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 154229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 155229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 156229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 157229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 158229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 159229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 160229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 161229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 162229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 163229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 164229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 165229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 166229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 167229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 168229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 169229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 170229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 171229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 172229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 173229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 174229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 175229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 176229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 177229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 178229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 179229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 180229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 181229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 182229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 183229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 184229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 185229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 186229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 187229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 188229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 189229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 190229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 191229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 192229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 193229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 194229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 195229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 196229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 197229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 198229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 199229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 200229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 201229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 202229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 203229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 204229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 205229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 206229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 207229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 208229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 209229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 210229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 211229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 212229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 213229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 214229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 215229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 216229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 217229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 218229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 219229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 220229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 221229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 222229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 223229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 224229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 225229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 226229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 227229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 228229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 229229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 230229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 231229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 232229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 233229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 234229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 235229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 236229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 237229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 238229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 239229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 240229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 241229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 242229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 243229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 244229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 245229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 246229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 247229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 248229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 249229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 250229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 251229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 252229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 253229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 254229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 255229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 256229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 257229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 258229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 259229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 260229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 261229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 262229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 263229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 264229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 265229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 266229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 267229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 268229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 269229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 270229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 271229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 272229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 273229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 274229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 275229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 276229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 277229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 278229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 279229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 280229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 281229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 282229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 283229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 284229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 285229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 286229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 287229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 288229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 289229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 290229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 291229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 292229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 293229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 294229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 295229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 296229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 297229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 298229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 299229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 300229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 301229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 302229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 303229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 304229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 305229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 306229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 307229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 308229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 309229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 310229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 311229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 312229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 313229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 314229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 315229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 316229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 317229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 318229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 319229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 320229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 321229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 322229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 323229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 324229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 325229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 326229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 327229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 328229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 329229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 330229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 331229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 332229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 333229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 334229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 335229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 336229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 337229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 338229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 339229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 340229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 341229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 342229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 343229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 344229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 345229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 346229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 347229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 348229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 349229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 350229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 351229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 352229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 353229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 354229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 355229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 356229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 357229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 358229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 359229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 360229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 361229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 362229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 363229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 364229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 365229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 366229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 367229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 368229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 369229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 370229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 371229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 372229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 373229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 374229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 375229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 376229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 377229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 378229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 379229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 380229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 381229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 382229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 383229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 384229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 385229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 386229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 387229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 388229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 389229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 390229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 391229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 392229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 393229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 394229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 395229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 396229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 397229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 398229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 399229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 400229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 401229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 402229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 403229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 404229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 405229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 406229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 407229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 408229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 409229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 410229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 411229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 412229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 413229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 414229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 415229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 416229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 417229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 418229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 419229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 420229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 421229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 422229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 423229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 424229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 425229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 426229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 427229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 428229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 429229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 430229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 431229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 432229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 433229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 434229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 435229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 436229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 437229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 438229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 439229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 440229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 441229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 442229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 443229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 444229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 445229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 446229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 447229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 448229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 449229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 450229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 451229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 452229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 453229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 454229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 455229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 456229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 457229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 458229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 459229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 460229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 461229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 462229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 463229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 464229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 465229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 466229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 467229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 468229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 469229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 470229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 471229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 472229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 473229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 474229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 475229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 476229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 477229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 478229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 479229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 480229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 481229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 482229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 483229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 484229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 485229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 486229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 487229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 488229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 489229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 490229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 491229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 492229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 493229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 494229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 495229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 496229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 497229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 498229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 499229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 500229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 501229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 502229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 503229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 504229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 505229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 506229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 507229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 508229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 509229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 510229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 511229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 512229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 513229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 514229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 515229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 516229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 517229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 518229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 519229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 520229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 521229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 522229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 523229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 524229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 525229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 526229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 527229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 528229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 529229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 530229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 531229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 532229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 533229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 534229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 535229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 536229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 537229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 538229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 539229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 540229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 541229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 542229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 543229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 544229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 545229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 546229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 547229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 548229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 549229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 550229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 551229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 552229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 553229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 554229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 555229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 556229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 557229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 558229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 559229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 560229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 561229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 562229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 563229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 564229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 565229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 566229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 567229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 568229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 569229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 570229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 571229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 572229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 573229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 574229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 575229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 576229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 577229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 578229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 579229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 580229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 581229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 582229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 583229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 584229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 585229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 586229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 587229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 588229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 589229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 590229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 591229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 592229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 593229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 594229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 595229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 596229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 597229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 598229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 599229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 600229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 601229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 602229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 603229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 604229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 605229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 606229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 607229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 608229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 609229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 610229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 611229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 612229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 613229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 614229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 615229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 616229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 617229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 618229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 619229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 620229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 621229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 622229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 623229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 624229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 625229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 626229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 627229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 628229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 629229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 630229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 631229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 632229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 633229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 634229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 635229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 636229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 637229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 638229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 639229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 640229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 641229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 642229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 643229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 644229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 645229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 646229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 647229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 648229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 649229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 650229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 651229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 652229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 653229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 654229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 655229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 656229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 657229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 658229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 659229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 660229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 661229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 662229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 663229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 664229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 665229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 666229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 667229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 668229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 669229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 670229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 671229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 672229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 673229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 674229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 675229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 676229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 677229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 678229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 679229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 680229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 681229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 682229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 683229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 684229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 685229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 686229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 687229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 688229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 689229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 690229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 691229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 692229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 693229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 694229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 695229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 696229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 697229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 698229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 699229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 700229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 701229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 702229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 703229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 704229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 705229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 706229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 707229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 708229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 709229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 710229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 711229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 712229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 713229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 714229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 715229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 716229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 717229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 718229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 719229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 720229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 721229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 722229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 723229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 724229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 725229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 726229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 727229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 728229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 729229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 730229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 731229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 732229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 733229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 734229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 735229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 736229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 737229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 738229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 739229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 740229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 741229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 742229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 743229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 744229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 745229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 746229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 747229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 748229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 749229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 750229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 751229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 752229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 753229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 754229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 755229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 756229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 757229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 758229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 759229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 760229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 761229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 762229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 763229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 764229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 765229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 766229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 767229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 768229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 769229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 770229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 771229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 772229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 773229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 774229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 775229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 776229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 777229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 778229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 779229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 780229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 781229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 782229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 783229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 784229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 785229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 786229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 787229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 788229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 789229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 790229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 791229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 792229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 793229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 794229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 795229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 796229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 797229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 798229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 799229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 800229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 801229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 802229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 803229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 804229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 805229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 806229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 807229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 808229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 809229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 810229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 811229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 812229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 813229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 814229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 815229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 816229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 817229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 818229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 819229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 820229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 821229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 822229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 823229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 824229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 825229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 826229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 827229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 828229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 829229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 830229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 831229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 832229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 833229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 834229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 835229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 836229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 837229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 838229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 839229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 840229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 841229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 842229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 843229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 844229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 845229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 846229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 847229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 848229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 849229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 850229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 851229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 852229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 853229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 854229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 855229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 856229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 857229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 858229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 859229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 860229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 861229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 862229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 863229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 864229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 865229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 866229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 867229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 868229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 869229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 870229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 871229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 872229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 873229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 874229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 875229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 876229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 877229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 878229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 879229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 880229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 881229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 882229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 883229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 884229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 885229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 886229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 887229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 888229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 889229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 890229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 891229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 892229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 893229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 894229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 895229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 896229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 897229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 898229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 899229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 900229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 901229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 902229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 903229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 904229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 905229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 906229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 907229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 908229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 909229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 910229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 911229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 912229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 913229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 914229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 915229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 916229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 917229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 918229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 919229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 920229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 921229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 922229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 923229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 924229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 925229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 926229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 927229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 928229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 929229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 930229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 931229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 932229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 933229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 934229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 935229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 936229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 937229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 938229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 939229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 940229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 941229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 942229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 943229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 944229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 945229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 946229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 947229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 948229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 949229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 950229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 951229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 952229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 953229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 954229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 955229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 956229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 957229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 958229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 959229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 960229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 961229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 962229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 963229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 964229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 965229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 966229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 967229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 968229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 969229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 970229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 971229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 972229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 973229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 974229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 975229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 976229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 977229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 978229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 979229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 980229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 981229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 982229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 983229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 984229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 985229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 986229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 987229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 988229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 989229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 990229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 991229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 992229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 993229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 994229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 995229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 996229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 997229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 998229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 999229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 5229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 6229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 7229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 8229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 9229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 10229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 11229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 12229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 13229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 14229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 15229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 16229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 17229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 18229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 19229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 20229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 21229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 22229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 23229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 24229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 25229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 26229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 27229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 28229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 29229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 30229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 31229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 32229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 33229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 34229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 35229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 36229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 37229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 38229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 39229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 40229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 41229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 42229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 43229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 44229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 45229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 46229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 47229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 48229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 49229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 50229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 51229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 52229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 53229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 54229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 55229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 56229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 57229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 58229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 59229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 60229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 61229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 62229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 63229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 64229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 65229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 66229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 67229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 68229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 69229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 70229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 71229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 72229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 73229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 74229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 75229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 76229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 77229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 78229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 79229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 80229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 81229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 82229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 83229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 84229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 85229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 86229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 87229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 88229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 89229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 90229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 91229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 92229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 93229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 94229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 95229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 96229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 97229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 98229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 99229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 100229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 101229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 102229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[185].cmp_FDR_2/TChk153_6701 at time 102243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[204].cmp_FDR_2/TChk153_6701 at time 102260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[207].cmp_FDR_2/TChk153_6701 at time 102272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[205].cmp_FDR_2/TChk153_6701 at time 102279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[169].cmp_FDR_2/TChk153_6701 at time 102285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[159].cmp_FDR_2/TChk153_6701 at time 102294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[202].cmp_FDR_2/TChk153_6701 at time 102302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[213].cmp_FDR_2/TChk153_6701 at time 102304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[160].cmp_FDR_2/TChk153_6701 at time 102307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[132].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[168].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[117].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[197].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[112].cmp_FDR_2/TChk153_6701 at time 102343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[219].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[104].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[94].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[97].cmp_FDR_2/TChk153_6701 at time 102366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[218].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[114].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[109].cmp_FDR_2/TChk153_6701 at time 102382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[221].cmp_FDR_2/TChk153_6701 at time 102387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[107].cmp_FDR_2/TChk153_6701 at time 102401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[122].cmp_FDR_2/TChk153_6701 at time 102403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[105].cmp_FDR_2/TChk153_6701 at time 102412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[103].cmp_FDR_2/TChk153_6701 at time 102425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[125].cmp_FDR_2/TChk153_6701 at time 102430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[244].cmp_FDR_2/TChk153_6701 at time 102433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[137].cmp_FDR_2/TChk153_6701 at time 102445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[138].cmp_FDR_2/TChk153_6701 at time 102454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[115].cmp_FDR_2/TChk153_6701 at time 102459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[102].cmp_FDR_2/TChk153_6701 at time 102462 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[126].cmp_FDR_2/TChk153_6701 at time 102463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[129].cmp_FDR_2/TChk153_6701 at time 102467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[130].cmp_FDR_2/TChk153_6701 at time 102468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[134].cmp_FDR_2/TChk153_6701 at time 102514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[133].cmp_FDR_2/TChk153_6701 at time 102520 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[135].cmp_FDR_2/TChk153_6701 at time 102531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[264].cmp_FDR_2/TChk153_6701 at time 102568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 103229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 104229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[435].cmp_FDR_2/TChk153_6701 at time 104256 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[402].cmp_FDR_2/TChk153_6701 at time 104259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[409].cmp_FDR_2/TChk153_6701 at time 104268 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[381].cmp_FDR_2/TChk153_6701 at time 104282 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[471].cmp_FDR_2/TChk153_6701 at time 104341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[442].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[412].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[425].cmp_FDR_2/TChk153_6701 at time 104357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[428].cmp_FDR_2/TChk153_6701 at time 104380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[438].cmp_FDR_2/TChk153_6701 at time 104401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[476].cmp_FDR_2/TChk153_6701 at time 104406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[443].cmp_FDR_2/TChk153_6701 at time 104411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[408].cmp_FDR_2/TChk153_6701 at time 104432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[456].cmp_FDR_2/TChk153_6701 at time 104470 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 105229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 106229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 106417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 107229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 108229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108389 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108394 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108422 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108443 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108446 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108450 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108450 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108471 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108485 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108496 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108511 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108519 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108519 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108522 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108553 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 109229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 110229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110423 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110428 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110428 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110429 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110438 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110440 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110440 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110441 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110442 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110457 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110467 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110480 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110489 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110530 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110542 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110546 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110548 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110561 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 111229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 112229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112368 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112370 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112411 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[8]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112413 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112422 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112436 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112439 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112449 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112452 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112453 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112466 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112468 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112472 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112498 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112499 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112499 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112500 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112507 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112508 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112516 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112517 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112524 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112533 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112537 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112545 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112548 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112553 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 113229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 114229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114396 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114444 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114466 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114490 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 114509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114536 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114537 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114540 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114557 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114562 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114565 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 115229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 116229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 116495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 116507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 116509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116540 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 117229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 118229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 119229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 5229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 6229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 7229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 8229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 9229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 10229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 11229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 12229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 13229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 14229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 15229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 16229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 17229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 18229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 19229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 20229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 21229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 22229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 23229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 24229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 25229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 26229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 27229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 28229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 29229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 30229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 31229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 32229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 33229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 34229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 35229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 36229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 37229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 38229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 39229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 40229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 41229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 42229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 43229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 44229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 45229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 46229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 47229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 48229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 49229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 50229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 51229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 52229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 53229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 54229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 55229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 56229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 57229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 58229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 59229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 60229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 61229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 62229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 63229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 64229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 65229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 66229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 67229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 68229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 69229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 70229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 71229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 72229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 73229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 74229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 75229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 76229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 77229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 78229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 79229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 80229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 81229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 82229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 83229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 84229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 85229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 86229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 87229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 88229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 89229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 90229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 91229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 92229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 93229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 94229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 95229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 96229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 97229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 98229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 99229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 100229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 101229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 102229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[185].cmp_FDR_2/TChk153_6701 at time 102243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[204].cmp_FDR_2/TChk153_6701 at time 102260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[207].cmp_FDR_2/TChk153_6701 at time 102272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[205].cmp_FDR_2/TChk153_6701 at time 102279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[169].cmp_FDR_2/TChk153_6701 at time 102285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[159].cmp_FDR_2/TChk153_6701 at time 102294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[202].cmp_FDR_2/TChk153_6701 at time 102302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[213].cmp_FDR_2/TChk153_6701 at time 102304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[160].cmp_FDR_2/TChk153_6701 at time 102307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[132].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[168].cmp_FDR_2/TChk153_6701 at time 102308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[117].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[197].cmp_FDR_2/TChk153_6701 at time 102332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[112].cmp_FDR_2/TChk153_6701 at time 102343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[219].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[104].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[94].cmp_FDR_2/TChk153_6701 at time 102355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[97].cmp_FDR_2/TChk153_6701 at time 102366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[218].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[114].cmp_FDR_2/TChk153_6701 at time 102371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[109].cmp_FDR_2/TChk153_6701 at time 102382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[221].cmp_FDR_2/TChk153_6701 at time 102387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[107].cmp_FDR_2/TChk153_6701 at time 102401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[122].cmp_FDR_2/TChk153_6701 at time 102403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[105].cmp_FDR_2/TChk153_6701 at time 102412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[103].cmp_FDR_2/TChk153_6701 at time 102425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[125].cmp_FDR_2/TChk153_6701 at time 102430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[244].cmp_FDR_2/TChk153_6701 at time 102433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[137].cmp_FDR_2/TChk153_6701 at time 102445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[138].cmp_FDR_2/TChk153_6701 at time 102454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[115].cmp_FDR_2/TChk153_6701 at time 102459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[102].cmp_FDR_2/TChk153_6701 at time 102462 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[126].cmp_FDR_2/TChk153_6701 at time 102463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[129].cmp_FDR_2/TChk153_6701 at time 102467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[130].cmp_FDR_2/TChk153_6701 at time 102468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[134].cmp_FDR_2/TChk153_6701 at time 102514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[133].cmp_FDR_2/TChk153_6701 at time 102520 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[135].cmp_FDR_2/TChk153_6701 at time 102531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[264].cmp_FDR_2/TChk153_6701 at time 102568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 103229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 104229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[435].cmp_FDR_2/TChk153_6701 at time 104256 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[402].cmp_FDR_2/TChk153_6701 at time 104259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[409].cmp_FDR_2/TChk153_6701 at time 104268 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[381].cmp_FDR_2/TChk153_6701 at time 104282 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[471].cmp_FDR_2/TChk153_6701 at time 104341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[442].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[412].cmp_FDR_2/TChk153_6701 at time 104346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[425].cmp_FDR_2/TChk153_6701 at time 104357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[428].cmp_FDR_2/TChk153_6701 at time 104380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[438].cmp_FDR_2/TChk153_6701 at time 104401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[476].cmp_FDR_2/TChk153_6701 at time 104406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[443].cmp_FDR_2/TChk153_6701 at time 104411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[408].cmp_FDR_2/TChk153_6701 at time 104432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/delayline/g_fd[456].cmp_FDR_2/TChk153_6701 at time 104470 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 105229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 106229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 106417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 107229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 108229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108389 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108394 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108422 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108443 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108446 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108450 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108450 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108451 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108459 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108471 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108485 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108496 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108511 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108519 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 108519 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108522 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 108527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 108550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 108553 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 108555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 108557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 108560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 108564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 109229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 110229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110412 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110423 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110428 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110428 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110429 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110429 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110438 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110439 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110440 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110440 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110441 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110441 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110442 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 110445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110447 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110449 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110452 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 110455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110457 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 110457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 110463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110467 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110467 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110471 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110480 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110489 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110530 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 110538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110542 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110546 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 110546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 110548 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 110549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 110557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 110561 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 110563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 110564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 110564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 111229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 112229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112368 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112370 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112387 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112395 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112398 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112398 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112411 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112412 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[8]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112413 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112422 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112436 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112439 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112446 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112448 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112449 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112452 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112453 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112453 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112460 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112463 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112463 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112464 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112464 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112466 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112468 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112472 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 112474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk153_6701 at time 112476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 112477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[0]/TChk150_6698 at time 112479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112480 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112498 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112499 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112499 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112500 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112500 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112504 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112504 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112507 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112508 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112512 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112513 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112516 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112517 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112524 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112526 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112533 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112533 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112534 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112534 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112537 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112538 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112544 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112545 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112548 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 112551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 112552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112553 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 112555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 112558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 112560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 112560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 112563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 113229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 114229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114396 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114411 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114413 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114444 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114466 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114474 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114487 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114490 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 114509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114514 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[1]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 114536 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114537 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114540 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114541 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114544 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114552 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 114554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk153_6701 at time 114554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 114557 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[7]/TChk150_6698 at time 114557 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk150_6698 at time 114558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 114560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[2]/TChk153_6701 at time 114560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 114562 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[5]/TChk150_6698 at time 114565 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 115229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 116229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk150_6698 at time 116403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk150_6698 at time 116495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[4]/TChk153_6701 at time 116507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[6]/TChk153_6701 at time 116509 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_delayline_tb/DUT/thecount_reg[3]/TChk153_6701 at time 116540 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 117229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk57_61430 at time 118229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tdc_delayline_tb/DUT/mclk_IBUF_BUFG_inst/TChk56_61429 at time 119229 ps $period (negedge I,(0:0:0),notifier) 
