{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585507925185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585507925191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 20:52:05 2020 " "Processing started: Sun Mar 29 20:52:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585507925191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507925191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection " "Command: quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507925191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585507925618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585507925618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_gauss_to_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_gauss_to_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_gauss_to_sobel " "Found entity 1: buf_gauss_to_sobel" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_sobel_to_nonmaxsupression.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_sobel_to_nonmaxsupression.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_sobel_to_threshold " "Found entity 1: buf_sobel_to_threshold" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory504.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory504.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory504 " "Found entity 1: fifo_memory504" {  } { { "fifo_memory504.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory502.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory502.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory502 " "Found entity 1: fifo_memory502" {  } { { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non_max_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file non_max_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_max_suppression " "Found entity 1: n_max_suppression" {  } { { "non_max_suppression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_edge_detection.v(41) " "Verilog HDL information at tb_edge_detection.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_edge_detection " "Found entity 1: tb_edge_detection" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thresholding.v 1 1 " "Found 1 design units, including 1 entities, in source file thresholding.v" { { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "thresholding.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/thresholding.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_operator " "Found entity 1: sobel_operator" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_to_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file buf_to_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_to_gauss " "Found entity 1: buf_to_gauss" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory506.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory506.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory506 " "Found entity 1: fifo_memory506" {  } { { "fifo_memory506.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gauss_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gauss_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_filter " "Found entity 1: gauss_filter" {  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_gauss.v(94) " "Verilog HDL information at tb_buffer_and_gauss.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_gauss " "Found entity 1: tb_buffer_and_gauss" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_sobel.v(64) " "Verilog HDL information at tb_buffer_and_sobel.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_sobel " "Found entity 1: tb_buffer_and_sobel" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934223 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_gauss_and_sobel.v(126) " "Verilog HDL information at tb_gauss_and_sobel.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gauss_and_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_gauss_and_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gauss_and_sobel " "Found entity 1: tb_gauss_and_sobel" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_nonmax_with_threshold.v(80) " "Verilog HDL information at tb_buffer_and_nonmax_with_threshold.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_nonmax_with_threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_nonmax_with_threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_nonmax_with_threshold " "Found entity 1: tb_buffer_and_nonmax_with_threshold" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_grayscale " "Found entity 1: rgb_to_grayscale" {  } { { "rgb_to_grayscale.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/rgb_to_grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_gray_image.v(31) " "Verilog HDL information at tb_gray_image.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507934232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gray_image.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_gray_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gray_image " "Found entity 1: tb_gray_image" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_gauss " "Found entity 1: tb_buffer_to_gauss" {  } { { "tb_buffer_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_sobel " "Found entity 1: tb_buffer_to_sobel" {  } { { "tb_buffer_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_nonmax.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_nonmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_nonmax " "Found entity 1: tb_buffer_to_nonmax" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507934240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_angle tb_gauss_and_sobel.v(118) " "Verilog HDL Implicit Net warning at tb_gauss_and_sobel.v(118): created implicit net for \"out_angle\"" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507934240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_nonmax_serial tb_buffer_to_nonmax.v(25) " "Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(25): created implicit net for \"input_nonmax_serial\"" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507934240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready_direction tb_buffer_to_nonmax.v(42) " "Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(42): created implicit net for \"ready_direction\"" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507934240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_to_gauss buf_to_gauss.v(34) " "Verilog HDL Parameter Declaration warning at buf_to_gauss.v(34): Parameter Declaration in module \"buf_to_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507934241 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_gauss_to_sobel buffer_gauss_to_sobel.v(17) " "Verilog HDL Parameter Declaration warning at buffer_gauss_to_sobel.v(17): Parameter Declaration in module \"buf_gauss_to_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507934241 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_sobel_to_threshold buffer_sobel_to_nonmaxsupression.v(18) " "Verilog HDL Parameter Declaration warning at buffer_sobel_to_nonmaxsupression.v(18): Parameter Declaration in module \"buf_sobel_to_threshold\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507934242 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_edge_detection tb_edge_detection.v(8) " "Verilog HDL Parameter Declaration warning at tb_edge_detection.v(8): Parameter Declaration in module \"tb_edge_detection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507934243 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_edge_detection tb_edge_detection.v(9) " "Verilog HDL Parameter Declaration warning at tb_edge_detection.v(9): Parameter Declaration in module \"tb_edge_detection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507934243 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEIGHT tb_edge_detection.v(43) " "Verilog HDL error at tb_edge_detection.v(43): object \"HEIGHT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1585507934243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg " "Generated suppressed messages file E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585507934302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 29 20:52:14 2020 " "Processing ended: Sun Mar 29 20:52:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585507934302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585507934302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585507934302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934302 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507934890 ""}
