
Partition: AsyncMux_width80
Port: input0[79]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.000 + 0.173 = 0.173
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.173 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: key[79]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.126
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[79] ^  |        |       |   0.025 |    0.627 | 
     | mux_80/U154         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.660 | 
     | mux_80/U153         | A v -> Y ^ | INVX1  | 0.021 |   0.078 |    0.680 | 
     | regKey/U316         | A ^ -> Y v | MUX2X1 | 0.032 |   0.109 |    0.712 | 
     | regKey/U315         | A v -> Y ^ | INVX1  | 0.017 |   0.126 |    0.728 | 
     | regKey/\reg_reg[79] | D ^        | DFFSR  | 0.000 |   0.126 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[79]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: key[79]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.180
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[79] v  |        |       |   0.016 |    0.615 | 
     | mux_80/U154         | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.671 | 
     | mux_80/U153         | A ^ -> Y v | INVX1  | 0.031 |   0.103 |    0.702 | 
     | regKey/U316         | A v -> Y ^ | MUX2X1 | 0.049 |   0.152 |    0.751 | 
     | regKey/U315         | A ^ -> Y v | INVX1  | 0.029 |   0.180 |    0.780 | 
     | regKey/\reg_reg[79] | D v        | DFFSR  | 0.000 |   0.180 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[78]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: key[78]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.148
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[78] ^  |        |       |   0.025 |    0.605 | 
     | mux_80/U152         | B ^ -> Y v | MUX2X1 | 0.037 |   0.061 |    0.641 | 
     | mux_80/U151         | A v -> Y ^ | INVX1  | 0.027 |   0.088 |    0.668 | 
     | regKey/U314         | A ^ -> Y v | MUX2X1 | 0.035 |   0.123 |    0.703 | 
     | regKey/U313         | A v -> Y ^ | INVX1  | 0.025 |   0.148 |    0.728 | 
     | regKey/\reg_reg[78] | D ^        | DFFSR  | 0.000 |   0.148 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[78]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.000 + 0.214 = 0.214
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.214 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: key[78]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.206
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[78] v  |        |       |   0.016 |    0.586 | 
     | mux_80/U152         | B v -> Y ^ | MUX2X1 | 0.064 |   0.080 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v | INVX1  | 0.036 |   0.116 |    0.686 | 
     | regKey/U314         | A v -> Y ^ | MUX2X1 | 0.056 |   0.171 |    0.742 | 
     | regKey/U313         | A ^ -> Y v | INVX1  | 0.034 |   0.206 |    0.776 | 
     | regKey/\reg_reg[78] | D v        | DFFSR  | 0.000 |   0.206 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[77]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: key[77]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.140
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[77] ^  |        |       |   0.025 |    0.613 | 
     | mux_80/U150         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.644 | 
     | mux_80/U149         | A v -> Y ^ | INVX1  | 0.027 |   0.083 |    0.671 | 
     | regKey/U312         | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |    0.703 | 
     | regKey/U311         | A v -> Y ^ | INVX1  | 0.025 |   0.140 |    0.728 | 
     | regKey/\reg_reg[77] | D ^        | DFFSR  | 0.000 |   0.140 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[77]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: key[77]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.188
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[77] v  |        |       |   0.016 |    0.604 | 
     | mux_80/U150         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v | INVX1  | 0.035 |   0.105 |    0.693 | 
     | regKey/U312         | A v -> Y ^ | MUX2X1 | 0.049 |   0.154 |    0.742 | 
     | regKey/U311         | A ^ -> Y v | INVX1  | 0.034 |   0.188 |    0.776 | 
     | regKey/\reg_reg[77] | D v        | DFFSR  | 0.000 |   0.188 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[76]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: key[76]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.151
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[76] ^  |        |       |   0.025 |    0.599 | 
     | mux_80/U148         | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |    0.632 | 
     | mux_80/U147         | A v -> Y ^ | INVX1  | 0.023 |   0.081 |    0.655 | 
     | regKey/U310         | A ^ -> Y v | MUX2X1 | 0.033 |   0.114 |    0.688 | 
     | regKey/U309         | A v -> Y ^ | INVX1  | 0.036 |   0.150 |    0.724 | 
     | regKey/\reg_reg[76] | D ^        | DFFSR  | 0.001 |   0.151 |    0.725 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[76]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.000 + 0.214 = 0.214
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.214 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: key[76]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.201
= Slack Time                    0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[76] v  |        |       |   0.016 |    0.586 | 
     | mux_80/U148         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.645 | 
     | mux_80/U147         | A ^ -> Y v | INVX1  | 0.032 |   0.107 |    0.677 | 
     | regKey/U310         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |    0.729 | 
     | regKey/U309         | A ^ -> Y v | INVX1  | 0.041 |   0.200 |    0.771 | 
     | regKey/\reg_reg[76] | D v        | DFFSR  | 0.001 |   0.201 |    0.771 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[75]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: key[75]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.142
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[75] ^  |        |       |   0.025 |    0.611 | 
     | mux_80/U146         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.643 | 
     | mux_80/U145         | A v -> Y ^ | INVX1  | 0.027 |   0.084 |    0.671 | 
     | regKey/U308         | A ^ -> Y v | MUX2X1 | 0.033 |   0.117 |    0.704 | 
     | regKey/U307         | A v -> Y ^ | INVX1  | 0.024 |   0.141 |    0.728 | 
     | regKey/\reg_reg[75] | D ^        | DFFSR  | 0.000 |   0.142 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[75]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: key[75]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.192
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[75] v  |        |       |   0.016 |    0.600 | 
     | mux_80/U146         | B v -> Y ^ | MUX2X1 | 0.056 |   0.071 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v | INVX1  | 0.035 |   0.107 |    0.691 | 
     | regKey/U308         | A v -> Y ^ | MUX2X1 | 0.052 |   0.158 |    0.743 | 
     | regKey/U307         | A ^ -> Y v | INVX1  | 0.034 |   0.192 |    0.776 | 
     | regKey/\reg_reg[75] | D v        | DFFSR  | 0.000 |   0.192 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[74]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.000 + 0.177 = 0.177
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.177 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: key[74]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.130
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[74] ^  |        |       |   0.025 |    0.623 | 
     | mux_80/U144         | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |    0.658 | 
     | mux_80/U143         | A v -> Y ^ | INVX1  | 0.019 |   0.078 |    0.676 | 
     | regKey/U306         | A ^ -> Y v | MUX2X1 | 0.032 |   0.110 |    0.708 | 
     | regKey/U305         | A v -> Y ^ | INVX1  | 0.020 |   0.130 |    0.728 | 
     | regKey/\reg_reg[74] | D ^        | DFFSR  | 0.000 |   0.130 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[74]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: key[74]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.188
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[74] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U144         | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v | INVX1  | 0.030 |   0.106 |    0.697 | 
     | regKey/U306         | A v -> Y ^ | MUX2X1 | 0.050 |   0.157 |    0.747 | 
     | regKey/U305         | A ^ -> Y v | INVX1  | 0.031 |   0.188 |    0.778 | 
     | regKey/\reg_reg[74] | D v        | DFFSR  | 0.000 |   0.188 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[73]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.000 + 0.174 = 0.174
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.174 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: key[73]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.127
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[73] ^  |        |       |   0.025 |    0.626 | 
     | mux_80/U142         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.660 | 
     | mux_80/U141         | A v -> Y ^ | INVX1  | 0.021 |   0.079 |    0.680 | 
     | regKey/U304         | A ^ -> Y v | MUX2X1 | 0.031 |   0.110 |    0.711 | 
     | regKey/U303         | A v -> Y ^ | INVX1  | 0.017 |   0.127 |    0.728 | 
     | regKey/\reg_reg[73] | D ^        | DFFSR  | 0.000 |   0.127 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[73]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: key[73]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.182
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[73] v  |        |       |   0.016 |    0.613 | 
     | mux_80/U142         | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v | INVX1  | 0.031 |   0.105 |    0.702 | 
     | regKey/U304         | A v -> Y ^ | MUX2X1 | 0.049 |   0.154 |    0.751 | 
     | regKey/U303         | A ^ -> Y v | INVX1  | 0.029 |   0.182 |    0.779 | 
     | regKey/\reg_reg[73] | D v        | DFFSR  | 0.000 |   0.182 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[72]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.000 + 0.173 = 0.173
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.173 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: key[72]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.126
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[72] ^  |        |       |   0.025 |    0.627 | 
     | mux_80/U140         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.661 | 
     | mux_80/U139         | A v -> Y ^ | INVX1  | 0.019 |   0.076 |    0.679 | 
     | regKey/U302         | A ^ -> Y v | MUX2X1 | 0.030 |   0.107 |    0.709 | 
     | regKey/U301         | A v -> Y ^ | INVX1  | 0.019 |   0.125 |    0.728 | 
     | regKey/\reg_reg[72] | D ^        | DFFSR  | 0.000 |   0.126 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[72]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: key[72]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.179
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[72] v  |        |       |   0.016 |    0.615 | 
     | mux_80/U140         | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v | INVX1  | 0.030 |   0.103 |    0.703 | 
     | regKey/U302         | A v -> Y ^ | MUX2X1 | 0.046 |   0.150 |    0.749 | 
     | regKey/U301         | A ^ -> Y v | INVX1  | 0.030 |   0.179 |    0.779 | 
     | regKey/\reg_reg[72] | D v        | DFFSR  | 0.000 |   0.179 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[71]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: key[71]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.156
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[71] ^  |        |       |   0.025 |    0.597 | 
     | mux_80/U138         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.629 | 
     | mux_80/U137         | A v -> Y ^ | INVX1  | 0.029 |   0.085 |    0.658 | 
     | regKey/U300         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |    0.691 | 
     | regKey/U299         | A v -> Y ^ | INVX1  | 0.037 |   0.156 |    0.728 | 
     | regKey/\reg_reg[71] | D ^        | DFFSR  | 0.000 |   0.156 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[71]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: key[71]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.192
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[71] v  |        |       |   0.016 |    0.602 | 
     | mux_80/U138         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v | INVX1  | 0.036 |   0.107 |    0.693 | 
     | regKey/U300         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |    0.745 | 
     | regKey/U299         | A ^ -> Y v | INVX1  | 0.032 |   0.191 |    0.777 | 
     | regKey/\reg_reg[71] | D v        | DFFSR  | 0.000 |   0.192 |    0.777 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[70]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: key[70]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[70] ^  |        |       |   0.025 |    0.605 | 
     | mux_80/U136         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.638 | 
     | mux_80/U135         | A v -> Y ^ | INVX1  | 0.019 |   0.076 |    0.657 | 
     | regKey/U298         | A ^ -> Y v | MUX2X1 | 0.030 |   0.106 |    0.687 | 
     | regKey/U297         | A v -> Y ^ | INVX1  | 0.041 |   0.147 |    0.728 | 
     | regKey/\reg_reg[70] | D ^        | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[70]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: key[70]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.184
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[70] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U136         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v | INVX1  | 0.030 |   0.103 |    0.694 | 
     | regKey/U298         | A v -> Y ^ | MUX2X1 | 0.046 |   0.149 |    0.740 | 
     | regKey/U297         | A ^ -> Y v | INVX1  | 0.035 |   0.184 |    0.775 | 
     | regKey/\reg_reg[70] | D v        | DFFSR  | 0.000 |   0.184 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[69]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.000 + 0.188 = 0.188
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.188 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: key[69]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.141
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[69] ^  |        |       |   0.025 |    0.612 | 
     | mux_80/U132         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.644 | 
     | mux_80/U131         | A v -> Y ^ | INVX1  | 0.019 |   0.076 |    0.663 | 
     | regKey/U294         | A ^ -> Y v | MUX2X1 | 0.031 |   0.108 |    0.695 | 
     | regKey/U293         | A v -> Y ^ | INVX1  | 0.033 |   0.141 |    0.728 | 
     | regKey/\reg_reg[69] | D ^        | DFFSR  | 0.000 |   0.141 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[69]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: key[69]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.181
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[69] v  |        |       |   0.016 |    0.613 | 
     | mux_80/U132         | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v | INVX1  | 0.030 |   0.102 |    0.699 | 
     | regKey/U294         | A v -> Y ^ | MUX2X1 | 0.049 |   0.151 |    0.748 | 
     | regKey/U293         | A ^ -> Y v | INVX1  | 0.030 |   0.181 |    0.778 | 
     | regKey/\reg_reg[69] | D v        | DFFSR  | 0.000 |   0.181 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[68]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.000 + 0.180 = 0.180
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.180 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: key[68]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.133
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[68] ^  |        |       |   0.025 |    0.620 | 
     | mux_80/U130         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.654 | 
     | mux_80/U129         | A v -> Y ^ | INVX1  | 0.024 |   0.083 |    0.678 | 
     | regKey/U292         | A ^ -> Y v | MUX2X1 | 0.034 |   0.117 |    0.712 | 
     | regKey/U291         | A v -> Y ^ | INVX1  | 0.016 |   0.133 |    0.728 | 
     | regKey/\reg_reg[68] | D ^        | DFFSR  | 0.000 |   0.133 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[68]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: key[68]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.190
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[68] v  |        |       |   0.016 |    0.606 | 
     | mux_80/U130         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v | INVX1  | 0.033 |   0.108 |    0.698 | 
     | regKey/U292         | A v -> Y ^ | MUX2X1 | 0.053 |   0.161 |    0.751 | 
     | regKey/U291         | A ^ -> Y v | INVX1  | 0.029 |   0.190 |    0.780 | 
     | regKey/\reg_reg[68] | D v        | DFFSR  | 0.000 |   0.190 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[67]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.000 + 0.176 = 0.176
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.176 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: key[67]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[67] ^  |        |       |   0.025 |    0.625 | 
     | mux_80/U128         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.659 | 
     | mux_80/U127         | A v -> Y ^ | INVX1  | 0.020 |   0.079 |    0.679 | 
     | regKey/U290         | A ^ -> Y v | MUX2X1 | 0.030 |   0.109 |    0.709 | 
     | regKey/U289         | A v -> Y ^ | INVX1  | 0.019 |   0.128 |    0.728 | 
     | regKey/\reg_reg[67] | D ^        | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[67]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: key[67]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.183
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[67] v  |        |       |   0.016 |    0.611 | 
     | mux_80/U128         | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v | INVX1  | 0.031 |   0.107 |    0.702 | 
     | regKey/U290         | A v -> Y ^ | MUX2X1 | 0.047 |   0.154 |    0.749 | 
     | regKey/U289         | A ^ -> Y v | INVX1  | 0.030 |   0.183 |    0.779 | 
     | regKey/\reg_reg[67] | D v        | DFFSR  | 0.000 |   0.183 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[66]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.000 + 0.172 = 0.172
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.172 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: key[66]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.125
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[66] ^  |        |       |   0.025 |    0.628 | 
     | mux_80/U126         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.660 | 
     | mux_80/U125         | A v -> Y ^ | INVX1  | 0.021 |   0.078 |    0.681 | 
     | regKey/U288         | A ^ -> Y v | MUX2X1 | 0.031 |   0.108 |    0.712 | 
     | regKey/U287         | A v -> Y ^ | INVX1  | 0.017 |   0.125 |    0.728 | 
     | regKey/\reg_reg[66] | D ^        | DFFSR  | 0.000 |   0.125 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[66]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.000 + 0.182 = 0.182
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.182 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: key[66]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.178
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[66] v  |        |       |   0.016 |    0.618 | 
     | mux_80/U126         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v | INVX1  | 0.031 |   0.102 |    0.704 | 
     | regKey/U288         | A v -> Y ^ | MUX2X1 | 0.047 |   0.149 |    0.751 | 
     | regKey/U287         | A ^ -> Y v | INVX1  | 0.028 |   0.178 |    0.780 | 
     | regKey/\reg_reg[66] | D v        | DFFSR  | 0.000 |   0.178 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[65]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: key[65]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[65] ^  |        |       |   0.025 |    0.608 | 
     | mux_80/U124         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.641 | 
     | mux_80/U123         | A v -> Y ^ | INVX1  | 0.027 |   0.085 |    0.668 | 
     | regKey/U286         | A ^ -> Y v | MUX2X1 | 0.032 |   0.117 |    0.700 | 
     | regKey/U285         | A v -> Y ^ | INVX1  | 0.028 |   0.145 |    0.728 | 
     | regKey/\reg_reg[65] | D ^        | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[65]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: key[65]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.194
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[65] v  |        |       |   0.016 |    0.597 | 
     | mux_80/U124         | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v | INVX1  | 0.035 |   0.109 |    0.690 | 
     | regKey/U286         | A v -> Y ^ | MUX2X1 | 0.048 |   0.158 |    0.738 | 
     | regKey/U285         | A ^ -> Y v | INVX1  | 0.036 |   0.193 |    0.774 | 
     | regKey/\reg_reg[65] | D v        | DFFSR  | 0.001 |   0.194 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[64]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: key[64]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.140
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[64] ^  |        |       |   0.025 |    0.613 | 
     | mux_80/U122         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.644 | 
     | mux_80/U121         | A v -> Y ^ | INVX1  | 0.020 |   0.076 |    0.664 | 
     | regKey/U284         | A ^ -> Y v | MUX2X1 | 0.032 |   0.109 |    0.697 | 
     | regKey/U283         | A v -> Y ^ | INVX1  | 0.031 |   0.140 |    0.727 | 
     | regKey/\reg_reg[64] | D ^        | DFFSR  | 0.001 |   0.140 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[64]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: key[64]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.189
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[64] v  |        |       |   0.016 |    0.601 | 
     | mux_80/U122         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v | INVX1  | 0.030 |   0.101 |    0.686 | 
     | regKey/U284         | A v -> Y ^ | MUX2X1 | 0.051 |   0.151 |    0.737 | 
     | regKey/U283         | A ^ -> Y v | INVX1  | 0.037 |   0.188 |    0.773 | 
     | regKey/\reg_reg[64] | D v        | DFFSR  | 0.001 |   0.189 |    0.774 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.000 + 0.205 = 0.205
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.205 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: key[63]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.155
= Slack Time                    0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[63] ^  |        |       |   0.025 |    0.595 | 
     | mux_80/U120         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.629 | 
     | mux_80/U119         | A v -> Y ^ | INVX1  | 0.028 |   0.086 |    0.656 | 
     | regKey/U282         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |    0.687 | 
     | regKey/U281         | A v -> Y ^ | INVX1  | 0.037 |   0.154 |    0.724 | 
     | regKey/\reg_reg[63] | D ^        | DFFSR  | 0.001 |   0.155 |    0.724 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.000 + 0.213 = 0.213
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.213 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: key[63]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.200
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[63] v  |        |       |   0.016 |    0.587 | 
     | mux_80/U120         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v | INVX1  | 0.036 |   0.111 |    0.682 | 
     | regKey/U282         | A v -> Y ^ | MUX2X1 | 0.047 |   0.158 |    0.729 | 
     | regKey/U281         | A ^ -> Y v | INVX1  | 0.041 |   0.199 |    0.770 | 
     | regKey/\reg_reg[63] | D v        | DFFSR  | 0.001 |   0.200 |    0.771 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: key[62]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[62] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U118         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.647 | 
     | mux_80/U117         | A v -> Y ^ | INVX1  | 0.028 |   0.085 |    0.675 | 
     | regKey/U280         | A ^ -> Y v | MUX2X1 | 0.032 |   0.116 |    0.707 | 
     | regKey/U279         | A v -> Y ^ | INVX1  | 0.021 |   0.138 |    0.728 | 
     | regKey/\reg_reg[62] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: key[62]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.186
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[62] v  |        |       |   0.016 |    0.608 | 
     | mux_80/U118         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v | INVX1  | 0.035 |   0.105 |    0.697 | 
     | regKey/U280         | A v -> Y ^ | MUX2X1 | 0.049 |   0.154 |    0.746 | 
     | regKey/U279         | A ^ -> Y v | INVX1  | 0.032 |   0.186 |    0.777 | 
     | regKey/\reg_reg[62] | D v        | DFFSR  | 0.000 |   0.186 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.000 + 0.209 = 0.209
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.209 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: key[61]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.162
= Slack Time                    0.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[61] ^  |        |       |   0.025 |    0.591 | 
     | mux_80/U116         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.624 | 
     | mux_80/U115         | A v -> Y ^ | INVX1  | 0.043 |   0.101 |    0.668 | 
     | regKey/U278         | A ^ -> Y v | MUX2X1 | 0.035 |   0.136 |    0.703 | 
     | regKey/U277         | A v -> Y ^ | INVX1  | 0.025 |   0.162 |    0.728 | 
     | regKey/\reg_reg[61] | D ^        | DFFSR  | 0.000 |   0.162 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.215
Total delay(totDel): 0.000 + 0.215 = 0.215
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.215 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: key[61]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.207
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[61] v  |        |       |   0.016 |    0.585 | 
     | mux_80/U116         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v | INVX1  | 0.044 |   0.117 |    0.686 | 
     | regKey/U278         | A v -> Y ^ | MUX2X1 | 0.055 |   0.173 |    0.741 | 
     | regKey/U277         | A ^ -> Y v | INVX1  | 0.035 |   0.207 |    0.776 | 
     | regKey/\reg_reg[61] | D v        | DFFSR  | 0.000 |   0.207 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: key[60]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.139
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[60] ^  |        |       |   0.025 |    0.614 | 
     | mux_80/U114         | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |    0.647 | 
     | mux_80/U113         | A v -> Y ^ | INVX1  | 0.025 |   0.083 |    0.672 | 
     | regKey/U276         | A ^ -> Y v | MUX2X1 | 0.034 |   0.116 |    0.706 | 
     | regKey/U275         | A v -> Y ^ | INVX1  | 0.022 |   0.139 |    0.728 | 
     | regKey/\reg_reg[60] | D ^        | DFFSR  | 0.000 |   0.139 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: key[60]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.192
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[60] v  |        |       |   0.016 |    0.601 | 
     | mux_80/U114         | B v -> Y ^ | MUX2X1 | 0.057 |   0.072 |    0.658 | 
     | mux_80/U113         | A ^ -> Y v | INVX1  | 0.034 |   0.107 |    0.692 | 
     | regKey/U276         | A v -> Y ^ | MUX2X1 | 0.053 |   0.159 |    0.745 | 
     | regKey/U275         | A ^ -> Y v | INVX1  | 0.032 |   0.192 |    0.777 | 
     | regKey/\reg_reg[60] | D v        | DFFSR  | 0.000 |   0.192 |    0.777 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.000 + 0.181 = 0.181
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.181 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: key[59]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.134
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[59] ^  |        |       |   0.025 |    0.619 | 
     | mux_80/U110         | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |    0.654 | 
     | mux_80/U109         | A v -> Y ^ | INVX1  | 0.025 |   0.085 |    0.679 | 
     | regKey/U272         | A ^ -> Y v | MUX2X1 | 0.031 |   0.116 |    0.711 | 
     | regKey/U271         | A v -> Y ^ | INVX1  | 0.018 |   0.134 |    0.728 | 
     | regKey/\reg_reg[59] | D ^        | DFFSR  | 0.000 |   0.134 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: key[59]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.189
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[59] v  |        |       |   0.016 |    0.606 | 
     | mux_80/U110         | B v -> Y ^ | MUX2X1 | 0.061 |   0.076 |    0.667 | 
     | mux_80/U109         | A ^ -> Y v | INVX1  | 0.035 |   0.111 |    0.701 | 
     | regKey/U272         | A v -> Y ^ | MUX2X1 | 0.049 |   0.160 |    0.750 | 
     | regKey/U271         | A ^ -> Y v | INVX1  | 0.029 |   0.189 |    0.779 | 
     | regKey/\reg_reg[59] | D v        | DFFSR  | 0.000 |   0.189 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.000 + 0.182 = 0.182
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.182 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: key[58]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.135
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[58] ^  |        |       |   0.025 |    0.618 | 
     | mux_80/U108         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.649 | 
     | mux_80/U107         | A v -> Y ^ | INVX1  | 0.029 |   0.086 |    0.679 | 
     | regKey/U270         | A ^ -> Y v | MUX2X1 | 0.034 |   0.120 |    0.712 | 
     | regKey/U269         | A v -> Y ^ | INVX1  | 0.016 |   0.135 |    0.728 | 
     | regKey/\reg_reg[58] | D ^        | DFFSR  | 0.000 |   0.135 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: key[58]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.188
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[58] v  |        |       |   0.016 |    0.608 | 
     | mux_80/U108         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.663 | 
     | mux_80/U107         | A ^ -> Y v | INVX1  | 0.036 |   0.107 |    0.699 | 
     | regKey/U270         | A v -> Y ^ | MUX2X1 | 0.053 |   0.160 |    0.752 | 
     | regKey/U269         | A ^ -> Y v | INVX1  | 0.028 |   0.188 |    0.780 | 
     | regKey/\reg_reg[58] | D v        | DFFSR  | 0.000 |   0.188 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: key[57]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.155
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[57] ^  |        |       |   0.025 |    0.598 | 
     | mux_80/U106         | B ^ -> Y v | MUX2X1 | 0.045 |   0.070 |    0.643 | 
     | mux_80/U105         | A v -> Y ^ | INVX1  | 0.031 |   0.101 |    0.674 | 
     | regKey/U268         | A ^ -> Y v | MUX2X1 | 0.032 |   0.133 |    0.706 | 
     | regKey/U267         | A v -> Y ^ | INVX1  | 0.022 |   0.155 |    0.728 | 
     | regKey/\reg_reg[57] | D ^        | DFFSR  | 0.000 |   0.155 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.227
Total delay(totDel): 0.000 + 0.227 = 0.227
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.227 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: key[57]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.220
= Slack Time                    0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[57] v  |        |       |   0.016 |    0.573 | 
     | mux_80/U106         | B v -> Y ^ | MUX2X1 | 0.080 |   0.096 |    0.653 | 
     | mux_80/U105         | A ^ -> Y v | INVX1  | 0.043 |   0.139 |    0.696 | 
     | regKey/U268         | A v -> Y ^ | MUX2X1 | 0.049 |   0.188 |    0.745 | 
     | regKey/U267         | A ^ -> Y v | INVX1  | 0.032 |   0.220 |    0.777 | 
     | regKey/\reg_reg[57] | D v        | DFFSR  | 0.000 |   0.220 |    0.777 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: key[56]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.149
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[56] ^  |        |       |   0.025 |    0.601 | 
     | mux_80/U104         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.634 | 
     | mux_80/U103         | A v -> Y ^ | INVX1  | 0.020 |   0.078 |    0.655 | 
     | regKey/U266         | A ^ -> Y v | MUX2X1 | 0.034 |   0.112 |    0.688 | 
     | regKey/U265         | A v -> Y ^ | INVX1  | 0.036 |   0.148 |    0.724 | 
     | regKey/\reg_reg[56] | D ^        | DFFSR  | 0.001 |   0.149 |    0.725 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.000 + 0.211 = 0.211
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.211 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: key[56]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.199
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[56] v  |        |       |   0.016 |    0.589 | 
     | mux_80/U104         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.646 | 
     | mux_80/U103         | A ^ -> Y v | INVX1  | 0.031 |   0.104 |    0.677 | 
     | regKey/U266         | A v -> Y ^ | MUX2X1 | 0.053 |   0.157 |    0.730 | 
     | regKey/U265         | A ^ -> Y v | INVX1  | 0.041 |   0.198 |    0.771 | 
     | regKey/\reg_reg[56] | D v        | DFFSR  | 0.001 |   0.199 |    0.772 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: key[55]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[55] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U102         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |    0.647 | 
     | mux_80/U101         | A v -> Y ^ | INVX1  | 0.029 |   0.085 |    0.676 | 
     | regKey/U264         | A ^ -> Y v | MUX2X1 | 0.033 |   0.117 |    0.708 | 
     | regKey/U263         | A v -> Y ^ | INVX1  | 0.020 |   0.137 |    0.728 | 
     | regKey/\reg_reg[55] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: key[55]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.187
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[55] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U102         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |    0.661 | 
     | mux_80/U101         | A ^ -> Y v | INVX1  | 0.036 |   0.106 |    0.697 | 
     | regKey/U264         | A v -> Y ^ | MUX2X1 | 0.051 |   0.156 |    0.747 | 
     | regKey/U263         | A ^ -> Y v | INVX1  | 0.031 |   0.187 |    0.778 | 
     | regKey/\reg_reg[55] | D v        | DFFSR  | 0.000 |   0.187 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.000 + 0.176 = 0.176
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.176 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: key[54]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.129
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[54] ^  |        |       |   0.025 |    0.624 | 
     | mux_80/U100         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |    0.655 | 
     | mux_80/U99          | A v -> Y ^ | INVX1  | 0.022 |   0.078 |    0.677 | 
     | regKey/U262         | A ^ -> Y v | MUX2X1 | 0.031 |   0.109 |    0.708 | 
     | regKey/U261         | A v -> Y ^ | INVX1  | 0.020 |   0.129 |    0.728 | 
     | regKey/\reg_reg[54] | D ^        | DFFSR  | 0.000 |   0.129 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: key[54]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.181
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[54] v  |        |       |   0.016 |    0.614 | 
     | mux_80/U100         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |    0.668 | 
     | mux_80/U99          | A ^ -> Y v | INVX1  | 0.032 |   0.102 |    0.699 | 
     | regKey/U262         | A v -> Y ^ | MUX2X1 | 0.048 |   0.150 |    0.748 | 
     | regKey/U261         | A ^ -> Y v | INVX1  | 0.030 |   0.180 |    0.778 | 
     | regKey/\reg_reg[54] | D v        | DFFSR  | 0.000 |   0.181 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: key[53]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.148
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[53] ^  |        |       |   0.025 |    0.605 | 
     | mux_80/U98          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.639 | 
     | mux_80/U97          | A v -> Y ^ | INVX1  | 0.041 |   0.100 |    0.680 | 
     | regKey/U260         | A ^ -> Y v | MUX2X1 | 0.032 |   0.132 |    0.713 | 
     | regKey/U259         | A v -> Y ^ | INVX1  | 0.016 |   0.148 |    0.728 | 
     | regKey/\reg_reg[53] | D ^        | DFFSR  | 0.000 |   0.148 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: key[53]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.196
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[53] v  |        |       |   0.016 |    0.600 | 
     | mux_80/U98          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.659 | 
     | mux_80/U97          | A ^ -> Y v | INVX1  | 0.043 |   0.118 |    0.702 | 
     | regKey/U260         | A v -> Y ^ | MUX2X1 | 0.050 |   0.168 |    0.752 | 
     | regKey/U259         | A ^ -> Y v | INVX1  | 0.028 |   0.196 |    0.780 | 
     | regKey/\reg_reg[53] | D v        | DFFSR  | 0.000 |   0.196 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: key[52]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.152
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[52] ^  |        |       |   0.025 |    0.601 | 
     | mux_80/U96          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.635 | 
     | mux_80/U95          | A v -> Y ^ | INVX1  | 0.041 |   0.099 |    0.676 | 
     | regKey/U258         | A ^ -> Y v | MUX2X1 | 0.032 |   0.131 |    0.707 | 
     | regKey/U257         | A v -> Y ^ | INVX1  | 0.021 |   0.151 |    0.728 | 
     | regKey/\reg_reg[52] | D ^        | DFFSR  | 0.000 |   0.152 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: key[52]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.189
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[52] v  |        |       |   0.016 |    0.605 | 
     | mux_80/U96          | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |    0.662 | 
     | mux_80/U95          | A ^ -> Y v | INVX1  | 0.035 |   0.109 |    0.698 | 
     | regKey/U258         | A v -> Y ^ | MUX2X1 | 0.049 |   0.158 |    0.747 | 
     | regKey/U257         | A ^ -> Y v | INVX1  | 0.031 |   0.189 |    0.778 | 
     | regKey/\reg_reg[52] | D v        | DFFSR  | 0.000 |   0.189 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: key[51]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.148
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[51] ^  |        |       |   0.025 |    0.605 | 
     | mux_80/U94          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.639 | 
     | mux_80/U93          | A v -> Y ^ | INVX1  | 0.036 |   0.095 |    0.675 | 
     | regKey/U256         | A ^ -> Y v | MUX2X1 | 0.034 |   0.129 |    0.709 | 
     | regKey/U255         | A v -> Y ^ | INVX1  | 0.019 |   0.148 |    0.728 | 
     | regKey/\reg_reg[51] | D ^        | DFFSR  | 0.000 |   0.148 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: key[51]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.192
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[51] v  |        |       |   0.016 |    0.602 | 
     | mux_80/U94          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.662 | 
     | mux_80/U93          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |    0.694 | 
     | regKey/U256         | A v -> Y ^ | MUX2X1 | 0.054 |   0.161 |    0.748 | 
     | regKey/U255         | A ^ -> Y v | INVX1  | 0.031 |   0.192 |    0.779 | 
     | regKey/\reg_reg[51] | D v        | DFFSR  | 0.000 |   0.192 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.207
Total delay(totDel): 0.000 + 0.207 = 0.207
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.207 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: key[50]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.160
= Slack Time                    0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[50] ^  |        |       |   0.025 |    0.593 | 
     | mux_80/U92          | B ^ -> Y v | MUX2X1 | 0.041 |   0.066 |    0.634 | 
     | mux_80/U91          | A v -> Y ^ | INVX1  | 0.041 |   0.107 |    0.675 | 
     | regKey/U254         | A ^ -> Y v | MUX2X1 | 0.033 |   0.141 |    0.708 | 
     | regKey/U253         | A v -> Y ^ | INVX1  | 0.020 |   0.160 |    0.728 | 
     | regKey/\reg_reg[50] | D ^        | DFFSR  | 0.000 |   0.160 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.000 + 0.213 = 0.213
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.213 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: key[50]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.207
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[50] v  |        |       |   0.016 |    0.587 | 
     | mux_80/U92          | B v -> Y ^ | MUX2X1 | 0.072 |   0.088 |    0.659 | 
     | mux_80/U91          | A ^ -> Y v | INVX1  | 0.036 |   0.124 |    0.695 | 
     | regKey/U254         | A v -> Y ^ | MUX2X1 | 0.052 |   0.176 |    0.747 | 
     | regKey/U253         | A ^ -> Y v | INVX1  | 0.031 |   0.207 |    0.778 | 
     | regKey/\reg_reg[50] | D v        | DFFSR  | 0.000 |   0.207 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: key[49]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[49] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U88          | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.647 | 
     | mux_80/U87          | A v -> Y ^ | INVX1  | 0.029 |   0.085 |    0.675 | 
     | regKey/U250         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |    0.709 | 
     | regKey/U249         | A v -> Y ^ | INVX1  | 0.019 |   0.138 |    0.728 | 
     | regKey/\reg_reg[49] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: key[49]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.190
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[49] v  |        |       |   0.016 |    0.605 | 
     | mux_80/U88          | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.659 | 
     | mux_80/U87          | A ^ -> Y v | INVX1  | 0.036 |   0.106 |    0.695 | 
     | regKey/U250         | A v -> Y ^ | MUX2X1 | 0.053 |   0.160 |    0.748 | 
     | regKey/U249         | A ^ -> Y v | INVX1  | 0.030 |   0.190 |    0.779 | 
     | regKey/\reg_reg[49] | D v        | DFFSR  | 0.000 |   0.190 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: key[48]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[48] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U86          | B ^ -> Y v | MUX2X1 | 0.038 |   0.062 |    0.652 | 
     | mux_80/U85          | A v -> Y ^ | INVX1  | 0.025 |   0.087 |    0.678 | 
     | regKey/U248         | A ^ -> Y v | MUX2X1 | 0.032 |   0.119 |    0.709 | 
     | regKey/U247         | A v -> Y ^ | INVX1  | 0.019 |   0.138 |    0.728 | 
     | regKey/\reg_reg[48] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: key[48]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.194
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[48] v  |        |       |   0.016 |    0.601 | 
     | mux_80/U86          | B v -> Y ^ | MUX2X1 | 0.065 |   0.081 |    0.667 | 
     | mux_80/U85          | A ^ -> Y v | INVX1  | 0.034 |   0.115 |    0.700 | 
     | regKey/U248         | A v -> Y ^ | MUX2X1 | 0.049 |   0.164 |    0.749 | 
     | regKey/U247         | A ^ -> Y v | INVX1  | 0.030 |   0.194 |    0.779 | 
     | regKey/\reg_reg[48] | D v        | DFFSR  | 0.000 |   0.194 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: key[47]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[47] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U84          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.647 | 
     | mux_80/U83          | A v -> Y ^ | INVX1  | 0.029 |   0.086 |    0.677 | 
     | regKey/U246         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |    0.707 | 
     | regKey/U245         | A v -> Y ^ | INVX1  | 0.021 |   0.138 |    0.728 | 
     | regKey/\reg_reg[47] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: key[47]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.187
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[47] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U84          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.663 | 
     | mux_80/U83          | A ^ -> Y v | INVX1  | 0.036 |   0.108 |    0.700 | 
     | regKey/U246         | A v -> Y ^ | MUX2X1 | 0.047 |   0.155 |    0.747 | 
     | regKey/U245         | A ^ -> Y v | INVX1  | 0.031 |   0.186 |    0.778 | 
     | regKey/\reg_reg[47] | D v        | DFFSR  | 0.000 |   0.187 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: key[46]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[46] ^  |        |       |   0.025 |    0.616 | 
     | mux_80/U82          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.650 | 
     | mux_80/U81          | A v -> Y ^ | INVX1  | 0.021 |   0.081 |    0.672 | 
     | regKey/U244         | A ^ -> Y v | MUX2X1 | 0.036 |   0.116 |    0.708 | 
     | regKey/U163         | A v -> Y ^ | INVX1  | 0.021 |   0.137 |    0.728 | 
     | regKey/\reg_reg[46] | D ^        | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: key[46]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.196
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[46] v  |        |       |   0.016 |    0.598 | 
     | mux_80/U82          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.658 | 
     | mux_80/U81          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |    0.690 | 
     | regKey/U244         | A v -> Y ^ | MUX2X1 | 0.057 |   0.164 |    0.746 | 
     | regKey/U163         | A ^ -> Y v | INVX1  | 0.032 |   0.196 |    0.778 | 
     | regKey/\reg_reg[46] | D v        | DFFSR  | 0.000 |   0.196 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: key[45]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.141
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[45] ^  |        |       |   0.025 |    0.612 | 
     | mux_80/U80          | B ^ -> Y v | MUX2X1 | 0.038 |   0.063 |    0.649 | 
     | mux_80/U79          | A v -> Y ^ | INVX1  | 0.021 |   0.084 |    0.671 | 
     | regKey/U162         | A ^ -> Y v | MUX2X1 | 0.032 |   0.116 |    0.703 | 
     | regKey/U161         | A v -> Y ^ | INVX1  | 0.025 |   0.141 |    0.728 | 
     | regKey/\reg_reg[45] | D ^        | DFFSR  | 0.000 |   0.141 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.207
Total delay(totDel): 0.000 + 0.207 = 0.207
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.207 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: key[45]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.199
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[45] v  |        |       |   0.016 |    0.593 | 
     | mux_80/U80          | B v -> Y ^ | MUX2X1 | 0.066 |   0.082 |    0.659 | 
     | mux_80/U79          | A ^ -> Y v | INVX1  | 0.033 |   0.114 |    0.691 | 
     | regKey/U162         | A v -> Y ^ | MUX2X1 | 0.050 |   0.165 |    0.742 | 
     | regKey/U161         | A ^ -> Y v | INVX1  | 0.034 |   0.199 |    0.776 | 
     | regKey/\reg_reg[45] | D v        | DFFSR  | 0.000 |   0.199 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: key[44]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.153
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[44] ^  |        |       |   0.025 |    0.600 | 
     | mux_80/U78          | B ^ -> Y v | MUX2X1 | 0.042 |   0.067 |    0.642 | 
     | mux_80/U77          | A v -> Y ^ | INVX1  | 0.030 |   0.098 |    0.673 | 
     | regKey/U160         | A ^ -> Y v | MUX2X1 | 0.031 |   0.128 |    0.704 | 
     | regKey/U159         | A v -> Y ^ | INVX1  | 0.024 |   0.153 |    0.728 | 
     | regKey/\reg_reg[44] | D ^        | DFFSR  | 0.000 |   0.153 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.220
Total delay(totDel): 0.000 + 0.220 = 0.220
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.220 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: key[44]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.212
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[44] v  |        |       |   0.016 |    0.580 | 
     | mux_80/U78          | B v -> Y ^ | MUX2X1 | 0.074 |   0.090 |    0.655 | 
     | mux_80/U77          | A ^ -> Y v | INVX1  | 0.041 |   0.131 |    0.696 | 
     | regKey/U160         | A v -> Y ^ | MUX2X1 | 0.047 |   0.178 |    0.743 | 
     | regKey/U159         | A ^ -> Y v | INVX1  | 0.033 |   0.212 |    0.776 | 
     | regKey/\reg_reg[44] | D v        | DFFSR  | 0.000 |   0.212 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: key[43]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[43] ^  |        |       |   0.025 |    0.607 | 
     | mux_80/U76          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.641 | 
     | mux_80/U75          | A v -> Y ^ | INVX1  | 0.032 |   0.090 |    0.673 | 
     | regKey/U158         | A ^ -> Y v | MUX2X1 | 0.031 |   0.121 |    0.704 | 
     | regKey/U157         | A v -> Y ^ | INVX1  | 0.024 |   0.145 |    0.728 | 
     | regKey/\reg_reg[43] | D ^        | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: key[43]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.191
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[43] v  |        |       |   0.016 |    0.601 | 
     | mux_80/U76          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.659 | 
     | mux_80/U75          | A ^ -> Y v | INVX1  | 0.037 |   0.111 |    0.696 | 
     | regKey/U158         | A v -> Y ^ | MUX2X1 | 0.047 |   0.158 |    0.743 | 
     | regKey/U157         | A ^ -> Y v | INVX1  | 0.033 |   0.191 |    0.776 | 
     | regKey/\reg_reg[43] | D v        | DFFSR  | 0.000 |   0.191 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: key[42]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.149
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[42] ^  |        |       |   0.025 |    0.603 | 
     | mux_80/U74          | B ^ -> Y v | MUX2X1 | 0.036 |   0.061 |    0.639 | 
     | mux_80/U73          | A v -> Y ^ | INVX1  | 0.025 |   0.086 |    0.664 | 
     | regKey/U156         | A ^ -> Y v | MUX2X1 | 0.032 |   0.118 |    0.696 | 
     | regKey/U155         | A v -> Y ^ | INVX1  | 0.031 |   0.148 |    0.727 | 
     | regKey/\reg_reg[42] | D ^        | DFFSR  | 0.001 |   0.149 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.000 + 0.211 = 0.211
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.211 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: key[42]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.201
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[42] v  |        |       |   0.016 |    0.589 | 
     | mux_80/U74          | B v -> Y ^ | MUX2X1 | 0.063 |   0.079 |    0.652 | 
     | mux_80/U73          | A ^ -> Y v | INVX1  | 0.035 |   0.113 |    0.686 | 
     | regKey/U156         | A v -> Y ^ | MUX2X1 | 0.049 |   0.163 |    0.736 | 
     | regKey/U155         | A ^ -> Y v | INVX1  | 0.037 |   0.200 |    0.773 | 
     | regKey/\reg_reg[42] | D v        | DFFSR  | 0.001 |   0.201 |    0.774 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: key[41]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[41] ^  |        |       |   0.025 |    0.606 | 
     | mux_80/U72          | B ^ -> Y v | MUX2X1 | 0.036 |   0.060 |    0.641 | 
     | mux_80/U71          | A v -> Y ^ | INVX1  | 0.032 |   0.092 |    0.674 | 
     | regKey/U154         | A ^ -> Y v | MUX2X1 | 0.034 |   0.127 |    0.708 | 
     | regKey/U153         | A v -> Y ^ | INVX1  | 0.020 |   0.147 |    0.728 | 
     | regKey/\reg_reg[41] | D ^        | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.000 + 0.208 = 0.208
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.208 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: key[41]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.202
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[41] v  |        |       |   0.016 |    0.592 | 
     | mux_80/U72          | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |    0.654 | 
     | mux_80/U71          | A ^ -> Y v | INVX1  | 0.039 |   0.117 |    0.693 | 
     | regKey/U154         | A v -> Y ^ | MUX2X1 | 0.054 |   0.170 |    0.747 | 
     | regKey/U153         | A ^ -> Y v | INVX1  | 0.031 |   0.202 |    0.778 | 
     | regKey/\reg_reg[41] | D v        | DFFSR  | 0.000 |   0.202 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.000 + 0.171 = 0.171
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.171 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: key[40]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.124
= Slack Time                    0.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[40] ^  |        |       |   0.025 |    0.629 | 
     | mux_80/U70          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.661 | 
     | mux_80/U69          | A v -> Y ^ | INVX1  | 0.019 |   0.076 |    0.680 | 
     | regKey/U152         | A ^ -> Y v | MUX2X1 | 0.030 |   0.106 |    0.710 | 
     | regKey/U151         | A v -> Y ^ | INVX1  | 0.018 |   0.124 |    0.728 | 
     | regKey/\reg_reg[40] | D ^        | DFFSR  | 0.000 |   0.124 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.000 + 0.182 = 0.182
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.182 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: key[40]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.177
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[40] v  |        |       |   0.016 |    0.618 | 
     | mux_80/U70          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.674 | 
     | mux_80/U69          | A ^ -> Y v | INVX1  | 0.030 |   0.102 |    0.704 | 
     | regKey/U152         | A v -> Y ^ | MUX2X1 | 0.046 |   0.148 |    0.750 | 
     | regKey/U151         | A ^ -> Y v | INVX1  | 0.029 |   0.177 |    0.779 | 
     | regKey/\reg_reg[40] | D v        | DFFSR  | 0.000 |   0.177 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: key[39]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[39] ^  |        |       |   0.025 |    0.608 | 
     | mux_80/U66          | B ^ -> Y v | MUX2X1 | 0.037 |   0.062 |    0.644 | 
     | mux_80/U65          | A v -> Y ^ | INVX1  | 0.028 |   0.090 |    0.673 | 
     | regKey/U148         | A ^ -> Y v | MUX2X1 | 0.035 |   0.124 |    0.707 | 
     | regKey/U147         | A v -> Y ^ | INVX1  | 0.021 |   0.145 |    0.728 | 
     | regKey/\reg_reg[39] | D ^        | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: key[39]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.203
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[39] v  |        |       |   0.016 |    0.591 | 
     | mux_80/U66          | B v -> Y ^ | MUX2X1 | 0.064 |   0.080 |    0.655 | 
     | mux_80/U65          | A ^ -> Y v | INVX1  | 0.037 |   0.117 |    0.692 | 
     | regKey/U148         | A v -> Y ^ | MUX2X1 | 0.054 |   0.171 |    0.746 | 
     | regKey/U147         | A ^ -> Y v | INVX1  | 0.032 |   0.203 |    0.778 | 
     | regKey/\reg_reg[39] | D v        | DFFSR  | 0.000 |   0.203 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: key[38]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.152
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[38] ^  |        |       |   0.025 |    0.601 | 
     | mux_80/U64          | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |    0.636 | 
     | mux_80/U63          | A v -> Y ^ | INVX1  | 0.022 |   0.081 |    0.658 | 
     | regKey/U146         | A ^ -> Y v | MUX2X1 | 0.034 |   0.115 |    0.692 | 
     | regKey/U145         | A v -> Y ^ | INVX1  | 0.036 |   0.152 |    0.728 | 
     | regKey/\reg_reg[38] | D ^        | DFFSR  | 0.000 |   0.152 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: key[38]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.191
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[38] v  |        |       |   0.016 |    0.605 | 
     | mux_80/U64          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.665 | 
     | mux_80/U63          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |    0.698 | 
     | regKey/U146         | A v -> Y ^ | MUX2X1 | 0.054 |   0.162 |    0.751 | 
     | regKey/U145         | A ^ -> Y v | INVX1  | 0.029 |   0.191 |    0.780 | 
     | regKey/\reg_reg[38] | D v        | DFFSR  | 0.000 |   0.191 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: key[37]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[37] ^  |        |       |   0.025 |    0.617 | 
     | mux_80/U62          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |    0.650 | 
     | mux_80/U61          | A v -> Y ^ | INVX1  | 0.028 |   0.085 |    0.678 | 
     | regKey/U144         | A ^ -> Y v | MUX2X1 | 0.033 |   0.118 |    0.711 | 
     | regKey/U143         | A v -> Y ^ | INVX1  | 0.017 |   0.136 |    0.728 | 
     | regKey/\reg_reg[37] | D ^        | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: key[37]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.188
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[37] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U62          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.663 | 
     | mux_80/U61          | A ^ -> Y v | INVX1  | 0.035 |   0.108 |    0.699 | 
     | regKey/U144         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |    0.750 | 
     | regKey/U143         | A ^ -> Y v | INVX1  | 0.029 |   0.188 |    0.779 | 
     | regKey/\reg_reg[37] | D v        | DFFSR  | 0.000 |   0.188 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: key[36]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.152
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[36] ^  |        |       |   0.025 |    0.601 | 
     | mux_80/U60          | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |    0.636 | 
     | mux_80/U59          | A v -> Y ^ | INVX1  | 0.034 |   0.094 |    0.670 | 
     | regKey/U142         | A ^ -> Y v | MUX2X1 | 0.033 |   0.127 |    0.703 | 
     | regKey/U141         | A v -> Y ^ | INVX1  | 0.025 |   0.152 |    0.728 | 
     | regKey/\reg_reg[36] | D ^        | DFFSR  | 0.000 |   0.152 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: key[36]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.202
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[36] v  |        |       |   0.016 |    0.590 | 
     | mux_80/U60          | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |    0.651 | 
     | mux_80/U59          | A ^ -> Y v | INVX1  | 0.039 |   0.116 |    0.691 | 
     | regKey/U142         | A v -> Y ^ | MUX2X1 | 0.051 |   0.168 |    0.742 | 
     | regKey/U141         | A ^ -> Y v | INVX1  | 0.034 |   0.202 |    0.776 | 
     | regKey/\reg_reg[36] | D v        | DFFSR  | 0.000 |   0.202 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: key[35]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[35] ^  |        |       |   0.025 |    0.616 | 
     | mux_80/U58          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |    0.649 | 
     | mux_80/U57          | A v -> Y ^ | INVX1  | 0.023 |   0.080 |    0.672 | 
     | regKey/U140         | A ^ -> Y v | MUX2X1 | 0.033 |   0.113 |    0.705 | 
     | regKey/U139         | A v -> Y ^ | INVX1  | 0.023 |   0.137 |    0.728 | 
     | regKey/\reg_reg[35] | D ^        | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: key[35]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.190
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[35] v  |        |       |   0.016 |    0.603 | 
     | mux_80/U58          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.660 | 
     | mux_80/U57          | A ^ -> Y v | INVX1  | 0.032 |   0.105 |    0.692 | 
     | regKey/U140         | A v -> Y ^ | MUX2X1 | 0.052 |   0.157 |    0.744 | 
     | regKey/U139         | A ^ -> Y v | INVX1  | 0.033 |   0.189 |    0.777 | 
     | regKey/\reg_reg[35] | D v        | DFFSR  | 0.000 |   0.190 |    0.777 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: key[34]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.142
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[34] ^  |        |       |   0.025 |    0.611 | 
     | mux_80/U56          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.645 | 
     | mux_80/U55          | A v -> Y ^ | INVX1  | 0.021 |   0.081 |    0.667 | 
     | regKey/U138         | A ^ -> Y v | MUX2X1 | 0.032 |   0.113 |    0.699 | 
     | regKey/U137         | A v -> Y ^ | INVX1  | 0.029 |   0.142 |    0.728 | 
     | regKey/\reg_reg[34] | D ^        | DFFSR  | 0.000 |   0.142 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.000 + 0.204 = 0.204
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.204 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: key[34]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.194
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[34] v  |        |       |   0.016 |    0.596 | 
     | mux_80/U56          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.656 | 
     | mux_80/U55          | A ^ -> Y v | INVX1  | 0.031 |   0.107 |    0.687 | 
     | regKey/U138         | A v -> Y ^ | MUX2X1 | 0.050 |   0.157 |    0.737 | 
     | regKey/U137         | A ^ -> Y v | INVX1  | 0.037 |   0.193 |    0.774 | 
     | regKey/\reg_reg[34] | D v        | DFFSR  | 0.001 |   0.194 |    0.774 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: key[33]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.147
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[33] ^  |        |       |   0.025 |    0.604 | 
     | mux_80/U54          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.637 | 
     | mux_80/U53          | A v -> Y ^ | INVX1  | 0.026 |   0.084 |    0.663 | 
     | regKey/U136         | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |    0.695 | 
     | regKey/U135         | A v -> Y ^ | INVX1  | 0.032 |   0.147 |    0.727 | 
     | regKey/\reg_reg[33] | D ^        | DFFSR  | 0.001 |   0.147 |    0.727 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.000 + 0.206 = 0.206
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.206 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: key[33]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.195
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[33] v  |        |       |   0.016 |    0.595 | 
     | mux_80/U54          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.651 | 
     | mux_80/U53          | A ^ -> Y v | INVX1  | 0.034 |   0.107 |    0.686 | 
     | regKey/U136         | A v -> Y ^ | MUX2X1 | 0.049 |   0.156 |    0.735 | 
     | regKey/U135         | A ^ -> Y v | INVX1  | 0.038 |   0.194 |    0.773 | 
     | regKey/\reg_reg[33] | D v        | DFFSR  | 0.001 |   0.195 |    0.773 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: key[32]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[32] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U52          | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |    0.650 | 
     | mux_80/U51          | A v -> Y ^ | INVX1  | 0.029 |   0.089 |    0.679 | 
     | regKey/U134         | A ^ -> Y v | MUX2X1 | 0.032 |   0.121 |    0.711 | 
     | regKey/U133         | A v -> Y ^ | INVX1  | 0.018 |   0.138 |    0.728 | 
     | regKey/\reg_reg[32] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: key[32]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.192
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[32] v  |        |       |   0.016 |    0.604 | 
     | mux_80/U52          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.664 | 
     | mux_80/U51          | A ^ -> Y v | INVX1  | 0.037 |   0.113 |    0.701 | 
     | regKey/U134         | A v -> Y ^ | MUX2X1 | 0.049 |   0.163 |    0.750 | 
     | regKey/U133         | A ^ -> Y v | INVX1  | 0.029 |   0.192 |    0.779 | 
     | regKey/\reg_reg[32] | D v        | DFFSR  | 0.000 |   0.192 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: key[31]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.140
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[31] ^  |        |       |   0.025 |    0.613 | 
     | mux_80/U50          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |    0.647 | 
     | mux_80/U49          | A v -> Y ^ | INVX1  | 0.034 |   0.093 |    0.681 | 
     | regKey/U132         | A ^ -> Y v | MUX2X1 | 0.032 |   0.125 |    0.713 | 
     | regKey/U131         | A v -> Y ^ | INVX1  | 0.016 |   0.140 |    0.728 | 
     | regKey/\reg_reg[31] | D ^        | DFFSR  | 0.000 |   0.140 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: key[31]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.191
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[31] v  |        |       |   0.016 |    0.605 | 
     | mux_80/U50          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.664 | 
     | mux_80/U49          | A ^ -> Y v | INVX1  | 0.040 |   0.114 |    0.704 | 
     | regKey/U132         | A v -> Y ^ | MUX2X1 | 0.049 |   0.163 |    0.752 | 
     | regKey/U131         | A ^ -> Y v | INVX1  | 0.028 |   0.191 |    0.780 | 
     | regKey/\reg_reg[31] | D v        | DFFSR  | 0.000 |   0.191 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.000 + 0.180 = 0.180
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.180 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: key[30]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.133
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[30] ^  |        |       |   0.025 |    0.620 | 
     | mux_80/U48          | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |    0.651 | 
     | mux_80/U47          | A v -> Y ^ | INVX1  | 0.026 |   0.082 |    0.677 | 
     | regKey/U130         | A ^ -> Y v | MUX2X1 | 0.032 |   0.114 |    0.709 | 
     | regKey/U129         | A v -> Y ^ | INVX1  | 0.019 |   0.133 |    0.728 | 
     | regKey/\reg_reg[30] | D ^        | DFFSR  | 0.000 |   0.133 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: key[30]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.184
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[30] v  |        |       |   0.016 |    0.611 | 
     | mux_80/U48          | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |    0.666 | 
     | mux_80/U47          | A ^ -> Y v | INVX1  | 0.033 |   0.104 |    0.699 | 
     | regKey/U130         | A v -> Y ^ | MUX2X1 | 0.050 |   0.154 |    0.749 | 
     | regKey/U129         | A ^ -> Y v | INVX1  | 0.030 |   0.183 |    0.779 | 
     | regKey/\reg_reg[30] | D v        | DFFSR  | 0.000 |   0.184 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: key[29]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.145
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[29] ^  |        |       |   0.025 |    0.608 | 
     | mux_80/U44          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.642 | 
     | mux_80/U43          | A v -> Y ^ | INVX1  | 0.030 |   0.089 |    0.672 | 
     | regKey/U126         | A ^ -> Y v | MUX2X1 | 0.035 |   0.123 |    0.707 | 
     | regKey/U125         | A v -> Y ^ | INVX1  | 0.021 |   0.145 |    0.728 | 
     | regKey/\reg_reg[29] | D ^        | DFFSR  | 0.000 |   0.145 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.000 + 0.205 = 0.205
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.205 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: key[29]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.198
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[29] v  |        |       |   0.016 |    0.595 | 
     | mux_80/U44          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.653 | 
     | mux_80/U43          | A ^ -> Y v | INVX1  | 0.037 |   0.111 |    0.691 | 
     | regKey/U126         | A v -> Y ^ | MUX2X1 | 0.055 |   0.166 |    0.745 | 
     | regKey/U125         | A ^ -> Y v | INVX1  | 0.032 |   0.198 |    0.778 | 
     | regKey/\reg_reg[29] | D v        | DFFSR  | 0.000 |   0.198 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: key[28]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[28] ^  |        |       |   0.025 |    0.625 | 
     | mux_80/U42          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.659 | 
     | mux_80/U41          | A v -> Y ^ | INVX1  | 0.018 |   0.077 |    0.678 | 
     | regKey/U124         | A ^ -> Y v | MUX2X1 | 0.031 |   0.108 |    0.709 | 
     | regKey/U123         | A v -> Y ^ | INVX1  | 0.020 |   0.127 |    0.728 | 
     | regKey/\reg_reg[28] | D ^        | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: key[28]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.183
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[28] v  |        |       |   0.016 |    0.611 | 
     | mux_80/U42          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.670 | 
     | mux_80/U41          | A ^ -> Y v | INVX1  | 0.030 |   0.105 |    0.700 | 
     | regKey/U124         | A v -> Y ^ | MUX2X1 | 0.048 |   0.152 |    0.748 | 
     | regKey/U123         | A ^ -> Y v | INVX1  | 0.030 |   0.183 |    0.778 | 
     | regKey/\reg_reg[28] | D v        | DFFSR  | 0.000 |   0.183 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.000 + 0.172 = 0.172
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.172 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: key[27]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.125
= Slack Time                    0.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[27] ^  |        |       |   0.025 |    0.628 | 
     | mux_80/U40          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |    0.662 | 
     | mux_80/U39          | A v -> Y ^ | INVX1  | 0.020 |   0.079 |    0.683 | 
     | regKey/U122         | A ^ -> Y v | MUX2X1 | 0.030 |   0.109 |    0.713 | 
     | regKey/U121         | A v -> Y ^ | INVX1  | 0.016 |   0.124 |    0.728 | 
     | regKey/\reg_reg[27] | D ^        | DFFSR  | 0.000 |   0.125 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: key[27]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.179
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[27] v  |        |       |   0.016 |    0.617 | 
     | mux_80/U40          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.675 | 
     | mux_80/U39          | A ^ -> Y v | INVX1  | 0.031 |   0.106 |    0.707 | 
     | regKey/U122         | A v -> Y ^ | MUX2X1 | 0.046 |   0.151 |    0.752 | 
     | regKey/U121         | A ^ -> Y v | INVX1  | 0.028 |   0.179 |    0.780 | 
     | regKey/\reg_reg[27] | D v        | DFFSR  | 0.000 |   0.179 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: key[26]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.151
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[26] ^  |        |       |   0.025 |    0.600 | 
     | mux_80/U38          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.633 | 
     | mux_80/U37          | A v -> Y ^ | INVX1  | 0.026 |   0.083 |    0.659 | 
     | regKey/U120         | A ^ -> Y v | MUX2X1 | 0.033 |   0.116 |    0.692 | 
     | regKey/U119         | A v -> Y ^ | INVX1  | 0.034 |   0.150 |    0.726 | 
     | regKey/\reg_reg[26] | D ^        | DFFSR  | 0.001 |   0.151 |    0.726 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.000 + 0.209 = 0.209
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.209 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: key[26]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.198
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[26] v  |        |       |   0.016 |    0.591 | 
     | mux_80/U38          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.648 | 
     | mux_80/U37          | A ^ -> Y v | INVX1  | 0.033 |   0.106 |    0.681 | 
     | regKey/U120         | A v -> Y ^ | MUX2X1 | 0.052 |   0.158 |    0.733 | 
     | regKey/U119         | A ^ -> Y v | INVX1  | 0.039 |   0.197 |    0.772 | 
     | regKey/\reg_reg[26] | D v        | DFFSR  | 0.001 |   0.198 |    0.773 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: key[25]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[25] ^  |        |       |   0.025 |    0.617 | 
     | mux_80/U36          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |    0.651 | 
     | mux_80/U35          | A v -> Y ^ | INVX1  | 0.027 |   0.086 |    0.678 | 
     | regKey/U118         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |    0.709 | 
     | regKey/U117         | A v -> Y ^ | INVX1  | 0.019 |   0.136 |    0.728 | 
     | regKey/\reg_reg[25] | D ^        | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: key[25]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.187
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[25] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U36          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.666 | 
     | mux_80/U35          | A ^ -> Y v | INVX1  | 0.036 |   0.110 |    0.701 | 
     | regKey/U118         | A v -> Y ^ | MUX2X1 | 0.047 |   0.157 |    0.748 | 
     | regKey/U117         | A ^ -> Y v | INVX1  | 0.030 |   0.187 |    0.778 | 
     | regKey/\reg_reg[25] | D v        | DFFSR  | 0.000 |   0.187 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: key[24]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.139
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[24] ^  |        |       |   0.025 |    0.614 | 
     | mux_80/U34          | B ^ -> Y v | MUX2X1 | 0.042 |   0.066 |    0.656 | 
     | mux_80/U33          | A v -> Y ^ | INVX1  | 0.021 |   0.088 |    0.677 | 
     | regKey/U116         | A ^ -> Y v | MUX2X1 | 0.031 |   0.119 |    0.708 | 
     | regKey/U115         | A v -> Y ^ | INVX1  | 0.020 |   0.139 |    0.728 | 
     | regKey/\reg_reg[24] | D ^        | DFFSR  | 0.000 |   0.139 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.000 + 0.208 = 0.208
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.208 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: key[24]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.202
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[24] v  |        |       |   0.016 |    0.592 | 
     | mux_80/U34          | B v -> Y ^ | MUX2X1 | 0.073 |   0.089 |    0.665 | 
     | mux_80/U33          | A ^ -> Y v | INVX1  | 0.035 |   0.124 |    0.700 | 
     | regKey/U116         | A v -> Y ^ | MUX2X1 | 0.048 |   0.172 |    0.748 | 
     | regKey/U115         | A ^ -> Y v | INVX1  | 0.030 |   0.202 |    0.778 | 
     | regKey/\reg_reg[24] | D v        | DFFSR  | 0.000 |   0.202 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: key[23]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.139
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[23] ^  |        |       |   0.025 |    0.614 | 
     | mux_80/U32          | B ^ -> Y v | MUX2X1 | 0.045 |   0.070 |    0.659 | 
     | mux_80/U31          | A v -> Y ^ | INVX1  | 0.021 |   0.090 |    0.679 | 
     | regKey/U114         | A ^ -> Y v | MUX2X1 | 0.031 |   0.121 |    0.710 | 
     | regKey/U113         | A v -> Y ^ | INVX1  | 0.018 |   0.139 |    0.728 | 
     | regKey/\reg_reg[23] | D ^        | DFFSR  | 0.000 |   0.139 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.000 + 0.213 = 0.213
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.213 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: key[23]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.208
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[23] v  |        |       |   0.016 |    0.587 | 
     | mux_80/U32          | B v -> Y ^ | MUX2X1 | 0.079 |   0.095 |    0.666 | 
     | mux_80/U31          | A ^ -> Y v | INVX1  | 0.037 |   0.132 |    0.703 | 
     | regKey/U114         | A v -> Y ^ | MUX2X1 | 0.048 |   0.179 |    0.750 | 
     | regKey/U113         | A ^ -> Y v | INVX1  | 0.029 |   0.208 |    0.779 | 
     | regKey/\reg_reg[23] | D v        | DFFSR  | 0.000 |   0.208 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: key[22]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.143
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[22] ^  |        |       |   0.025 |    0.610 | 
     | mux_80/U30          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.645 | 
     | mux_80/U29          | A v -> Y ^ | INVX1  | 0.022 |   0.081 |    0.667 | 
     | regKey/U112         | A ^ -> Y v | MUX2X1 | 0.033 |   0.114 |    0.700 | 
     | regKey/U111         | A v -> Y ^ | INVX1  | 0.028 |   0.142 |    0.728 | 
     | regKey/\reg_reg[22] | D ^        | DFFSR  | 0.000 |   0.143 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.000 + 0.206 = 0.206
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.206 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: key[22]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.196
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[22] v  |        |       |   0.016 |    0.595 | 
     | mux_80/U30          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.655 | 
     | mux_80/U29          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |    0.687 | 
     | regKey/U112         | A v -> Y ^ | MUX2X1 | 0.052 |   0.160 |    0.739 | 
     | regKey/U111         | A ^ -> Y v | INVX1  | 0.036 |   0.196 |    0.775 | 
     | regKey/\reg_reg[22] | D v        | DFFSR  | 0.000 |   0.196 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: key[21]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.156
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[21] ^  |        |       |   0.025 |    0.597 | 
     | mux_80/U28          | B ^ -> Y v | MUX2X1 | 0.037 |   0.062 |    0.634 | 
     | mux_80/U27          | A v -> Y ^ | INVX1  | 0.033 |   0.095 |    0.667 | 
     | regKey/U110         | A ^ -> Y v | MUX2X1 | 0.034 |   0.129 |    0.701 | 
     | regKey/U109         | A v -> Y ^ | INVX1  | 0.027 |   0.156 |    0.728 | 
     | regKey/\reg_reg[21] | D ^        | DFFSR  | 0.000 |   0.156 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.218
Total delay(totDel): 0.000 + 0.218 = 0.218
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.218 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: key[21]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.209
= Slack Time                    0.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[21] v  |        |       |   0.016 |    0.582 | 
     | mux_80/U28          | B v -> Y ^ | MUX2X1 | 0.065 |   0.081 |    0.647 | 
     | mux_80/U27          | A ^ -> Y v | INVX1  | 0.040 |   0.121 |    0.687 | 
     | regKey/U110         | A v -> Y ^ | MUX2X1 | 0.053 |   0.174 |    0.740 | 
     | regKey/U109         | A ^ -> Y v | INVX1  | 0.035 |   0.209 |    0.775 | 
     | regKey/\reg_reg[21] | D v        | DFFSR  | 0.000 |   0.209 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.000 + 0.204 = 0.204
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.204 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: key[20]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.155
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[20] ^  |        |       |   0.025 |    0.596 | 
     | mux_80/U26          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.631 | 
     | mux_80/U25          | A v -> Y ^ | INVX1  | 0.028 |   0.087 |    0.659 | 
     | regKey/U108         | A ^ -> Y v | MUX2X1 | 0.035 |   0.123 |    0.694 | 
     | regKey/U107         | A v -> Y ^ | INVX1  | 0.032 |   0.155 |    0.726 | 
     | regKey/\reg_reg[20] | D ^        | DFFSR  | 0.001 |   0.155 |    0.727 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.217
Total delay(totDel): 0.000 + 0.217 = 0.217
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.217 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: key[20]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.206
= Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[20] v  |        |       |   0.016 |    0.583 | 
     | mux_80/U26          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.643 | 
     | mux_80/U25          | A ^ -> Y v | INVX1  | 0.035 |   0.111 |    0.678 | 
     | regKey/U108         | A v -> Y ^ | MUX2X1 | 0.056 |   0.167 |    0.734 | 
     | regKey/U107         | A ^ -> Y v | INVX1  | 0.039 |   0.206 |    0.773 | 
     | regKey/\reg_reg[20] | D v        | DFFSR  | 0.001 |   0.206 |    0.773 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: key[19]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[19] ^  |        |       |   0.025 |    0.607 | 
     | mux_80/U22          | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |    0.642 | 
     | mux_80/U21          | A v -> Y ^ | INVX1  | 0.025 |   0.084 |    0.667 | 
     | regKey/U104         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |    0.701 | 
     | regKey/U103         | A v -> Y ^ | INVX1  | 0.027 |   0.145 |    0.728 | 
     | regKey/\reg_reg[19] | D ^        | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.000 + 0.209 = 0.209
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.209 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: key[19]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.201
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[19] v  |        |       |   0.016 |    0.591 | 
     | mux_80/U22          | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |    0.652 | 
     | mux_80/U21          | A ^ -> Y v | INVX1  | 0.034 |   0.111 |    0.686 | 
     | regKey/U104         | A v -> Y ^ | MUX2X1 | 0.054 |   0.165 |    0.740 | 
     | regKey/U103         | A ^ -> Y v | INVX1  | 0.035 |   0.201 |    0.775 | 
     | regKey/\reg_reg[19] | D v        | DFFSR  | 0.000 |   0.201 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: key[18]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.147
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[18] ^  |        |       |   0.025 |    0.604 | 
     | mux_80/U20          | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |    0.636 | 
     | mux_80/U19          | A v -> Y ^ | INVX1  | 0.023 |   0.079 |    0.659 | 
     | regKey/U102         | A ^ -> Y v | MUX2X1 | 0.036 |   0.114 |    0.694 | 
     | regKey/U101         | A v -> Y ^ | INVX1  | 0.032 |   0.146 |    0.726 | 
     | regKey/\reg_reg[18] | D ^        | DFFSR  | 0.001 |   0.147 |    0.727 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.000 + 0.209 = 0.209
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.209 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: key[18]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.198
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[18] v  |        |       |   0.016 |    0.591 | 
     | mux_80/U20          | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |    0.645 | 
     | mux_80/U19          | A ^ -> Y v | INVX1  | 0.032 |   0.102 |    0.677 | 
     | regKey/U102         | A v -> Y ^ | MUX2X1 | 0.056 |   0.158 |    0.733 | 
     | regKey/U101         | A ^ -> Y v | INVX1  | 0.039 |   0.198 |    0.773 | 
     | regKey/\reg_reg[18] | D v        | DFFSR  | 0.001 |   0.198 |    0.773 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.000 + 0.208 = 0.208
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.208 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: key[17]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.161
= Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[17] ^  |        |       |   0.025 |    0.592 | 
     | mux_80/U18          | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |    0.627 | 
     | mux_80/U17          | A v -> Y ^ | INVX1  | 0.027 |   0.086 |    0.654 | 
     | regKey/U100         | A ^ -> Y v | MUX2X1 | 0.033 |   0.119 |    0.686 | 
     | regKey/U99          | A v -> Y ^ | INVX1  | 0.042 |   0.161 |    0.728 | 
     | regKey/\reg_reg[17] | D ^        | DFFSR  | 0.000 |   0.161 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.207
Total delay(totDel): 0.000 + 0.207 = 0.207
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.207 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: key[17]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.198
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[17] v  |        |       |   0.016 |    0.594 | 
     | mux_80/U18          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |    0.654 | 
     | mux_80/U17          | A ^ -> Y v | INVX1  | 0.036 |   0.112 |    0.689 | 
     | regKey/U100         | A v -> Y ^ | MUX2X1 | 0.051 |   0.162 |    0.740 | 
     | regKey/U99          | A ^ -> Y v | INVX1  | 0.035 |   0.197 |    0.775 | 
     | regKey/\reg_reg[17] | D v        | DFFSR  | 0.000 |   0.198 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.000 + 0.178 = 0.178
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.178 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: key[16]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.131
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[16] ^  |        |       |   0.025 |    0.622 | 
     | mux_80/U16          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.654 | 
     | mux_80/U15          | A v -> Y ^ | INVX1  | 0.018 |   0.075 |    0.672 | 
     | regKey/U98          | A ^ -> Y v | MUX2X1 | 0.031 |   0.107 |    0.704 | 
     | regKey/U97          | A v -> Y ^ | INVX1  | 0.024 |   0.131 |    0.728 | 
     | regKey/\reg_reg[16] | D ^        | DFFSR  | 0.000 |   0.131 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.000 + 0.191 = 0.191
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.191 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: key[16]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.183
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[16] v  |        |       |   0.016 |    0.609 | 
     | mux_80/U16          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.665 | 
     | mux_80/U15          | A ^ -> Y v | INVX1  | 0.029 |   0.101 |    0.694 | 
     | regKey/U98          | A v -> Y ^ | MUX2X1 | 0.048 |   0.149 |    0.743 | 
     | regKey/U97          | A ^ -> Y v | INVX1  | 0.033 |   0.183 |    0.776 | 
     | regKey/\reg_reg[16] | D v        | DFFSR  | 0.000 |   0.183 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.000 + 0.172 = 0.172
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.172 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: key[15]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.125
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[15] ^  |        |       |   0.025 |    0.628 | 
     | mux_80/U14          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.662 | 
     | mux_80/U13          | A v -> Y ^ | INVX1  | 0.019 |   0.077 |    0.681 | 
     | regKey/U96          | A ^ -> Y v | MUX2X1 | 0.032 |   0.109 |    0.713 | 
     | regKey/U95          | A v -> Y ^ | INVX1  | 0.015 |   0.125 |    0.728 | 
     | regKey/\reg_reg[15] | D ^        | DFFSR  | 0.000 |   0.125 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: key[15]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.183
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[15] v  |        |       |   0.016 |    0.613 | 
     | mux_80/U14          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.672 | 
     | mux_80/U13          | A ^ -> Y v | INVX1  | 0.030 |   0.105 |    0.703 | 
     | regKey/U96          | A v -> Y ^ | MUX2X1 | 0.050 |   0.155 |    0.752 | 
     | regKey/U95          | A ^ -> Y v | INVX1  | 0.028 |   0.183 |    0.780 | 
     | regKey/\reg_reg[15] | D v        | DFFSR  | 0.000 |   0.183 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: key[14]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[14] ^  |        |       |   0.025 |    0.616 | 
     | mux_80/U12          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.650 | 
     | mux_80/U11          | A v -> Y ^ | INVX1  | 0.026 |   0.085 |    0.676 | 
     | regKey/U94          | A ^ -> Y v | MUX2X1 | 0.030 |   0.115 |    0.706 | 
     | regKey/U93          | A v -> Y ^ | INVX1  | 0.022 |   0.137 |    0.728 | 
     | regKey/\reg_reg[14] | D ^        | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: key[14]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.188
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[14] v  |        |       |   0.016 |    0.606 | 
     | mux_80/U12          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.665 | 
     | mux_80/U11          | A ^ -> Y v | INVX1  | 0.034 |   0.109 |    0.699 | 
     | regKey/U94          | A v -> Y ^ | MUX2X1 | 0.046 |   0.156 |    0.746 | 
     | regKey/U93          | A ^ -> Y v | INVX1  | 0.031 |   0.187 |    0.777 | 
     | regKey/\reg_reg[14] | D v        | DFFSR  | 0.000 |   0.188 |    0.777 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: key[13]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[13] ^  |        |       |   0.025 |    0.615 | 
     | mux_80/U10          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |    0.648 | 
     | mux_80/U9           | A v -> Y ^ | INVX1  | 0.030 |   0.087 |    0.677 | 
     | regKey/U92          | A ^ -> Y v | MUX2X1 | 0.031 |   0.118 |    0.708 | 
     | regKey/U91          | A v -> Y ^ | INVX1  | 0.020 |   0.138 |    0.728 | 
     | regKey/\reg_reg[13] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: key[13]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.187
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[13] v  |        |       |   0.016 |    0.607 | 
     | mux_80/U10          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.664 | 
     | mux_80/U9           | A ^ -> Y v | INVX1  | 0.036 |   0.109 |    0.701 | 
     | regKey/U92          | A v -> Y ^ | MUX2X1 | 0.047 |   0.156 |    0.748 | 
     | regKey/U91          | A ^ -> Y v | INVX1  | 0.030 |   0.186 |    0.778 | 
     | regKey/\reg_reg[13] | D v        | DFFSR  | 0.000 |   0.187 |    0.778 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.000 + 0.178 = 0.178
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.178 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: key[12]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.131
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[12] ^  |        |       |   0.025 |    0.622 | 
     | mux_80/U8           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.655 | 
     | mux_80/U7           | A v -> Y ^ | INVX1  | 0.024 |   0.082 |    0.679 | 
     | regKey/U90          | A ^ -> Y v | MUX2X1 | 0.032 |   0.114 |    0.712 | 
     | regKey/U89          | A v -> Y ^ | INVX1  | 0.016 |   0.131 |    0.728 | 
     | regKey/\reg_reg[12] | D ^        | DFFSR  | 0.000 |   0.131 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: key[12]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.185
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[12] v  |        |       |   0.016 |    0.610 | 
     | mux_80/U8           | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |    0.667 | 
     | mux_80/U7           | A ^ -> Y v | INVX1  | 0.033 |   0.106 |    0.701 | 
     | regKey/U90          | A v -> Y ^ | MUX2X1 | 0.050 |   0.157 |    0.751 | 
     | regKey/U89          | A ^ -> Y v | INVX1  | 0.029 |   0.185 |    0.780 | 
     | regKey/\reg_reg[12] | D v        | DFFSR  | 0.000 |   0.185 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.000 + 0.173 = 0.173
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.173 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: key[11]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.126
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[11] ^  |        |       |   0.025 |    0.627 | 
     | mux_80/U6           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.660 | 
     | mux_80/U5           | A v -> Y ^ | INVX1  | 0.019 |   0.077 |    0.679 | 
     | regKey/U88          | A ^ -> Y v | MUX2X1 | 0.030 |   0.107 |    0.710 | 
     | regKey/U87          | A v -> Y ^ | INVX1  | 0.019 |   0.126 |    0.728 | 
     | regKey/\reg_reg[11] | D ^        | DFFSR  | 0.000 |   0.126 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: key[11]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.179
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[11] v  |        |       |   0.016 |    0.615 | 
     | mux_80/U6           | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |    0.673 | 
     | mux_80/U5           | A ^ -> Y v | INVX1  | 0.030 |   0.103 |    0.703 | 
     | regKey/U88          | A v -> Y ^ | MUX2X1 | 0.046 |   0.150 |    0.749 | 
     | regKey/U87          | A ^ -> Y v | INVX1  | 0.030 |   0.179 |    0.779 | 
     | regKey/\reg_reg[11] | D v        | DFFSR  | 0.000 |   0.179 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: key[10]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.142
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[10] ^  |        |       |   0.025 |    0.611 | 
     | mux_80/U4           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.644 | 
     | mux_80/U3           | A v -> Y ^ | INVX1  | 0.033 |   0.091 |    0.678 | 
     | regKey/U86          | A ^ -> Y v | MUX2X1 | 0.032 |   0.123 |    0.710 | 
     | regKey/U85          | A v -> Y ^ | INVX1  | 0.019 |   0.142 |    0.728 | 
     | regKey/\reg_reg[10] | D ^        | DFFSR  | 0.000 |   0.142 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: key[10]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.192
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[10] v  |        |       |   0.016 |    0.603 | 
     | mux_80/U4           | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |    0.660 | 
     | mux_80/U3           | A ^ -> Y v | INVX1  | 0.039 |   0.113 |    0.700 | 
     | regKey/U86          | A v -> Y ^ | MUX2X1 | 0.050 |   0.162 |    0.749 | 
     | regKey/U85          | A ^ -> Y v | INVX1  | 0.030 |   0.192 |    0.779 | 
     | regKey/\reg_reg[10] | D v        | DFFSR  | 0.000 |   0.192 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: key[9]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.149
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[9] ^   |        |       |   0.025 |    0.604 | 
     | mux_80/U160        | B ^ -> Y v | MUX2X1 | 0.040 |   0.064 |    0.644 | 
     | mux_80/U159        | A v -> Y ^ | INVX1  | 0.026 |   0.090 |    0.670 | 
     | regKey/U322        | A ^ -> Y v | MUX2X1 | 0.032 |   0.122 |    0.701 | 
     | regKey/U321        | A v -> Y ^ | INVX1  | 0.027 |   0.149 |    0.728 | 
     | regKey/\reg_reg[9] | D ^        | DFFSR  | 0.000 |   0.149 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.000 + 0.214 = 0.214
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.214 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: key[9]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.205
= Slack Time                    0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[9] v   |        |       |   0.016 |    0.586 | 
     | mux_80/U160        | B v -> Y ^ | MUX2X1 | 0.069 |   0.085 |    0.655 | 
     | mux_80/U159        | A ^ -> Y v | INVX1  | 0.036 |   0.121 |    0.691 | 
     | regKey/U322        | A v -> Y ^ | MUX2X1 | 0.049 |   0.170 |    0.740 | 
     | regKey/U321        | A ^ -> Y v | INVX1  | 0.035 |   0.205 |    0.775 | 
     | regKey/\reg_reg[9] | D v        | DFFSR  | 0.000 |   0.205 |    0.775 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: key[8]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.145
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[8] ^   |        |       |   0.025 |    0.606 | 
     | mux_80/U158        | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |    0.639 | 
     | mux_80/U157        | A v -> Y ^ | INVX1  | 0.021 |   0.079 |    0.661 | 
     | regKey/U320        | A ^ -> Y v | MUX2X1 | 0.032 |   0.112 |    0.693 | 
     | regKey/U319        | A v -> Y ^ | INVX1  | 0.033 |   0.144 |    0.726 | 
     | regKey/\reg_reg[8] | D ^        | DFFSR  | 0.001 |   0.145 |    0.726 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.000 + 0.206 = 0.206
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.206 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: key[8]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.195
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[8] v   |        |       |   0.016 |    0.594 | 
     | mux_80/U158        | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |    0.651 | 
     | mux_80/U157        | A ^ -> Y v | INVX1  | 0.032 |   0.105 |    0.683 | 
     | regKey/U320        | A v -> Y ^ | MUX2X1 | 0.050 |   0.155 |    0.733 | 
     | regKey/U319        | A ^ -> Y v | INVX1  | 0.039 |   0.194 |    0.772 | 
     | regKey/\reg_reg[8] | D v        | DFFSR  | 0.001 |   0.195 |    0.773 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.000 + 0.178 = 0.178
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.178 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: key[7]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.131
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[7] ^   |        |       |   0.025 |    0.622 | 
     | mux_80/U156        | B ^ -> Y v | MUX2X1 | 0.036 |   0.061 |    0.658 | 
     | mux_80/U155        | A v -> Y ^ | INVX1  | 0.021 |   0.082 |    0.679 | 
     | regKey/U318        | A ^ -> Y v | MUX2X1 | 0.033 |   0.115 |    0.713 | 
     | regKey/U317        | A v -> Y ^ | INVX1  | 0.016 |   0.131 |    0.728 | 
     | regKey/\reg_reg[7] | D ^        | DFFSR  | 0.000 |   0.131 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: key[7]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.190
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[7] v   |        |       |   0.016 |    0.606 | 
     | mux_80/U156        | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |    0.669 | 
     | mux_80/U155        | A ^ -> Y v | INVX1  | 0.031 |   0.109 |    0.699 | 
     | regKey/U318        | A v -> Y ^ | MUX2X1 | 0.052 |   0.161 |    0.752 | 
     | regKey/U317        | A ^ -> Y v | INVX1  | 0.028 |   0.190 |    0.780 | 
     | regKey/\reg_reg[7] | D v        | DFFSR  | 0.000 |   0.190 |    0.780 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: key[6]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[6] ^   |        |       |   0.025 |    0.615 | 
     | mux_80/U134        | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |    0.649 | 
     | mux_80/U133        | A v -> Y ^ | INVX1  | 0.027 |   0.086 |    0.676 | 
     | regKey/U296        | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |    0.710 | 
     | regKey/U295        | A v -> Y ^ | INVX1  | 0.019 |   0.138 |    0.728 | 
     | regKey/\reg_reg[6] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: key[6]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.193
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[6] v   |        |       |   0.016 |    0.602 | 
     | mux_80/U134        | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.661 | 
     | mux_80/U133        | A ^ -> Y v | INVX1  | 0.035 |   0.110 |    0.696 | 
     | regKey/U296        | A v -> Y ^ | MUX2X1 | 0.053 |   0.163 |    0.749 | 
     | regKey/U295        | A ^ -> Y v | INVX1  | 0.030 |   0.193 |    0.779 | 
     | regKey/\reg_reg[6] | D v        | DFFSR  | 0.000 |   0.193 |    0.779 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.000 + 0.176 = 0.176
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.176 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: key[5]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.129
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[5] ^   |        |       |   0.025 |    0.624 | 
     | mux_80/U112        | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |    0.659 | 
     | mux_80/U111        | A v -> Y ^ | INVX1  | 0.021 |   0.081 |    0.680 | 
     | regKey/U274        | A ^ -> Y v | MUX2X1 | 0.030 |   0.111 |    0.710 | 
     | regKey/U273        | A v -> Y ^ | INVX1  | 0.018 |   0.129 |    0.728 | 
     | regKey/\reg_reg[5] | D ^        | DFFSR  | 0.000 |   0.129 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: key[5]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.184
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[5] v   |        |       |   0.016 |    0.611 | 
     | mux_80/U112        | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |    0.672 | 
     | mux_80/U111        | A ^ -> Y v | INVX1  | 0.032 |   0.109 |    0.704 | 
     | regKey/U274        | A v -> Y ^ | MUX2X1 | 0.046 |   0.155 |    0.750 | 
     | regKey/U273        | A ^ -> Y v | INVX1  | 0.029 |   0.184 |    0.779 | 
     | regKey/\reg_reg[5] | D v        | DFFSR  | 0.000 |   0.184 |    0.779 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.000 + 0.180 = 0.180
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.180 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: key[4]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.133
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[4] ^   |        |       |   0.025 |    0.620 | 
     | mux_80/U90         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |    0.651 | 
     | mux_80/U89         | A v -> Y ^ | INVX1  | 0.026 |   0.082 |    0.677 | 
     | regKey/U252        | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |    0.710 | 
     | regKey/U251        | A v -> Y ^ | INVX1  | 0.019 |   0.133 |    0.728 | 
     | regKey/\reg_reg[4] | D ^        | DFFSR  | 0.000 |   0.133 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: key[4]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.185
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[4] v   |        |       |   0.016 |    0.610 | 
     | mux_80/U90         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |    0.664 | 
     | mux_80/U89         | A ^ -> Y v | INVX1  | 0.034 |   0.104 |    0.698 | 
     | regKey/U252        | A v -> Y ^ | MUX2X1 | 0.050 |   0.155 |    0.749 | 
     | regKey/U251        | A ^ -> Y v | INVX1  | 0.030 |   0.185 |    0.779 | 
     | regKey/\reg_reg[4] | D v        | DFFSR  | 0.000 |   0.185 |    0.779 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: key[3]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[3] ^   |        |       |   0.025 |    0.615 | 
     | mux_80/U68         | B ^ -> Y v | MUX2X1 | 0.036 |   0.060 |    0.650 | 
     | mux_80/U67         | A v -> Y ^ | INVX1  | 0.022 |   0.082 |    0.672 | 
     | regKey/U150        | A ^ -> Y v | MUX2X1 | 0.030 |   0.113 |    0.703 | 
     | regKey/U149        | A v -> Y ^ | INVX1  | 0.025 |   0.138 |    0.728 | 
     | regKey/\reg_reg[3] | D ^        | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: key[3]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.191
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[3] v   |        |       |   0.016 |    0.600 | 
     | mux_80/U68         | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |    0.662 | 
     | mux_80/U67         | A ^ -> Y v | INVX1  | 0.032 |   0.110 |    0.695 | 
     | regKey/U150        | A v -> Y ^ | MUX2X1 | 0.047 |   0.157 |    0.742 | 
     | regKey/U149        | A ^ -> Y v | INVX1  | 0.034 |   0.191 |    0.775 | 
     | regKey/\reg_reg[3] | D v        | DFFSR  | 0.000 |   0.191 |    0.776 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: key[2]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[2] ^   |        |       |   0.025 |    0.625 | 
     | mux_80/U46         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |    0.659 | 
     | mux_80/U45         | A v -> Y ^ | INVX1  | 0.019 |   0.078 |    0.678 | 
     | regKey/U128        | A ^ -> Y v | MUX2X1 | 0.033 |   0.111 |    0.711 | 
     | regKey/U127        | A v -> Y ^ | INVX1  | 0.017 |   0.128 |    0.728 | 
     | regKey/\reg_reg[2] | D ^        | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.000 + 0.191 = 0.191
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.191 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: key[2]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.186
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[2] v   |        |       |   0.016 |    0.609 | 
     | mux_80/U46         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |    0.668 | 
     | mux_80/U45         | A ^ -> Y v | INVX1  | 0.030 |   0.106 |    0.699 | 
     | regKey/U128        | A v -> Y ^ | MUX2X1 | 0.051 |   0.157 |    0.750 | 
     | regKey/U127        | A ^ -> Y v | INVX1  | 0.029 |   0.186 |    0.779 | 
     | regKey/\reg_reg[2] | D v        | DFFSR  | 0.000 |   0.186 |    0.779 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: key[1]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.151
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[1] ^   |        |       |   0.025 |    0.601 | 
     | mux_80/U24         | B ^ -> Y v | MUX2X1 | 0.036 |   0.061 |    0.637 | 
     | mux_80/U23         | A v -> Y ^ | INVX1  | 0.027 |   0.088 |    0.664 | 
     | regKey/U106        | A ^ -> Y v | MUX2X1 | 0.033 |   0.121 |    0.697 | 
     | regKey/U105        | A v -> Y ^ | INVX1  | 0.030 |   0.151 |    0.727 | 
     | regKey/\reg_reg[1] | D ^        | DFFSR  | 0.001 |   0.151 |    0.728 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.000 + 0.212 = 0.212
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.212 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: key[1]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.201
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[1] v   |        |       |   0.016 |    0.588 | 
     | mux_80/U24         | B v -> Y ^ | MUX2X1 | 0.063 |   0.079 |    0.651 | 
     | mux_80/U23         | A ^ -> Y v | INVX1  | 0.035 |   0.113 |    0.685 | 
     | regKey/U106        | A v -> Y ^ | MUX2X1 | 0.051 |   0.164 |    0.736 | 
     | regKey/U105        | A ^ -> Y v | INVX1  | 0.037 |   0.201 |    0.773 | 
     | regKey/\reg_reg[1] | D v        | DFFSR  | 0.001 |   0.201 |    0.774 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: key[0]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.151
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[0] ^   |        |       |   0.025 |    0.597 | 
     | mux_80/U2          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |    0.629 | 
     | mux_80/U1          | A v -> Y ^ | INVX1  | 0.023 |   0.080 |    0.653 | 
     | regKey/U84         | A ^ -> Y v | MUX2X1 | 0.032 |   0.113 |    0.685 | 
     | regKey/U83         | A v -> Y ^ | INVX1  | 0.038 |   0.150 |    0.723 | 
     | regKey/\reg_reg[0] | D ^        | DFFSR  | 0.001 |   0.151 |    0.724 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input0[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.000 + 0.211 = 0.211
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.211 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: key[0]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.197
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[0] v   |        |       |   0.016 |    0.589 | 
     | mux_80/U2          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |    0.645 | 
     | mux_80/U1          | A ^ -> Y v | INVX1  | 0.033 |   0.104 |    0.677 | 
     | regKey/U84         | A v -> Y ^ | MUX2X1 | 0.050 |   0.155 |    0.728 | 
     | regKey/U83         | A ^ -> Y v | INVX1  | 0.042 |   0.197 |    0.770 | 
     | regKey/\reg_reg[0] | D v        | DFFSR  | 0.001 |   0.197 |    0.771 | 
     +-----------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[79]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.739
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.739 + 0.173 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.739 / 0.911 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.840
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.111 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.313 | 
     | mixer/s1/U29        | A ^ -> Y v   | INVX1   | 0.162 |   0.587 |    0.475 | 
     | mixer/s1/U15        | B v -> Y v   | AND2X1  | 0.058 |   0.645 |    0.534 | 
     | mixer/s1/U16        | A v -> Y ^   | INVX1   | 0.019 |   0.664 |    0.553 | 
     | mixer/s1/U24        | C ^ -> Y v   | NAND3X1 | 0.022 |   0.686 |    0.574 | 
     | mixer/s1/U23        | B v -> Y ^   | NAND3X1 | 0.053 |   0.739 |    0.627 | 
     | mux_80/U154         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.771 |    0.659 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.792 |    0.680 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.823 |    0.712 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.840 |    0.728 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.840 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[79]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.732
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.732 + 0.177 = 0.909
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.732 / 0.909 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.889
= Slack Time                   -0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.109 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.315 | 
     | mixer/s1/U29        | A ^ -> Y v   | INVX1   | 0.162 |   0.587 |    0.478 | 
     | mixer/s1/U27        | B v -> Y ^   | NAND3X1 | 0.074 |   0.660 |    0.551 | 
     | mixer/s1/U3         | A ^ -> Y ^   | AND2X1  | 0.046 |   0.707 |    0.597 | 
     | mixer/s1/U23        | C ^ -> Y v   | NAND3X1 | 0.025 |   0.732 |    0.623 | 
     | mux_80/U154         | A v -> Y ^   | MUX2X1  | 0.048 |   0.781 |    0.671 | 
     | mux_80/U153         | A ^ -> Y v   | INVX1   | 0.031 |   0.812 |    0.702 | 
     | regKey/U316         | A v -> Y ^   | MUX2X1  | 0.049 |   0.860 |    0.751 | 
     | regKey/U315         | A ^ -> Y v   | INVX1   | 0.029 |   0.889 |    0.780 | 
     | regKey/\reg_reg[79] | D v          | DFFSR   | 0.000 |   0.889 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[78]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.679
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.679 + 0.195 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.679 / 0.875 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.803
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.350 | 
     | mixer/s1/U32        | C ^ -> Y v   | NAND3X1 | 0.118 |   0.542 |    0.467 | 
     | mixer/s1/U3         | B v -> Y v   | AND2X1  | 0.066 |   0.608 |    0.533 | 
     | mixer/s1/U17        | A v -> Y ^   | INVX1   | 0.018 |   0.626 |    0.551 | 
     | mixer/s1/U25        | A ^ -> Y ^   | OR2X1   | 0.054 |   0.679 |    0.605 | 
     | mux_80/U152         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.716 |    0.641 | 
     | mux_80/U151         | A v -> Y ^   | INVX1   | 0.027 |   0.743 |    0.668 | 
     | regKey/U314         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.778 |    0.703 | 
     | regKey/U313         | A v -> Y ^   | INVX1   | 0.025 |   0.803 |    0.728 | 
     | regKey/\reg_reg[78] | D ^          | DFFSR   | 0.000 |   0.803 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[78]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.790
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.790 + 0.206 = 0.996
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.790 / 0.996 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.972
= Slack Time                   -0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.196 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.228 | 
     | mixer/s1/U29        | A ^ -> Y v   | INVX1   | 0.162 |   0.587 |    0.391 | 
     | mixer/s1/U27        | B v -> Y ^   | NAND3X1 | 0.074 |   0.660 |    0.464 | 
     | mixer/s1/U3         | A ^ -> Y ^   | AND2X1  | 0.046 |   0.707 |    0.511 | 
     | mixer/s1/U17        | A ^ -> Y v   | INVX1   | 0.030 |   0.737 |    0.541 | 
     | mixer/s1/U25        | A v -> Y v   | OR2X1   | 0.053 |   0.790 |    0.594 | 
     | mux_80/U152         | A v -> Y ^   | MUX2X1  | 0.057 |   0.846 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v   | INVX1   | 0.036 |   0.882 |    0.686 | 
     | regKey/U314         | A v -> Y ^   | MUX2X1  | 0.056 |   0.938 |    0.742 | 
     | regKey/U313         | A ^ -> Y v   | INVX1   | 0.034 |   0.972 |    0.776 | 
     | regKey/\reg_reg[78] | D v          | DFFSR   | 0.000 |   0.972 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[77]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.633
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.633 + 0.186 = 0.819
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.633 / 0.819 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.747
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.019 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.406 | 
     | mixer/s1/U35        | S ^ -> Y v   | MUX2X1  | 0.117 |   0.541 |    0.523 | 
     | mixer/s1/U34        | A v -> Y ^   | INVX1   | 0.047 |   0.588 |    0.570 | 
     | mixer/s1/U31        | A ^ -> Y v   | NAND3X1 | 0.026 |   0.614 |    0.596 | 
     | mixer/s1/U30        | A v -> Y ^   | INVX1   | 0.018 |   0.632 |    0.614 | 
     | mux_80/U150         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.663 |    0.644 | 
     | mux_80/U149         | A v -> Y ^   | INVX1   | 0.027 |   0.690 |    0.671 | 
     | regKey/U312         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.722 |    0.703 | 
     | regKey/U311         | A v -> Y ^   | INVX1   | 0.025 |   0.747 |    0.728 | 
     | regKey/\reg_reg[77] | D ^          | DFFSR   | 0.000 |   0.747 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[77]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.646
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.646 + 0.189 = 0.834
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.646 / 0.834 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.810
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.034 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.390 | 
     | mixer/s1/U35        | S ^ -> Y ^   | MUX2X1  | 0.095 |   0.519 |    0.485 | 
     | mixer/s1/U34        | A ^ -> Y v   | INVX1   | 0.044 |   0.563 |    0.529 | 
     | mixer/s1/U31        | A v -> Y ^   | NAND3X1 | 0.053 |   0.616 |    0.582 | 
     | mixer/s1/U30        | A ^ -> Y v   | INVX1   | 0.029 |   0.646 |    0.612 | 
     | mux_80/U150         | A v -> Y ^   | MUX2X1  | 0.047 |   0.692 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v   | INVX1   | 0.035 |   0.727 |    0.693 | 
     | regKey/U312         | A v -> Y ^   | MUX2X1  | 0.049 |   0.776 |    0.742 | 
     | regKey/U311         | A ^ -> Y v   | INVX1   | 0.034 |   0.810 |    0.776 | 
     | regKey/\reg_reg[77] | D v          | DFFSR   | 0.000 |   0.810 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[76]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.587
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.587 + 0.202 = 0.789
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.587 / 0.789 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.714
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.011 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.436 | 
     | mixer/s1/U21        | A ^ -> Y ^   | AND2X1  | 0.018 |   0.442 |    0.454 | 
     | mixer/s1/U22        | A ^ -> Y v   | INVX1   | 0.030 |   0.472 |    0.484 | 
     | mixer/s1/U40        | A v -> Y ^   | XOR2X1  | 0.043 |   0.515 |    0.526 | 
     | mixer/s1/U39        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.547 |    0.558 | 
     | mixer/s1/U38        | C v -> Y ^   | OAI21X1 | 0.040 |   0.587 |    0.598 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.621 |    0.632 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.023 |   0.644 |    0.655 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.677 |    0.688 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.713 |    0.724 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.001 |   0.714 |    0.725 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[76]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.610
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.610 + 0.206 = 0.816
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.610 / 0.816 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.787
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.016 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.408 | 
     | mixer/s1/U21        | A ^ -> Y ^   | AND2X1  | 0.018 |   0.442 |    0.426 | 
     | mixer/s1/U22        | A ^ -> Y v   | INVX1   | 0.030 |   0.472 |    0.456 | 
     | mixer/s1/U41        | B v -> Y v   | AND2X1  | 0.052 |   0.524 |    0.508 | 
     | mixer/s1/U39        | B v -> Y ^   | MUX2X1  | 0.056 |   0.580 |    0.565 | 
     | mixer/s1/U38        | C ^ -> Y v   | OAI21X1 | 0.029 |   0.610 |    0.594 | 
     | mux_80/U148         | A v -> Y ^   | MUX2X1  | 0.051 |   0.661 |    0.645 | 
     | mux_80/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.693 |    0.677 | 
     | regKey/U310         | A v -> Y ^   | MUX2X1  | 0.052 |   0.745 |    0.729 | 
     | regKey/U309         | A ^ -> Y v   | INVX1   | 0.041 |   0.786 |    0.771 | 
     | regKey/\reg_reg[76] | D v          | DFFSR   | 0.001 |   0.787 |    0.771 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[75]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.140
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.140 + 0.189 = 0.329
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.140 / 0.329 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.257
= Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.471 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |    0.611 | 
     | mux_80/U146         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.172 |    0.643 | 
     | mux_80/U145         | A v -> Y ^   | INVX1  | 0.028 |   0.199 |    0.671 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.232 |    0.704 | 
     | regKey/U307         | A v -> Y ^   | INVX1  | 0.024 |   0.257 |    0.728 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR  | 0.000 |   0.257 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[75]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.134
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.134 + 0.192 = 0.326
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.134 / 0.326 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.303
= Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.474 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |    0.608 | 
     | mux_80/U146         | A v -> Y ^   | MUX2X1 | 0.048 |   0.182 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |    0.691 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1 | 0.052 |   0.269 |    0.743 | 
     | regKey/U307         | A ^ -> Y v   | INVX1  | 0.034 |   0.302 |    0.776 | 
     | regKey/\reg_reg[75] | D v          | DFFSR  | 0.000 |   0.303 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[74]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.146 + 0.178 = 0.324
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.324 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.252
= Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.476 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q ^ | DFFSR  | 0.146 |   0.146 |    0.622 | 
     | mux_80/U144         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.181 |    0.658 | 
     | mux_80/U143         | A v -> Y ^   | INVX1  | 0.018 |   0.200 |    0.676 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.232 |    0.708 | 
     | regKey/U305         | A v -> Y ^   | INVX1  | 0.020 |   0.252 |    0.728 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR  | 0.000 |   0.252 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[74]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.138
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.138 + 0.186 = 0.324
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.138 / 0.324 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.303
= Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.476 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |    0.614 | 
     | mux_80/U144         | A v -> Y ^   | MUX2X1 | 0.053 |   0.191 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |    0.697 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1 | 0.050 |   0.272 |    0.747 | 
     | regKey/U305         | A ^ -> Y v   | INVX1  | 0.031 |   0.303 |    0.778 | 
     | regKey/\reg_reg[74] | D v          | DFFSR  | 0.000 |   0.303 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[73]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.138
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.138 + 0.174 = 0.312
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.138 / 0.312 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.240
= Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.488 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |    0.626 | 
     | mux_80/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.171 |    0.660 | 
     | mux_80/U141         | A v -> Y ^   | INVX1  | 0.021 |   0.192 |    0.680 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.223 |    0.711 | 
     | regKey/U303         | A v -> Y ^   | INVX1  | 0.017 |   0.240 |    0.728 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR  | 0.000 |   0.240 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[73]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.133 + 0.179 = 0.312
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.312 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.292
= Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.488 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |    0.621 | 
     | mux_80/U142         | A v -> Y ^   | MUX2X1 | 0.050 |   0.183 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1  | 0.031 |   0.215 |    0.702 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1 | 0.049 |   0.263 |    0.751 | 
     | regKey/U303         | A ^ -> Y v   | INVX1  | 0.029 |   0.292 |    0.779 | 
     | regKey/\reg_reg[73] | D v          | DFFSR  | 0.000 |   0.292 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[72]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.135
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.135 + 0.172 = 0.306
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.135 / 0.306 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.235
= Slack Time                    0.494
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.494 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |    0.628 | 
     | mux_80/U140         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.167 |    0.661 | 
     | mux_80/U139         | A v -> Y ^   | INVX1  | 0.018 |   0.186 |    0.679 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.216 |    0.709 | 
     | regKey/U301         | A v -> Y ^   | INVX1  | 0.019 |   0.235 |    0.728 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR  | 0.000 |   0.235 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[72]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.131 + 0.177 = 0.308
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.131 / 0.308 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.286
= Slack Time                    0.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.492 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |    0.623 | 
     | mux_80/U140         | A v -> Y ^   | MUX2X1 | 0.050 |   0.181 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1  | 0.030 |   0.211 |    0.703 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1 | 0.046 |   0.257 |    0.749 | 
     | regKey/U301         | A ^ -> Y v   | INVX1  | 0.030 |   0.286 |    0.779 | 
     | regKey/\reg_reg[72] | D v          | DFFSR  | 0.000 |   0.286 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[71]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.135
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.135 + 0.202 = 0.338
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.135 / 0.338 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.266
= Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.462 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |    0.598 | 
     | mux_80/U138         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.166 |    0.629 | 
     | mux_80/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.195 |    0.658 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.229 |    0.691 | 
     | regKey/U299         | A v -> Y ^   | INVX1  | 0.037 |   0.266 |    0.728 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR  | 0.000 |   0.266 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[71]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.131 + 0.190 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.131 / 0.322 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.299
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |    0.610 | 
     | mux_80/U138         | A v -> Y ^   | MUX2X1 | 0.047 |   0.178 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.214 |    0.693 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1 | 0.052 |   0.266 |    0.745 | 
     | regKey/U299         | A ^ -> Y v   | INVX1  | 0.032 |   0.299 |    0.777 | 
     | regKey/\reg_reg[71] | D v          | DFFSR  | 0.000 |   0.299 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[70]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.144
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.144 + 0.195 = 0.339
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.144 / 0.339 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.267
= Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.461 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |    0.605 | 
     | mux_80/U136         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.177 |    0.638 | 
     | mux_80/U135         | A v -> Y ^   | INVX1  | 0.019 |   0.196 |    0.657 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.226 |    0.687 | 
     | regKey/U297         | A v -> Y ^   | INVX1  | 0.041 |   0.266 |    0.728 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR  | 0.000 |   0.267 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[70]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.137 + 0.186 = 0.323
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.323 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.298
= Slack Time                    0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.477 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |    0.614 | 
     | mux_80/U136         | A v -> Y ^   | MUX2X1 | 0.050 |   0.187 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1  | 0.030 |   0.216 |    0.694 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1 | 0.046 |   0.263 |    0.740 | 
     | regKey/U297         | A ^ -> Y v   | INVX1  | 0.035 |   0.297 |    0.775 | 
     | regKey/\reg_reg[70] | D v          | DFFSR  | 0.000 |   0.298 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[69]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.152 + 0.190 = 0.341
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.341 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.270
= Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.459 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q ^ | DFFSR  | 0.152 |   0.152 |    0.610 | 
     | mux_80/U132         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.186 |    0.644 | 
     | mux_80/U131         | A v -> Y ^   | INVX1  | 0.019 |   0.205 |    0.663 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |    0.695 | 
     | regKey/U293         | A v -> Y ^   | INVX1  | 0.033 |   0.270 |    0.728 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR  | 0.000 |   0.270 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[69]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.142
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.142 + 0.180 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.142 / 0.322 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.300
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |    0.620 | 
     | mux_80/U132         | A v -> Y ^   | MUX2X1 | 0.050 |   0.191 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |    0.700 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1 | 0.049 |   0.270 |    0.748 | 
     | regKey/U293         | A ^ -> Y v   | INVX1  | 0.030 |   0.300 |    0.778 | 
     | regKey/\reg_reg[69] | D v          | DFFSR  | 0.000 |   0.300 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[68]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.140
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.140 + 0.180 = 0.320
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.140 / 0.320 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.248
= Slack Time                    0.480
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.480 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |    0.620 | 
     | mux_80/U130         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.174 |    0.654 | 
     | mux_80/U129         | A v -> Y ^   | INVX1  | 0.024 |   0.198 |    0.678 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.232 |    0.712 | 
     | regKey/U291         | A v -> Y ^   | INVX1  | 0.016 |   0.248 |    0.728 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR  | 0.000 |   0.248 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[68]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.134
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.134 + 0.187 = 0.321
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.134 / 0.321 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.301
= Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.479 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |    0.613 | 
     | mux_80/U130         | A v -> Y ^   | MUX2X1 | 0.051 |   0.186 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1  | 0.034 |   0.219 |    0.698 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1 | 0.053 |   0.272 |    0.751 | 
     | regKey/U291         | A ^ -> Y v   | INVX1  | 0.029 |   0.301 |    0.780 | 
     | regKey/\reg_reg[68] | D v          | DFFSR  | 0.000 |   0.301 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[67]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.148 + 0.177 = 0.325
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.325 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.253
= Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.475 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |    0.624 | 
     | mux_80/U128         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.184 |    0.659 | 
     | mux_80/U127         | A v -> Y ^   | INVX1  | 0.020 |   0.204 |    0.679 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.234 |    0.709 | 
     | regKey/U289         | A v -> Y ^   | INVX1  | 0.019 |   0.253 |    0.728 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR  | 0.000 |   0.253 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[67]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.140
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.140 + 0.182 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.140 / 0.322 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.300
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q v | DFFSR  | 0.140 |   0.140 |    0.618 | 
     | mux_80/U128         | A v -> Y ^   | MUX2X1 | 0.053 |   0.193 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1  | 0.031 |   0.223 |    0.702 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1 | 0.047 |   0.270 |    0.749 | 
     | regKey/U289         | A ^ -> Y v   | INVX1  | 0.030 |   0.300 |    0.779 | 
     | regKey/\reg_reg[67] | D v          | DFFSR  | 0.000 |   0.300 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[66]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.138
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.138 + 0.172 = 0.310
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.138 / 0.310 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.238
= Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.490 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |    0.628 | 
     | mux_80/U126         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.169 |    0.660 | 
     | mux_80/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.191 |    0.681 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.221 |    0.712 | 
     | regKey/U287         | A v -> Y ^   | INVX1  | 0.017 |   0.238 |    0.728 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR  | 0.000 |   0.238 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[66]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.133 + 0.174 = 0.307
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.307 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.287
= Slack Time                    0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.493 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |    0.625 | 
     | mux_80/U126         | A v -> Y ^   | MUX2X1 | 0.048 |   0.181 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.212 |    0.704 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1 | 0.047 |   0.259 |    0.751 | 
     | regKey/U287         | A ^ -> Y v   | INVX1  | 0.028 |   0.287 |    0.780 | 
     | regKey/\reg_reg[66] | D v          | DFFSR  | 0.000 |   0.287 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[65]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.137 + 0.192 = 0.329
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.329 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.257
= Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.471 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |    0.608 | 
     | mux_80/U124         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.170 |    0.641 | 
     | mux_80/U123         | A v -> Y ^   | INVX1  | 0.027 |   0.197 |    0.668 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.228 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.257 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.257 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[65]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.132
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.132 + 0.196 = 0.328
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.132 / 0.328 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.302
= Slack Time                    0.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.472 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q v | DFFSR  | 0.132 |   0.132 |    0.604 | 
     | mux_80/U124         | A v -> Y ^   | MUX2X1 | 0.050 |   0.182 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1  | 0.035 |   0.218 |    0.690 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1 | 0.048 |   0.266 |    0.738 | 
     | regKey/U285         | A ^ -> Y v   | INVX1  | 0.036 |   0.302 |    0.774 | 
     | regKey/\reg_reg[65] | D v          | DFFSR  | 0.001 |   0.302 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[64]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.151
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.151 + 0.189 = 0.341
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.151 / 0.341 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.268
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q ^ | DFFSR  | 0.151 |   0.151 |    0.611 | 
     | mux_80/U122         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.185 |    0.644 | 
     | mux_80/U121         | A v -> Y ^   | INVX1  | 0.020 |   0.205 |    0.664 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.237 |    0.697 | 
     | regKey/U283         | A v -> Y ^   | INVX1  | 0.031 |   0.268 |    0.727 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR  | 0.001 |   0.268 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[64]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.142
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.142 + 0.192 = 0.334
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.142 / 0.334 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.308
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |    0.608 | 
     | mux_80/U122         | A v -> Y ^   | MUX2X1 | 0.048 |   0.190 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1  | 0.030 |   0.220 |    0.686 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1 | 0.051 |   0.271 |    0.737 | 
     | regKey/U283         | A ^ -> Y v   | INVX1  | 0.037 |   0.307 |    0.773 | 
     | regKey/\reg_reg[64] | D v          | DFFSR  | 0.001 |   0.308 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.144
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.144 + 0.206 = 0.349
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.144 / 0.349 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.274
= Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.451 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |    0.594 | 
     | mux_80/U120         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.178 |    0.628 | 
     | mux_80/U119         | A v -> Y ^   | INVX1  | 0.028 |   0.206 |    0.656 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |    0.687 | 
     | regKey/U281         | A v -> Y ^   | INVX1  | 0.037 |   0.273 |    0.724 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR  | 0.001 |   0.274 |    0.724 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.137 + 0.206 = 0.342
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.342 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.313
= Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.458 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |    0.595 | 
     | mux_80/U120         | A v -> Y ^   | MUX2X1 | 0.052 |   0.188 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1  | 0.036 |   0.224 |    0.682 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1 | 0.047 |   0.271 |    0.729 | 
     | regKey/U281         | A ^ -> Y v   | INVX1  | 0.041 |   0.312 |    0.770 | 
     | regKey/\reg_reg[63] | D v          | DFFSR  | 0.001 |   0.313 |    0.771 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.148 + 0.186 = 0.334
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.334 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.262
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |    0.614 | 
     | mux_80/U118         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.181 |    0.647 | 
     | mux_80/U117         | A v -> Y ^   | INVX1  | 0.029 |   0.209 |    0.675 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.241 |    0.707 | 
     | regKey/U279         | A v -> Y ^   | INVX1  | 0.021 |   0.262 |    0.728 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR  | 0.000 |   0.262 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.139
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.139 + 0.186 = 0.325
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.139 / 0.325 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.302
= Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.475 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q v | DFFSR  | 0.139 |   0.139 |    0.614 | 
     | mux_80/U118         | A v -> Y ^   | MUX2X1 | 0.048 |   0.187 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1  | 0.035 |   0.222 |    0.697 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1 | 0.049 |   0.271 |    0.746 | 
     | regKey/U279         | A ^ -> Y v   | INVX1  | 0.032 |   0.302 |    0.777 | 
     | regKey/\reg_reg[62] | D v          | DFFSR  | 0.000 |   0.302 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.197
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.197 + 0.213 = 0.410
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.197 / 0.410 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.338
= Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.390 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |    0.587 | 
     | mux_80/U116         | A ^ -> Y v   | MUX2X1 | 0.037 |   0.234 |    0.624 | 
     | mux_80/U115         | A v -> Y ^   | INVX1  | 0.043 |   0.278 |    0.668 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.313 |    0.703 | 
     | regKey/U277         | A v -> Y ^   | INVX1  | 0.025 |   0.338 |    0.728 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR  | 0.000 |   0.338 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.160
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.160 + 0.209 = 0.368
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.160 / 0.368 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.345
= Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.432 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q v | DFFSR  | 0.160 |   0.160 |    0.591 | 
     | mux_80/U116         | A v -> Y ^   | MUX2X1 | 0.051 |   0.210 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1  | 0.044 |   0.255 |    0.686 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1 | 0.055 |   0.310 |    0.741 | 
     | regKey/U277         | A ^ -> Y v   | INVX1  | 0.035 |   0.344 |    0.776 | 
     | regKey/\reg_reg[61] | D v          | DFFSR  | 0.000 |   0.345 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.158
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.158 + 0.189 = 0.347
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.158 / 0.347 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.275
= Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.453 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |    0.611 | 
     | mux_80/U114         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.194 |    0.647 | 
     | mux_80/U113         | A v -> Y ^   | INVX1  | 0.025 |   0.220 |    0.672 | 
     | regKey/U276         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.253 |    0.706 | 
     | regKey/U275         | A v -> Y ^   | INVX1  | 0.022 |   0.275 |    0.728 | 
     | regKey/\reg_reg[60] | D ^          | DFFSR  | 0.000 |   0.275 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.146 + 0.192 = 0.338
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.338 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.316
= Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.462 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |    0.608 | 
     | mux_80/U114         | A v -> Y ^   | MUX2X1 | 0.050 |   0.196 |    0.658 | 
     | mux_80/U113         | A ^ -> Y v   | INVX1  | 0.034 |   0.230 |    0.692 | 
     | regKey/U276         | A v -> Y ^   | MUX2X1 | 0.053 |   0.283 |    0.745 | 
     | regKey/U275         | A ^ -> Y v   | INVX1  | 0.032 |   0.316 |    0.777 | 
     | regKey/\reg_reg[60] | D v          | DFFSR  | 0.000 |   0.316 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.160
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.160 + 0.185 = 0.344
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.160 / 0.344 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.273
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.456 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.159 |    0.615 | 
     | mux_80/U110         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.198 |    0.654 | 
     | mux_80/U109         | A v -> Y ^   | INVX1  | 0.025 |   0.223 |    0.679 | 
     | regKey/U272         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.255 |    0.711 | 
     | regKey/U271         | A v -> Y ^   | INVX1  | 0.018 |   0.273 |    0.728 | 
     | regKey/\reg_reg[59] | D ^          | DFFSR  | 0.000 |   0.273 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.147
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.147 + 0.187 = 0.334
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.147 / 0.334 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.314
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |    0.613 | 
     | mux_80/U110         | A v -> Y ^   | MUX2X1 | 0.054 |   0.201 |    0.667 | 
     | mux_80/U109         | A ^ -> Y v   | INVX1  | 0.035 |   0.236 |    0.701 | 
     | regKey/U272         | A v -> Y ^   | MUX2X1 | 0.049 |   0.284 |    0.750 | 
     | regKey/U271         | A ^ -> Y v   | INVX1  | 0.029 |   0.314 |    0.779 | 
     | regKey/\reg_reg[59] | D v          | DFFSR  | 0.000 |   0.314 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.173 + 0.191 = 0.363
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.173 / 0.363 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.292
= Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.437 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |    0.609 | 
     | mux_80/U108         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.213 |    0.649 | 
     | mux_80/U107         | A v -> Y ^   | INVX1  | 0.029 |   0.242 |    0.679 | 
     | regKey/U270         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.276 |    0.712 | 
     | regKey/U269         | A v -> Y ^   | INVX1  | 0.016 |   0.292 |    0.728 | 
     | regKey/\reg_reg[58] | D ^          | DFFSR  | 0.000 |   0.292 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.156
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.156 + 0.187 = 0.343
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.156 / 0.343 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.323
= Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.457 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |    0.613 | 
     | mux_80/U108         | A v -> Y ^   | MUX2X1 | 0.050 |   0.206 |    0.663 | 
     | mux_80/U107         | A ^ -> Y v   | INVX1  | 0.036 |   0.242 |    0.699 | 
     | regKey/U270         | A v -> Y ^   | MUX2X1 | 0.053 |   0.294 |    0.752 | 
     | regKey/U269         | A ^ -> Y v   | INVX1  | 0.028 |   0.323 |    0.780 | 
     | regKey/\reg_reg[58] | D v          | DFFSR  | 0.000 |   0.323 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.209
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.209 + 0.212 = 0.421
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.209 / 0.421 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.349
= Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.379 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q ^ | DFFSR  | 0.209 |   0.209 |    0.588 | 
     | mux_80/U106         | A ^ -> Y v   | MUX2X1 | 0.055 |   0.264 |    0.643 | 
     | mux_80/U105         | A v -> Y ^   | INVX1  | 0.031 |   0.295 |    0.674 | 
     | regKey/U268         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.327 |    0.706 | 
     | regKey/U267         | A v -> Y ^   | INVX1  | 0.022 |   0.349 |    0.728 | 
     | regKey/\reg_reg[57] | D ^          | DFFSR  | 0.000 |   0.349 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.222
Total delay(totDel): 0.163 + 0.222 = 0.384
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.163 / 0.384 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.361
= Slack Time                    0.416
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.416 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |    0.579 | 
     | mux_80/U106         | A v -> Y ^   | MUX2X1 | 0.074 |   0.237 |    0.653 | 
     | mux_80/U105         | A ^ -> Y v   | INVX1  | 0.043 |   0.280 |    0.696 | 
     | regKey/U268         | A v -> Y ^   | MUX2X1 | 0.049 |   0.329 |    0.745 | 
     | regKey/U267         | A ^ -> Y v   | INVX1  | 0.032 |   0.361 |    0.777 | 
     | regKey/\reg_reg[57] | D v          | DFFSR  | 0.000 |   0.361 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.158
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.158 + 0.202 = 0.360
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.158 / 0.360 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.285
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.440 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |    0.598 | 
     | mux_80/U104         | A ^ -> Y v   | MUX2X1 | 0.037 |   0.194 |    0.634 | 
     | mux_80/U103         | A v -> Y ^   | INVX1  | 0.020 |   0.215 |    0.655 | 
     | regKey/U266         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.248 |    0.688 | 
     | regKey/U265         | A v -> Y ^   | INVX1  | 0.036 |   0.284 |    0.724 | 
     | regKey/\reg_reg[56] | D ^          | DFFSR  | 0.001 |   0.285 |    0.725 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.146 + 0.205 = 0.351
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.351 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.322
= Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.449 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |    0.595 | 
     | mux_80/U104         | A v -> Y ^   | MUX2X1 | 0.051 |   0.197 |    0.646 | 
     | mux_80/U103         | A ^ -> Y v   | INVX1  | 0.031 |   0.228 |    0.677 | 
     | regKey/U266         | A v -> Y ^   | MUX2X1 | 0.053 |   0.280 |    0.730 | 
     | regKey/U265         | A ^ -> Y v   | INVX1  | 0.041 |   0.321 |    0.771 | 
     | regKey/\reg_reg[56] | D v          | DFFSR  | 0.001 |   0.322 |    0.772 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.174 + 0.193 = 0.367
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.174 / 0.367 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.296
= Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.433 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |    0.607 | 
     | mux_80/U102         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.214 |    0.647 | 
     | mux_80/U101         | A v -> Y ^   | INVX1  | 0.029 |   0.243 |    0.676 | 
     | regKey/U264         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.275 |    0.708 | 
     | regKey/U263         | A v -> Y ^   | INVX1  | 0.020 |   0.295 |    0.728 | 
     | regKey/\reg_reg[55] | D ^          | DFFSR  | 0.000 |   0.296 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.157 + 0.188 = 0.344
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.157 / 0.344 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.323
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.456 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |    0.612 | 
     | mux_80/U102         | A v -> Y ^   | MUX2X1 | 0.049 |   0.206 |    0.661 | 
     | mux_80/U101         | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |    0.697 | 
     | regKey/U264         | A v -> Y ^   | MUX2X1 | 0.051 |   0.292 |    0.747 | 
     | regKey/U263         | A ^ -> Y v   | INVX1  | 0.031 |   0.322 |    0.778 | 
     | regKey/\reg_reg[55] | D v          | DFFSR  | 0.000 |   0.323 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.170
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.170 + 0.184 = 0.353
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.170 / 0.353 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.281
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.447 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.616 | 
     | mux_80/U100         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.208 |    0.655 | 
     | mux_80/U99          | A v -> Y ^   | INVX1  | 0.022 |   0.230 |    0.677 | 
     | regKey/U262         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.262 |    0.708 | 
     | regKey/U261         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |    0.728 | 
     | regKey/\reg_reg[54] | D ^          | DFFSR  | 0.000 |   0.281 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.154 + 0.181 = 0.335
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.154 / 0.335 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.313
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |    0.619 | 
     | mux_80/U100         | A v -> Y ^   | MUX2X1 | 0.049 |   0.202 |    0.668 | 
     | mux_80/U99          | A ^ -> Y v   | INVX1  | 0.032 |   0.234 |    0.699 | 
     | regKey/U262         | A v -> Y ^   | MUX2X1 | 0.048 |   0.282 |    0.748 | 
     | regKey/U261         | A ^ -> Y v   | INVX1  | 0.030 |   0.312 |    0.778 | 
     | regKey/\reg_reg[54] | D v          | DFFSR  | 0.000 |   0.313 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.169 + 0.202 = 0.370
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.169 / 0.370 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.299
= Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.430 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.598 | 
     | mux_80/U98          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.210 |    0.639 | 
     | mux_80/U97          | A v -> Y ^   | INVX1  | 0.041 |   0.250 |    0.680 | 
     | regKey/U260         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.283 |    0.713 | 
     | regKey/U259         | A v -> Y ^   | INVX1  | 0.016 |   0.299 |    0.728 | 
     | regKey/\reg_reg[53] | D ^          | DFFSR  | 0.000 |   0.299 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.153 + 0.194 = 0.347
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.153 / 0.347 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.327
= Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.453 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |    0.605 | 
     | mux_80/U98          | A v -> Y ^   | MUX2X1 | 0.054 |   0.207 |    0.659 | 
     | mux_80/U97          | A ^ -> Y v   | INVX1  | 0.043 |   0.250 |    0.702 | 
     | regKey/U260         | A v -> Y ^   | MUX2X1 | 0.050 |   0.299 |    0.752 | 
     | regKey/U259         | A ^ -> Y v   | INVX1  | 0.028 |   0.327 |    0.780 | 
     | regKey/\reg_reg[53] | D v          | DFFSR  | 0.000 |   0.327 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.300
Total delay(totDel): 0.422 + 0.300 = 0.722
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.422 / 0.722 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.650
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.078 | 
     | regKey/\reg_reg[71] | CLK ^ -> Q ^ | DFFSR  | 0.422 |   0.422 |    0.500 | 
     | mux_80/U96          | A ^ -> Y v   | MUX2X1 | 0.134 |   0.556 |    0.635 | 
     | mux_80/U95          | A v -> Y ^   | INVX1  | 0.041 |   0.598 |    0.676 | 
     | regKey/U258         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.629 |    0.707 | 
     | regKey/U257         | A v -> Y ^   | INVX1  | 0.021 |   0.650 |    0.728 | 
     | regKey/\reg_reg[52] | D ^          | DFFSR  | 0.000 |   0.650 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.166
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.166 + 0.189 = 0.355
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.166 / 0.355 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.332
= Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.445 | 
     | regKey/\reg_reg[71] | CLK ^ -> Q v | DFFSR  | 0.166 |   0.166 |    0.611 | 
     | mux_80/U96          | A v -> Y ^   | MUX2X1 | 0.051 |   0.217 |    0.662 | 
     | mux_80/U95          | A ^ -> Y v   | INVX1  | 0.035 |   0.252 |    0.698 | 
     | regKey/U258         | A v -> Y ^   | MUX2X1 | 0.049 |   0.301 |    0.747 | 
     | regKey/U257         | A ^ -> Y v   | INVX1  | 0.031 |   0.332 |    0.778 | 
     | regKey/\reg_reg[52] | D v          | DFFSR  | 0.000 |   0.332 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.423
This Block's Segment Delay(segDel): 0.296
Total delay(totDel): 0.423 + 0.296 = 0.719
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.423 / 0.719 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.647
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.081 | 
     | regKey/\reg_reg[70] | CLK ^ -> Q ^ | DFFSR  | 0.423 |   0.423 |    0.504 | 
     | mux_80/U94          | A ^ -> Y v   | MUX2X1 | 0.135 |   0.558 |    0.639 | 
     | mux_80/U93          | A v -> Y ^   | INVX1  | 0.036 |   0.594 |    0.675 | 
     | regKey/U256         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.628 |    0.709 | 
     | regKey/U255         | A v -> Y ^   | INVX1  | 0.019 |   0.647 |    0.728 | 
     | regKey/\reg_reg[51] | D ^          | DFFSR  | 0.000 |   0.647 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.155
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.155 + 0.191 = 0.346
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.155 / 0.346 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.325
= Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.454 | 
     | regKey/\reg_reg[70] | CLK ^ -> Q v | DFFSR  | 0.155 |   0.155 |    0.609 | 
     | mux_80/U94          | A v -> Y ^   | MUX2X1 | 0.053 |   0.208 |    0.662 | 
     | mux_80/U93          | A ^ -> Y v   | INVX1  | 0.032 |   0.240 |    0.694 | 
     | regKey/U256         | A v -> Y ^   | MUX2X1 | 0.054 |   0.294 |    0.748 | 
     | regKey/U255         | A ^ -> Y v   | INVX1  | 0.031 |   0.325 |    0.779 | 
     | regKey/\reg_reg[51] | D v          | DFFSR  | 0.000 |   0.325 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.424
This Block's Segment Delay(segDel): 0.308
Total delay(totDel): 0.424 + 0.308 = 0.732
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.424 / 0.732 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.660
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.068 | 
     | regKey/\reg_reg[69] | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |    0.492 | 
     | mux_80/U92          | A ^ -> Y v   | MUX2X1 | 0.142 |   0.566 |    0.634 | 
     | mux_80/U91          | A v -> Y ^   | INVX1  | 0.041 |   0.607 |    0.675 | 
     | regKey/U254         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.641 |    0.708 | 
     | regKey/U253         | A v -> Y ^   | INVX1  | 0.020 |   0.660 |    0.728 | 
     | regKey/\reg_reg[50] | D ^          | DFFSR  | 0.000 |   0.660 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.164 + 0.208 = 0.372
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.372 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.351
= Slack Time                    0.428
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.428 | 
     | regKey/\reg_reg[69] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |    0.592 | 
     | mux_80/U92          | A v -> Y ^   | MUX2X1 | 0.067 |   0.231 |    0.659 | 
     | mux_80/U91          | A ^ -> Y v   | INVX1  | 0.036 |   0.267 |    0.695 | 
     | regKey/U254         | A v -> Y ^   | MUX2X1 | 0.052 |   0.320 |    0.747 | 
     | regKey/U253         | A ^ -> Y v   | INVX1  | 0.031 |   0.351 |    0.778 | 
     | regKey/\reg_reg[50] | D v          | DFFSR  | 0.000 |   0.351 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.173 + 0.187 = 0.360
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.173 / 0.360 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.288
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.440 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q ^ | DFFSR  | 0.172 |   0.172 |    0.613 | 
     | mux_80/U88          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.206 |    0.647 | 
     | mux_80/U87          | A v -> Y ^   | INVX1  | 0.029 |   0.235 |    0.675 | 
     | regKey/U250         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |    0.709 | 
     | regKey/U249         | A v -> Y ^   | INVX1  | 0.019 |   0.288 |    0.728 | 
     | regKey/\reg_reg[49] | D ^          | DFFSR  | 0.000 |   0.288 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.167 + 0.189 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.167 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.335
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q v | DFFSR  | 0.167 |   0.167 |    0.610 | 
     | mux_80/U88          | A v -> Y ^   | MUX2X1 | 0.049 |   0.215 |    0.659 | 
     | mux_80/U87          | A ^ -> Y v   | INVX1  | 0.036 |   0.251 |    0.695 | 
     | regKey/U250         | A v -> Y ^   | MUX2X1 | 0.053 |   0.304 |    0.748 | 
     | regKey/U249         | A ^ -> Y v   | INVX1  | 0.030 |   0.335 |    0.779 | 
     | regKey/\reg_reg[49] | D v          | DFFSR  | 0.000 |   0.335 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.173 + 0.194 = 0.367
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.173 / 0.367 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.295
= Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.433 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |    0.606 | 
     | mux_80/U86          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.219 |    0.652 | 
     | mux_80/U85          | A v -> Y ^   | INVX1  | 0.025 |   0.245 |    0.678 | 
     | regKey/U248         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.276 |    0.709 | 
     | regKey/U247         | A v -> Y ^   | INVX1  | 0.019 |   0.295 |    0.728 | 
     | regKey/\reg_reg[48] | D ^          | DFFSR  | 0.000 |   0.295 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.156
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.156 + 0.195 = 0.350
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.156 / 0.350 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.329
= Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.450 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |    0.605 | 
     | mux_80/U86          | A v -> Y ^   | MUX2X1 | 0.061 |   0.217 |    0.667 | 
     | mux_80/U85          | A ^ -> Y v   | INVX1  | 0.034 |   0.251 |    0.700 | 
     | regKey/U248         | A v -> Y ^   | MUX2X1 | 0.049 |   0.300 |    0.749 | 
     | regKey/U247         | A ^ -> Y v   | INVX1  | 0.030 |   0.329 |    0.779 | 
     | regKey/\reg_reg[48] | D v          | DFFSR  | 0.000 |   0.329 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.168 + 0.192 = 0.360
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.168 / 0.360 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.288
= Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.441 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.167 |    0.608 | 
     | mux_80/U84          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |    0.647 | 
     | mux_80/U83          | A v -> Y ^   | INVX1  | 0.029 |   0.236 |    0.677 | 
     | regKey/U246         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.267 |    0.707 | 
     | regKey/U245         | A v -> Y ^   | INVX1  | 0.021 |   0.288 |    0.728 | 
     | regKey/\reg_reg[47] | D ^          | DFFSR  | 0.000 |   0.288 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.152 + 0.187 = 0.340
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.340 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.318
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.613 | 
     | mux_80/U84          | A v -> Y ^   | MUX2X1 | 0.051 |   0.203 |    0.663 | 
     | mux_80/U83          | A ^ -> Y v   | INVX1  | 0.036 |   0.239 |    0.700 | 
     | regKey/U246         | A v -> Y ^   | MUX2X1 | 0.047 |   0.287 |    0.747 | 
     | regKey/U245         | A ^ -> Y v   | INVX1  | 0.031 |   0.317 |    0.778 | 
     | regKey/\reg_reg[47] | D v          | DFFSR  | 0.000 |   0.318 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.168 + 0.191 = 0.358
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.168 / 0.358 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.286
= Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.442 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.168 |    0.609 | 
     | mux_80/U82          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.208 |    0.650 | 
     | mux_80/U81          | A v -> Y ^   | INVX1  | 0.021 |   0.230 |    0.672 | 
     | regKey/U244         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.266 |    0.708 | 
     | regKey/U163         | A v -> Y ^   | INVX1  | 0.021 |   0.286 |    0.728 | 
     | regKey/\reg_reg[46] | D ^          | DFFSR  | 0.000 |   0.286 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.152 + 0.196 = 0.349
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.349 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.327
= Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.451 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.604 | 
     | mux_80/U82          | A v -> Y ^   | MUX2X1 | 0.054 |   0.206 |    0.658 | 
     | mux_80/U81          | A ^ -> Y v   | INVX1  | 0.032 |   0.238 |    0.690 | 
     | regKey/U244         | A v -> Y ^   | MUX2X1 | 0.057 |   0.295 |    0.746 | 
     | regKey/U163         | A ^ -> Y v   | INVX1  | 0.032 |   0.327 |    0.778 | 
     | regKey/\reg_reg[46] | D v          | DFFSR  | 0.000 |   0.327 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.169 + 0.196 = 0.364
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.169 / 0.364 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.293
= Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.436 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.605 | 
     | mux_80/U80          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.214 |    0.649 | 
     | mux_80/U79          | A v -> Y ^   | INVX1  | 0.021 |   0.235 |    0.671 | 
     | regKey/U162         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.267 |    0.703 | 
     | regKey/U161         | A v -> Y ^   | INVX1  | 0.025 |   0.292 |    0.728 | 
     | regKey/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.293 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.153 + 0.202 = 0.355
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.153 / 0.355 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.331
= Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.445 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |    0.598 | 
     | mux_80/U80          | A v -> Y ^   | MUX2X1 | 0.061 |   0.214 |    0.659 | 
     | mux_80/U79          | A ^ -> Y v   | INVX1  | 0.033 |   0.246 |    0.691 | 
     | regKey/U162         | A v -> Y ^   | MUX2X1 | 0.050 |   0.297 |    0.742 | 
     | regKey/U161         | A ^ -> Y v   | INVX1  | 0.034 |   0.331 |    0.776 | 
     | regKey/\reg_reg[45] | D v          | DFFSR  | 0.000 |   0.331 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.174 + 0.208 = 0.382
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.174 / 0.382 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.310
= Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.418 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |    0.592 | 
     | mux_80/U78          | A ^ -> Y v   | MUX2X1 | 0.051 |   0.224 |    0.642 | 
     | mux_80/U77          | A v -> Y ^   | INVX1  | 0.030 |   0.255 |    0.673 | 
     | regKey/U160         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.286 |    0.704 | 
     | regKey/U159         | A v -> Y ^   | INVX1  | 0.024 |   0.310 |    0.728 | 
     | regKey/\reg_reg[44] | D ^          | DFFSR  | 0.000 |   0.310 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.156
This Block's Segment Delay(segDel): 0.215
Total delay(totDel): 0.156 + 0.215 = 0.371
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.156 / 0.371 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.347
= Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.429 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |    0.585 | 
     | mux_80/U78          | A v -> Y ^   | MUX2X1 | 0.069 |   0.226 |    0.655 | 
     | mux_80/U77          | A ^ -> Y v   | INVX1  | 0.041 |   0.267 |    0.696 | 
     | regKey/U160         | A v -> Y ^   | MUX2X1 | 0.047 |   0.314 |    0.743 | 
     | regKey/U159         | A ^ -> Y v   | INVX1  | 0.033 |   0.347 |    0.776 | 
     | regKey/\reg_reg[44] | D v          | DFFSR  | 0.000 |   0.347 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.160
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.160 + 0.197 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.160 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.285
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |    0.603 | 
     | mux_80/U76          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.197 |    0.641 | 
     | mux_80/U75          | A v -> Y ^   | INVX1  | 0.033 |   0.229 |    0.673 | 
     | regKey/U158         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.260 |    0.704 | 
     | regKey/U157         | A v -> Y ^   | INVX1  | 0.024 |   0.284 |    0.728 | 
     | regKey/\reg_reg[43] | D ^          | DFFSR  | 0.000 |   0.285 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.147
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.147 + 0.193 = 0.340
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.147 / 0.340 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.316
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |    0.607 | 
     | mux_80/U76          | A v -> Y ^   | MUX2X1 | 0.051 |   0.198 |    0.659 | 
     | mux_80/U75          | A ^ -> Y v   | INVX1  | 0.037 |   0.236 |    0.696 | 
     | regKey/U158         | A v -> Y ^   | MUX2X1 | 0.047 |   0.283 |    0.743 | 
     | regKey/U157         | A ^ -> Y v   | INVX1  | 0.033 |   0.316 |    0.776 | 
     | regKey/\reg_reg[43] | D v          | DFFSR  | 0.000 |   0.316 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.167 + 0.203 = 0.370
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.167 / 0.370 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.298
= Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.430 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |    0.597 | 
     | mux_80/U74          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |    0.639 | 
     | mux_80/U73          | A v -> Y ^   | INVX1  | 0.025 |   0.235 |    0.664 | 
     | regKey/U156         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.267 |    0.696 | 
     | regKey/U155         | A v -> Y ^   | INVX1  | 0.031 |   0.297 |    0.727 | 
     | regKey/\reg_reg[42] | D ^          | DFFSR  | 0.001 |   0.298 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.152 + 0.206 = 0.358
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.358 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.331
= Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.442 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.594 | 
     | mux_80/U74          | A v -> Y ^   | MUX2X1 | 0.057 |   0.209 |    0.652 | 
     | mux_80/U73          | A ^ -> Y v   | INVX1  | 0.035 |   0.244 |    0.686 | 
     | regKey/U156         | A v -> Y ^   | MUX2X1 | 0.049 |   0.293 |    0.736 | 
     | regKey/U155         | A ^ -> Y v   | INVX1  | 0.037 |   0.330 |    0.773 | 
     | regKey/\reg_reg[42] | D v          | DFFSR  | 0.001 |   0.331 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.165 + 0.200 = 0.365
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.165 / 0.365 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.293
= Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.435 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |    0.600 | 
     | mux_80/U72          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |    0.642 | 
     | mux_80/U71          | A v -> Y ^   | INVX1  | 0.032 |   0.238 |    0.674 | 
     | regKey/U154         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.273 |    0.708 | 
     | regKey/U153         | A v -> Y ^   | INVX1  | 0.020 |   0.293 |    0.728 | 
     | regKey/\reg_reg[41] | D ^          | DFFSR  | 0.000 |   0.293 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.151
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.151 + 0.202 = 0.353
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.151 / 0.353 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.331
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.447 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |    0.598 | 
     | mux_80/U72          | A v -> Y ^   | MUX2X1 | 0.056 |   0.207 |    0.654 | 
     | mux_80/U71          | A ^ -> Y v   | INVX1  | 0.039 |   0.246 |    0.693 | 
     | regKey/U154         | A v -> Y ^   | MUX2X1 | 0.054 |   0.299 |    0.747 | 
     | regKey/U153         | A ^ -> Y v   | INVX1  | 0.031 |   0.331 |    0.778 | 
     | regKey/\reg_reg[41] | D v          | DFFSR  | 0.000 |   0.331 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.161 + 0.176 = 0.337
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.161 / 0.337 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.265
= Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.463 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |    0.624 | 
     | mux_80/U70          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.198 |    0.661 | 
     | mux_80/U69          | A v -> Y ^   | INVX1  | 0.019 |   0.217 |    0.680 | 
     | regKey/U152         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.247 |    0.710 | 
     | regKey/U151         | A v -> Y ^   | INVX1  | 0.018 |   0.265 |    0.728 | 
     | regKey/\reg_reg[40] | D ^          | DFFSR  | 0.000 |   0.265 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.148 + 0.176 = 0.324
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.324 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.303
= Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.476 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |    0.624 | 
     | mux_80/U70          | A v -> Y ^   | MUX2X1 | 0.050 |   0.198 |    0.674 | 
     | mux_80/U69          | A ^ -> Y v   | INVX1  | 0.030 |   0.228 |    0.704 | 
     | regKey/U152         | A v -> Y ^   | MUX2X1 | 0.046 |   0.274 |    0.750 | 
     | regKey/U151         | A ^ -> Y v   | INVX1  | 0.029 |   0.303 |    0.779 | 
     | regKey/\reg_reg[40] | D v          | DFFSR  | 0.000 |   0.303 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.164 + 0.198 = 0.362
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.362 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.290
= Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.438 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |    0.602 | 
     | mux_80/U66          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.206 |    0.644 | 
     | mux_80/U65          | A v -> Y ^   | INVX1  | 0.028 |   0.234 |    0.673 | 
     | regKey/U148         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.269 |    0.707 | 
     | regKey/U147         | A v -> Y ^   | INVX1  | 0.021 |   0.290 |    0.728 | 
     | regKey/\reg_reg[39] | D ^          | DFFSR  | 0.000 |   0.290 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.150 + 0.204 = 0.354
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.354 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.332
= Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.446 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.596 | 
     | mux_80/U66          | A v -> Y ^   | MUX2X1 | 0.059 |   0.208 |    0.655 | 
     | mux_80/U65          | A ^ -> Y v   | INVX1  | 0.037 |   0.245 |    0.692 | 
     | regKey/U148         | A v -> Y ^   | MUX2X1 | 0.054 |   0.300 |    0.746 | 
     | regKey/U147         | A ^ -> Y v   | INVX1  | 0.032 |   0.332 |    0.778 | 
     | regKey/\reg_reg[39] | D v          | DFFSR  | 0.000 |   0.332 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.171 + 0.206 = 0.377
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.171 / 0.377 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.305
= Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.423 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.171 |    0.594 | 
     | mux_80/U64          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.213 |    0.636 | 
     | mux_80/U63          | A v -> Y ^   | INVX1  | 0.022 |   0.235 |    0.658 | 
     | regKey/U146         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |    0.692 | 
     | regKey/U145         | A v -> Y ^   | INVX1  | 0.036 |   0.305 |    0.728 | 
     | regKey/\reg_reg[38] | D ^          | DFFSR  | 0.000 |   0.305 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.154 + 0.190 = 0.344
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.154 / 0.344 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.324
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.456 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |    0.611 | 
     | mux_80/U64          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |    0.665 | 
     | mux_80/U63          | A ^ -> Y v   | INVX1  | 0.032 |   0.241 |    0.697 | 
     | regKey/U146         | A v -> Y ^   | MUX2X1 | 0.054 |   0.295 |    0.751 | 
     | regKey/U145         | A ^ -> Y v   | INVX1  | 0.029 |   0.324 |    0.780 | 
     | regKey/\reg_reg[38] | D v          | DFFSR  | 0.000 |   0.324 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.185 + 0.195 = 0.381
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.185 / 0.381 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.309
= Slack Time                    0.419
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.419 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q ^ | DFFSR  | 0.185 |   0.185 |    0.605 | 
     | mux_80/U62          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.230 |    0.650 | 
     | mux_80/U61          | A v -> Y ^   | INVX1  | 0.028 |   0.259 |    0.678 | 
     | regKey/U144         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.292 |    0.711 | 
     | regKey/U143         | A v -> Y ^   | INVX1  | 0.017 |   0.309 |    0.728 | 
     | regKey/\reg_reg[37] | D ^          | DFFSR  | 0.000 |   0.309 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.164 + 0.191 = 0.355
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.355 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.334
= Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.445 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |    0.609 | 
     | mux_80/U62          | A v -> Y ^   | MUX2X1 | 0.054 |   0.218 |    0.663 | 
     | mux_80/U61          | A ^ -> Y v   | INVX1  | 0.035 |   0.253 |    0.699 | 
     | regKey/U144         | A v -> Y ^   | MUX2X1 | 0.052 |   0.305 |    0.750 | 
     | regKey/U143         | A ^ -> Y v   | INVX1  | 0.029 |   0.334 |    0.779 | 
     | regKey/\reg_reg[37] | D v          | DFFSR  | 0.000 |   0.334 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.165 + 0.205 = 0.370
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.165 / 0.370 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.299
= Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.430 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |    0.595 | 
     | mux_80/U60          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |    0.636 | 
     | mux_80/U59          | A v -> Y ^   | INVX1  | 0.034 |   0.240 |    0.670 | 
     | regKey/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.273 |    0.703 | 
     | regKey/U141         | A v -> Y ^   | INVX1  | 0.025 |   0.298 |    0.728 | 
     | regKey/\reg_reg[36] | D ^          | DFFSR  | 0.000 |   0.299 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.150 + 0.204 = 0.355
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.355 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.331
= Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.445 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.596 | 
     | mux_80/U60          | A v -> Y ^   | MUX2X1 | 0.056 |   0.206 |    0.651 | 
     | mux_80/U59          | A ^ -> Y v   | INVX1  | 0.039 |   0.245 |    0.691 | 
     | regKey/U142         | A v -> Y ^   | MUX2X1 | 0.051 |   0.297 |    0.742 | 
     | regKey/U141         | A ^ -> Y v   | INVX1  | 0.034 |   0.330 |    0.776 | 
     | regKey/\reg_reg[36] | D v          | DFFSR  | 0.000 |   0.331 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.200
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.200 + 0.191 = 0.391
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.200 / 0.391 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.319
= Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.409 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR  | 0.200 |   0.200 |    0.609 | 
     | mux_80/U58          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.240 |    0.649 | 
     | mux_80/U57          | A v -> Y ^   | INVX1  | 0.023 |   0.262 |    0.672 | 
     | regKey/U140         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.296 |    0.705 | 
     | regKey/U139         | A v -> Y ^   | INVX1  | 0.023 |   0.319 |    0.728 | 
     | regKey/\reg_reg[35] | D ^          | DFFSR  | 0.000 |   0.319 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.162
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.162 + 0.190 = 0.352
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.162 / 0.352 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.329
= Slack Time                    0.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.448 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |    0.610 | 
     | mux_80/U58          | A v -> Y ^   | MUX2X1 | 0.050 |   0.212 |    0.660 | 
     | mux_80/U57          | A ^ -> Y v   | INVX1  | 0.032 |   0.244 |    0.692 | 
     | regKey/U140         | A v -> Y ^   | MUX2X1 | 0.052 |   0.296 |    0.744 | 
     | regKey/U139         | A ^ -> Y v   | INVX1  | 0.033 |   0.329 |    0.777 | 
     | regKey/\reg_reg[35] | D v          | DFFSR  | 0.000 |   0.329 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.162
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.162 + 0.194 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.162 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.285
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q ^ | DFFSR  | 0.162 |   0.162 |    0.606 | 
     | mux_80/U56          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.202 |    0.645 | 
     | mux_80/U55          | A v -> Y ^   | INVX1  | 0.021 |   0.223 |    0.667 | 
     | regKey/U138         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.255 |    0.699 | 
     | regKey/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.284 |    0.728 | 
     | regKey/\reg_reg[34] | D ^          | DFFSR  | 0.000 |   0.285 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.149
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.149 + 0.198 = 0.347
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.149 / 0.347 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.321
= Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.453 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.149 |    0.602 | 
     | mux_80/U56          | A v -> Y ^   | MUX2X1 | 0.054 |   0.203 |    0.656 | 
     | mux_80/U55          | A ^ -> Y v   | INVX1  | 0.031 |   0.234 |    0.687 | 
     | regKey/U138         | A v -> Y ^   | MUX2X1 | 0.050 |   0.284 |    0.737 | 
     | regKey/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.320 |    0.774 | 
     | regKey/\reg_reg[34] | D v          | DFFSR  | 0.001 |   0.321 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.161 + 0.200 = 0.361
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.161 / 0.361 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.288
= Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.439 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |    0.600 | 
     | mux_80/U54          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.198 |    0.637 | 
     | mux_80/U53          | A v -> Y ^   | INVX1  | 0.026 |   0.224 |    0.663 | 
     | regKey/U136         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |    0.695 | 
     | regKey/U135         | A v -> Y ^   | INVX1  | 0.032 |   0.288 |    0.727 | 
     | regKey/\reg_reg[33] | D ^          | DFFSR  | 0.001 |   0.288 |    0.727 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.148 + 0.199 = 0.347
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.347 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.321
= Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.453 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |    0.601 | 
     | mux_80/U54          | A v -> Y ^   | MUX2X1 | 0.051 |   0.199 |    0.651 | 
     | mux_80/U53          | A ^ -> Y v   | INVX1  | 0.034 |   0.233 |    0.686 | 
     | regKey/U136         | A v -> Y ^   | MUX2X1 | 0.049 |   0.282 |    0.735 | 
     | regKey/U135         | A ^ -> Y v   | INVX1  | 0.038 |   0.320 |    0.773 | 
     | regKey/\reg_reg[33] | D v          | DFFSR  | 0.001 |   0.321 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.169 + 0.192 = 0.361
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.169 / 0.361 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.289
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.440 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.608 | 
     | mux_80/U52          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |    0.650 | 
     | mux_80/U51          | A v -> Y ^   | INVX1  | 0.029 |   0.239 |    0.679 | 
     | regKey/U134         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.271 |    0.711 | 
     | regKey/U133         | A v -> Y ^   | INVX1  | 0.018 |   0.289 |    0.728 | 
     | regKey/\reg_reg[32] | D ^          | DFFSR  | 0.000 |   0.289 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.153 + 0.191 = 0.344
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.153 / 0.344 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.323
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.456 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |    0.609 | 
     | mux_80/U52          | A v -> Y ^   | MUX2X1 | 0.055 |   0.208 |    0.664 | 
     | mux_80/U51          | A ^ -> Y v   | INVX1  | 0.037 |   0.245 |    0.701 | 
     | regKey/U134         | A v -> Y ^   | MUX2X1 | 0.049 |   0.294 |    0.750 | 
     | regKey/U133         | A ^ -> Y v   | INVX1  | 0.029 |   0.323 |    0.779 | 
     | regKey/\reg_reg[32] | D v          | DFFSR  | 0.000 |   0.323 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.161 + 0.191 = 0.352
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.161 / 0.352 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.280
= Slack Time                    0.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.448 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |    0.609 | 
     | mux_80/U50          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.199 |    0.647 | 
     | mux_80/U49          | A v -> Y ^   | INVX1  | 0.034 |   0.233 |    0.681 | 
     | regKey/U132         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.265 |    0.713 | 
     | regKey/U131         | A v -> Y ^   | INVX1  | 0.016 |   0.280 |    0.728 | 
     | regKey/\reg_reg[31] | D ^          | DFFSR  | 0.000 |   0.280 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.148 + 0.188 = 0.336
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.336 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.316
= Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.464 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |    0.612 | 
     | mux_80/U50          | A v -> Y ^   | MUX2X1 | 0.052 |   0.200 |    0.664 | 
     | mux_80/U49          | A ^ -> Y v   | INVX1  | 0.040 |   0.240 |    0.704 | 
     | regKey/U132         | A v -> Y ^   | MUX2X1 | 0.049 |   0.288 |    0.752 | 
     | regKey/U131         | A ^ -> Y v   | INVX1  | 0.028 |   0.316 |    0.780 | 
     | regKey/\reg_reg[31] | D v          | DFFSR  | 0.000 |   0.316 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.231 + 0.195 = 0.427
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.231 / 0.427 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.355
= Slack Time                    0.373
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.373 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR  | 0.231 |   0.231 |    0.605 | 
     | mux_80/U48          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.278 |    0.651 | 
     | mux_80/U47          | A v -> Y ^   | INVX1  | 0.026 |   0.304 |    0.677 | 
     | regKey/U130         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.336 |    0.709 | 
     | regKey/U129         | A v -> Y ^   | INVX1  | 0.019 |   0.355 |    0.728 | 
     | regKey/\reg_reg[30] | D ^          | DFFSR  | 0.000 |   0.355 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.163 + 0.182 = 0.345
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.163 / 0.345 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.324
= Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.455 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |    0.618 | 
     | mux_80/U48          | A v -> Y ^   | MUX2X1 | 0.048 |   0.211 |    0.666 | 
     | mux_80/U47          | A ^ -> Y v   | INVX1  | 0.033 |   0.245 |    0.699 | 
     | regKey/U130         | A v -> Y ^   | MUX2X1 | 0.050 |   0.295 |    0.749 | 
     | regKey/U129         | A ^ -> Y v   | INVX1  | 0.030 |   0.324 |    0.779 | 
     | regKey/\reg_reg[30] | D v          | DFFSR  | 0.000 |   0.324 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.174 + 0.201 = 0.374
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.174 / 0.374 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.303
= Slack Time                    0.426
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.426 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |    0.600 | 
     | mux_80/U44          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.216 |    0.642 | 
     | mux_80/U43          | A v -> Y ^   | INVX1  | 0.030 |   0.247 |    0.672 | 
     | regKey/U126         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.281 |    0.707 | 
     | regKey/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.303 |    0.728 | 
     | regKey/\reg_reg[29] | D ^          | DFFSR  | 0.000 |   0.303 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.157 + 0.200 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.157 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.334
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |    0.600 | 
     | mux_80/U44          | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |    0.653 | 
     | mux_80/U43          | A ^ -> Y v   | INVX1  | 0.037 |   0.247 |    0.691 | 
     | regKey/U126         | A v -> Y ^   | MUX2X1 | 0.055 |   0.302 |    0.745 | 
     | regKey/U125         | A ^ -> Y v   | INVX1  | 0.032 |   0.334 |    0.778 | 
     | regKey/\reg_reg[29] | D v          | DFFSR  | 0.000 |   0.334 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.170
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.170 + 0.183 = 0.353
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.170 / 0.353 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.281
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.447 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |    0.617 | 
     | mux_80/U42          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |    0.659 | 
     | mux_80/U41          | A v -> Y ^   | INVX1  | 0.018 |   0.231 |    0.678 | 
     | regKey/U124         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.261 |    0.709 | 
     | regKey/U123         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |    0.728 | 
     | regKey/\reg_reg[28] | D ^          | DFFSR  | 0.000 |   0.281 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.154 + 0.184 = 0.338
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.154 / 0.338 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.316
= Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.462 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |    0.616 | 
     | mux_80/U42          | A v -> Y ^   | MUX2X1 | 0.054 |   0.208 |    0.670 | 
     | mux_80/U41          | A ^ -> Y v   | INVX1  | 0.030 |   0.238 |    0.700 | 
     | regKey/U124         | A v -> Y ^   | MUX2X1 | 0.048 |   0.286 |    0.748 | 
     | regKey/U123         | A ^ -> Y v   | INVX1  | 0.030 |   0.316 |    0.778 | 
     | regKey/\reg_reg[28] | D v          | DFFSR  | 0.000 |   0.316 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.167 + 0.178 = 0.345
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.167 / 0.345 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.274
= Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.455 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |    0.622 | 
     | mux_80/U40          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |    0.662 | 
     | mux_80/U39          | A v -> Y ^   | INVX1  | 0.020 |   0.228 |    0.683 | 
     | regKey/U122         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.258 |    0.713 | 
     | regKey/U121         | A v -> Y ^   | INVX1  | 0.016 |   0.274 |    0.728 | 
     | regKey/\reg_reg[27] | D ^          | DFFSR  | 0.000 |   0.274 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.152 + 0.178 = 0.330
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.330 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.310
= Slack Time                    0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.470 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.622 | 
     | mux_80/U40          | A v -> Y ^   | MUX2X1 | 0.053 |   0.205 |    0.675 | 
     | mux_80/U39          | A ^ -> Y v   | INVX1  | 0.031 |   0.236 |    0.707 | 
     | regKey/U122         | A v -> Y ^   | MUX2X1 | 0.046 |   0.282 |    0.752 | 
     | regKey/U121         | A ^ -> Y v   | INVX1  | 0.028 |   0.310 |    0.780 | 
     | regKey/\reg_reg[27] | D v          | DFFSR  | 0.000 |   0.310 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.164 + 0.206 = 0.369
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.369 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.296
= Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.431 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |    0.595 | 
     | mux_80/U38          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.203 |    0.633 | 
     | mux_80/U37          | A v -> Y ^   | INVX1  | 0.026 |   0.228 |    0.659 | 
     | regKey/U120         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.261 |    0.692 | 
     | regKey/U119         | A v -> Y ^   | INVX1  | 0.034 |   0.295 |    0.726 | 
     | regKey/\reg_reg[26] | D ^          | DFFSR  | 0.001 |   0.296 |    0.726 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.150 + 0.204 = 0.353
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.353 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.326
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.447 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.597 | 
     | mux_80/U38          | A v -> Y ^   | MUX2X1 | 0.051 |   0.201 |    0.648 | 
     | mux_80/U37          | A ^ -> Y v   | INVX1  | 0.033 |   0.234 |    0.681 | 
     | regKey/U120         | A v -> Y ^   | MUX2X1 | 0.052 |   0.286 |    0.733 | 
     | regKey/U119         | A ^ -> Y v   | INVX1  | 0.039 |   0.325 |    0.772 | 
     | regKey/\reg_reg[26] | D v          | DFFSR  | 0.001 |   0.326 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.212
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.212 + 0.191 = 0.403
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.212 / 0.403 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.331
= Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.397 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR  | 0.212 |   0.212 |    0.609 | 
     | mux_80/U36          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.254 |    0.651 | 
     | mux_80/U35          | A v -> Y ^   | INVX1  | 0.027 |   0.281 |    0.678 | 
     | regKey/U118         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.312 |    0.709 | 
     | regKey/U117         | A v -> Y ^   | INVX1  | 0.019 |   0.331 |    0.728 | 
     | regKey/\reg_reg[25] | D ^          | DFFSR  | 0.000 |   0.331 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.161 + 0.187 = 0.348
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.161 / 0.348 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.327
= Slack Time                    0.452
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.452 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q v | DFFSR  | 0.161 |   0.161 |    0.613 | 
     | mux_80/U36          | A v -> Y ^   | MUX2X1 | 0.052 |   0.214 |    0.666 | 
     | mux_80/U35          | A ^ -> Y v   | INVX1  | 0.036 |   0.250 |    0.701 | 
     | regKey/U118         | A v -> Y ^   | MUX2X1 | 0.047 |   0.297 |    0.749 | 
     | regKey/U117         | A ^ -> Y v   | INVX1  | 0.030 |   0.327 |    0.778 | 
     | regKey/\reg_reg[25] | D v          | DFFSR  | 0.000 |   0.327 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.197
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.197 + 0.195 = 0.392
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.197 / 0.392 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.320
= Slack Time                    0.408
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.408 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |    0.606 | 
     | mux_80/U34          | A ^ -> Y v   | MUX2X1 | 0.050 |   0.247 |    0.656 | 
     | mux_80/U33          | A v -> Y ^   | INVX1  | 0.021 |   0.269 |    0.677 | 
     | regKey/U116         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.300 |    0.708 | 
     | regKey/U115         | A v -> Y ^   | INVX1  | 0.020 |   0.320 |    0.728 | 
     | regKey/\reg_reg[24] | D ^          | DFFSR  | 0.000 |   0.320 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.158
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.158 + 0.202 = 0.360
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.158 / 0.360 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.338
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.440 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |    0.598 | 
     | mux_80/U34          | A v -> Y ^   | MUX2X1 | 0.067 |   0.225 |    0.665 | 
     | mux_80/U33          | A ^ -> Y v   | INVX1  | 0.035 |   0.260 |    0.700 | 
     | regKey/U116         | A v -> Y ^   | MUX2X1 | 0.048 |   0.308 |    0.748 | 
     | regKey/U115         | A ^ -> Y v   | INVX1  | 0.030 |   0.338 |    0.778 | 
     | regKey/\reg_reg[24] | D v          | DFFSR  | 0.000 |   0.338 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.170
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.170 + 0.194 = 0.365
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.170 / 0.365 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.293
= Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.435 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |    0.606 | 
     | mux_80/U32          | A ^ -> Y v   | MUX2X1 | 0.053 |   0.223 |    0.659 | 
     | mux_80/U31          | A v -> Y ^   | INVX1  | 0.021 |   0.244 |    0.679 | 
     | regKey/U114         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.275 |    0.710 | 
     | regKey/U113         | A v -> Y ^   | INVX1  | 0.018 |   0.293 |    0.728 | 
     | regKey/\reg_reg[23] | D ^          | DFFSR  | 0.000 |   0.293 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.154 + 0.209 = 0.363
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.154 / 0.363 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.342
= Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.437 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |    0.591 | 
     | mux_80/U32          | A v -> Y ^   | MUX2X1 | 0.075 |   0.229 |    0.666 | 
     | mux_80/U31          | A ^ -> Y v   | INVX1  | 0.037 |   0.265 |    0.703 | 
     | regKey/U114         | A v -> Y ^   | MUX2X1 | 0.048 |   0.313 |    0.750 | 
     | regKey/U113         | A ^ -> Y v   | INVX1  | 0.029 |   0.342 |    0.779 | 
     | regKey/\reg_reg[23] | D v          | DFFSR  | 0.000 |   0.342 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.178
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.178 + 0.199 = 0.377
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.178 / 0.377 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.306
= Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.423 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR  | 0.178 |   0.178 |    0.601 | 
     | mux_80/U30          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.222 |    0.645 | 
     | mux_80/U29          | A v -> Y ^   | INVX1  | 0.022 |   0.244 |    0.667 | 
     | regKey/U112         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.277 |    0.700 | 
     | regKey/U111         | A v -> Y ^   | INVX1  | 0.028 |   0.305 |    0.728 | 
     | regKey/\reg_reg[22] | D ^          | DFFSR  | 0.000 |   0.306 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.159
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.159 + 0.201 = 0.360
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.159 / 0.360 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.335
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.440 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q v | DFFSR  | 0.159 |   0.159 |    0.599 | 
     | mux_80/U30          | A v -> Y ^   | MUX2X1 | 0.056 |   0.215 |    0.655 | 
     | mux_80/U29          | A ^ -> Y v   | INVX1  | 0.032 |   0.247 |    0.687 | 
     | regKey/U112         | A v -> Y ^   | MUX2X1 | 0.052 |   0.299 |    0.739 | 
     | regKey/U111         | A ^ -> Y v   | INVX1  | 0.036 |   0.335 |    0.775 | 
     | regKey/\reg_reg[22] | D v          | DFFSR  | 0.000 |   0.335 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.158
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.158 + 0.206 = 0.364
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.158 / 0.364 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.293
= Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.436 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |    0.594 | 
     | mux_80/U28          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.199 |    0.634 | 
     | mux_80/U27          | A v -> Y ^   | INVX1  | 0.033 |   0.232 |    0.667 | 
     | regKey/U110         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.266 |    0.701 | 
     | regKey/U109         | A v -> Y ^   | INVX1  | 0.027 |   0.292 |    0.728 | 
     | regKey/\reg_reg[21] | D ^          | DFFSR  | 0.000 |   0.293 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.146 + 0.212 = 0.358
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.358 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.333
= Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.442 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |    0.589 | 
     | mux_80/U28          | A v -> Y ^   | MUX2X1 | 0.058 |   0.205 |    0.647 | 
     | mux_80/U27          | A ^ -> Y v   | INVX1  | 0.040 |   0.244 |    0.687 | 
     | regKey/U110         | A v -> Y ^   | MUX2X1 | 0.053 |   0.297 |    0.740 | 
     | regKey/U109         | A ^ -> Y v   | INVX1  | 0.035 |   0.333 |    0.775 | 
     | regKey/\reg_reg[21] | D v          | DFFSR  | 0.000 |   0.333 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.170
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.170 + 0.211 = 0.381
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.170 / 0.381 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.308
= Slack Time                    0.419
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.419 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |    0.589 | 
     | mux_80/U26          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |    0.631 | 
     | mux_80/U25          | A v -> Y ^   | INVX1  | 0.028 |   0.241 |    0.659 | 
     | regKey/U108         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.276 |    0.695 | 
     | regKey/U107         | A v -> Y ^   | INVX1  | 0.032 |   0.308 |    0.727 | 
     | regKey/\reg_reg[20] | D ^          | DFFSR  | 0.001 |   0.308 |    0.727 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.154 + 0.212 = 0.366
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.154 / 0.366 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.339
= Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.434 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |    0.588 | 
     | mux_80/U26          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |    0.643 | 
     | mux_80/U25          | A ^ -> Y v   | INVX1  | 0.035 |   0.244 |    0.678 | 
     | regKey/U108         | A v -> Y ^   | MUX2X1 | 0.056 |   0.300 |    0.734 | 
     | regKey/U107         | A ^ -> Y v   | INVX1  | 0.039 |   0.339 |    0.773 | 
     | regKey/\reg_reg[20] | D v          | DFFSR  | 0.001 |   0.339 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.502
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.502 + 0.193 = 0.696
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.502 / 0.696 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.624
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.104 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |    0.528 | 
     | mixer/U1            | B ^ -> Y ^   | XOR2X1 | 0.078 |   0.502 |    0.607 | 
     | mux_80/U22          | A ^ -> Y v   | MUX2X1 | 0.036 |   0.538 |    0.642 | 
     | mux_80/U21          | A v -> Y ^   | INVX1  | 0.025 |   0.563 |    0.667 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.597 |    0.701 | 
     | regKey/U103         | A v -> Y ^   | INVX1  | 0.027 |   0.624 |    0.728 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR  | 0.000 |   0.624 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.502
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.502 + 0.208 = 0.710
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.502 / 0.710 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.685
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.090 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |    0.515 | 
     | mixer/U1            | B ^ -> Y v   | XOR2X1 | 0.077 |   0.502 |    0.592 | 
     | mux_80/U22          | A v -> Y ^   | MUX2X1 | 0.060 |   0.561 |    0.652 | 
     | mux_80/U21          | A ^ -> Y v   | INVX1  | 0.034 |   0.595 |    0.686 | 
     | regKey/U104         | A v -> Y ^   | MUX2X1 | 0.054 |   0.649 |    0.740 | 
     | regKey/U103         | A ^ -> Y v   | INVX1  | 0.035 |   0.685 |    0.775 | 
     | regKey/\reg_reg[19] | D v          | DFFSR  | 0.000 |   0.685 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.251
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.251 + 0.196 = 0.447
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.251 / 0.447 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.373
= Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.353 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q ^ | DFFSR  | 0.183 |   0.183 |    0.536 | 
     | mixer/U2            | B ^ -> Y ^   | XOR2X1 | 0.068 |   0.251 |    0.604 | 
     | mux_80/U20          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.282 |    0.636 | 
     | mux_80/U19          | A v -> Y ^   | INVX1  | 0.023 |   0.305 |    0.659 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.341 |    0.694 | 
     | regKey/U101         | A v -> Y ^   | INVX1  | 0.032 |   0.373 |    0.726 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR  | 0.001 |   0.373 |    0.727 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.239 + 0.201 = 0.440
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.239 / 0.440 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[3] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.413
= Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.360 | 
     | count/\cnt_reg[3]   | CLK ^ -> Q ^ | DFFSR  | 0.190 |   0.190 |    0.549 | 
     | mixer/U2            | A ^ -> Y v   | XOR2X1 | 0.049 |   0.239 |    0.599 | 
     | mux_80/U20          | A v -> Y ^   | MUX2X1 | 0.046 |   0.285 |    0.645 | 
     | mux_80/U19          | A ^ -> Y v   | INVX1  | 0.032 |   0.317 |    0.677 | 
     | regKey/U102         | A v -> Y ^   | MUX2X1 | 0.056 |   0.373 |    0.733 | 
     | regKey/U101         | A ^ -> Y v   | INVX1  | 0.039 |   0.413 |    0.773 | 
     | regKey/\reg_reg[18] | D v          | DFFSR  | 0.001 |   0.413 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.256
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.256 + 0.208 = 0.464
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.256 / 0.464 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[2] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.392
= Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.337 | 
     | count/\cnt_reg[2]   | CLK ^ -> Q ^ | DFFSR  | 0.201 |   0.201 |    0.538 | 
     | mixer/U3            | A ^ -> Y ^   | XOR2X1 | 0.055 |   0.256 |    0.592 | 
     | mux_80/U18          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.290 |    0.627 | 
     | mux_80/U17          | A v -> Y ^   | INVX1  | 0.027 |   0.317 |    0.654 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.350 |    0.686 | 
     | regKey/U99          | A v -> Y ^   | INVX1  | 0.041 |   0.391 |    0.728 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR  | 0.000 |   0.392 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.252
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.252 + 0.199 = 0.451
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.252 / 0.451 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[2] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.426
= Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.349 | 
     | count/\cnt_reg[2]   | CLK ^ -> Q ^ | DFFSR  | 0.201 |   0.201 |    0.550 | 
     | mixer/U3            | A ^ -> Y v   | XOR2X1 | 0.051 |   0.252 |    0.601 | 
     | mux_80/U18          | A v -> Y ^   | MUX2X1 | 0.052 |   0.305 |    0.654 | 
     | mux_80/U17          | A ^ -> Y v   | INVX1  | 0.036 |   0.340 |    0.689 | 
     | regKey/U100         | A v -> Y ^   | MUX2X1 | 0.051 |   0.391 |    0.740 | 
     | regKey/U99          | A ^ -> Y v   | INVX1  | 0.035 |   0.426 |    0.775 | 
     | regKey/\reg_reg[17] | D v          | DFFSR  | 0.000 |   0.426 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.257
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.257 + 0.179 = 0.435
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.257 / 0.435 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.364
= Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.365 | 
     | regKey/\reg_reg[35] | CLK ^ -> Q ^ | DFFSR  | 0.186 |   0.187 |    0.551 | 
     | mixer/U4            | B ^ -> Y ^   | XOR2X1 | 0.070 |   0.257 |    0.621 | 
     | mux_80/U16          | A ^ -> Y v   | MUX2X1 | 0.033 |   0.289 |    0.654 | 
     | mux_80/U15          | A v -> Y ^   | INVX1  | 0.018 |   0.308 |    0.672 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.339 |    0.704 | 
     | regKey/U97          | A v -> Y ^   | INVX1  | 0.024 |   0.363 |    0.728 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR  | 0.000 |   0.364 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.249 + 0.183 = 0.432
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.249 / 0.432 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[1] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.408
= Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.368 | 
     | count/\cnt_reg[1]   | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |    0.564 | 
     | mixer/U4            | A ^ -> Y v   | XOR2X1 | 0.053 |   0.249 |    0.617 | 
     | mux_80/U16          | A v -> Y ^   | MUX2X1 | 0.048 |   0.297 |    0.665 | 
     | mux_80/U15          | A ^ -> Y v   | INVX1  | 0.029 |   0.327 |    0.695 | 
     | regKey/U98          | A v -> Y ^   | MUX2X1 | 0.048 |   0.375 |    0.743 | 
     | regKey/U97          | A ^ -> Y v   | INVX1  | 0.033 |   0.408 |    0.776 | 
     | regKey/\reg_reg[16] | D v          | DFFSR  | 0.000 |   0.408 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.265
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.265 + 0.172 = 0.437
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.265 / 0.437 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.365
= Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.363 | 
     | regKey/\reg_reg[34] | CLK ^ -> Q ^ | DFFSR  | 0.196 |   0.196 |    0.559 | 
     | mixer/U5            | B ^ -> Y ^   | XOR2X1 | 0.069 |   0.265 |    0.628 | 
     | mux_80/U14          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.299 |    0.662 | 
     | mux_80/U13          | A v -> Y ^   | INVX1  | 0.019 |   0.318 |    0.681 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.350 |    0.713 | 
     | regKey/U95          | A v -> Y ^   | INVX1  | 0.015 |   0.365 |    0.728 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR  | 0.000 |   0.365 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.249 + 0.179 = 0.428
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.249 / 0.428 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.409
= Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.372 | 
     | regKey/\reg_reg[34] | CLK ^ -> Q ^ | DFFSR  | 0.196 |   0.196 |    0.568 | 
     | mixer/U5            | B ^ -> Y v   | XOR2X1 | 0.053 |   0.249 |    0.621 | 
     | mux_80/U14          | A v -> Y ^   | MUX2X1 | 0.051 |   0.301 |    0.673 | 
     | mux_80/U13          | A ^ -> Y v   | INVX1  | 0.030 |   0.331 |    0.703 | 
     | regKey/U96          | A v -> Y ^   | MUX2X1 | 0.050 |   0.381 |    0.752 | 
     | regKey/U95          | A ^ -> Y v   | INVX1  | 0.028 |   0.409 |    0.780 | 
     | regKey/\reg_reg[15] | D v          | DFFSR  | 0.000 |   0.409 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.166
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.166 + 0.191 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.166 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.284
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q ^ | DFFSR  | 0.166 |   0.166 |    0.609 | 
     | mux_80/U12          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |    0.650 | 
     | mux_80/U11          | A v -> Y ^   | INVX1  | 0.026 |   0.232 |    0.676 | 
     | regKey/U94          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.263 |    0.706 | 
     | regKey/U93          | A v -> Y ^   | INVX1  | 0.022 |   0.284 |    0.728 | 
     | regKey/\reg_reg[14] | D ^          | DFFSR  | 0.000 |   0.284 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.151
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.151 + 0.189 = 0.340
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.151 / 0.340 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.317
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |    0.611 | 
     | mux_80/U12          | A v -> Y ^   | MUX2X1 | 0.054 |   0.205 |    0.665 | 
     | mux_80/U11          | A ^ -> Y v   | INVX1  | 0.034 |   0.239 |    0.699 | 
     | regKey/U94          | A v -> Y ^   | MUX2X1 | 0.046 |   0.286 |    0.746 | 
     | regKey/U93          | A ^ -> Y v   | INVX1  | 0.031 |   0.317 |    0.777 | 
     | regKey/\reg_reg[14] | D v          | DFFSR  | 0.000 |   0.317 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.169 + 0.192 = 0.361
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.169 / 0.361 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.289
= Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.439 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.608 | 
     | mux_80/U10          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.209 |    0.648 | 
     | mux_80/U9           | A v -> Y ^   | INVX1  | 0.030 |   0.238 |    0.677 | 
     | regKey/U92          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.269 |    0.708 | 
     | regKey/U91          | A v -> Y ^   | INVX1  | 0.020 |   0.289 |    0.728 | 
     | regKey/\reg_reg[13] | D ^          | DFFSR  | 0.000 |   0.289 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.153 + 0.187 = 0.340
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.153 / 0.340 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.318
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |    0.613 | 
     | mux_80/U10          | A v -> Y ^   | MUX2X1 | 0.051 |   0.204 |    0.664 | 
     | mux_80/U9           | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |    0.701 | 
     | regKey/U92          | A v -> Y ^   | MUX2X1 | 0.047 |   0.288 |    0.748 | 
     | regKey/U91          | A ^ -> Y v   | INVX1  | 0.030 |   0.318 |    0.778 | 
     | regKey/\reg_reg[13] | D v          | DFFSR  | 0.000 |   0.318 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.167 + 0.184 = 0.352
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.167 / 0.352 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.280
= Slack Time                    0.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.448 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |    0.616 | 
     | mux_80/U8           | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |    0.655 | 
     | mux_80/U7           | A v -> Y ^   | INVX1  | 0.024 |   0.231 |    0.679 | 
     | regKey/U90          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.264 |    0.712 | 
     | regKey/U89          | A v -> Y ^   | INVX1  | 0.016 |   0.280 |    0.728 | 
     | regKey/\reg_reg[12] | D ^          | DFFSR  | 0.000 |   0.280 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.152 + 0.184 = 0.336
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.336 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.316
= Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.464 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.616 | 
     | mux_80/U8           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |    0.667 | 
     | mux_80/U7           | A ^ -> Y v   | INVX1  | 0.033 |   0.237 |    0.701 | 
     | regKey/U90          | A v -> Y ^   | MUX2X1 | 0.050 |   0.287 |    0.751 | 
     | regKey/U89          | A ^ -> Y v   | INVX1  | 0.029 |   0.316 |    0.780 | 
     | regKey/\reg_reg[12] | D v          | DFFSR  | 0.000 |   0.316 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.174 + 0.182 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.174 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.284
= Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.444 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |    0.618 | 
     | mux_80/U6           | A ^ -> Y v   | MUX2X1 | 0.043 |   0.216 |    0.661 | 
     | mux_80/U5           | A v -> Y ^   | INVX1  | 0.019 |   0.235 |    0.679 | 
     | regKey/U88          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.265 |    0.710 | 
     | regKey/U87          | A v -> Y ^   | INVX1  | 0.019 |   0.284 |    0.728 | 
     | regKey/\reg_reg[11] | D ^          | DFFSR  | 0.000 |   0.284 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.156
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.156 + 0.181 = 0.337
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.156 / 0.337 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.316
= Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.463 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |    0.620 | 
     | mux_80/U6           | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |    0.673 | 
     | mux_80/U5           | A ^ -> Y v   | INVX1  | 0.030 |   0.240 |    0.703 | 
     | regKey/U88          | A v -> Y ^   | MUX2X1 | 0.046 |   0.286 |    0.749 | 
     | regKey/U87          | A ^ -> Y v   | INVX1  | 0.030 |   0.315 |    0.779 | 
     | regKey/\reg_reg[11] | D v          | DFFSR  | 0.000 |   0.316 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.167 + 0.195 = 0.363
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.167 / 0.363 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.291
= Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.437 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |    0.605 | 
     | mux_80/U4           | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |    0.644 | 
     | mux_80/U3           | A v -> Y ^   | INVX1  | 0.033 |   0.240 |    0.678 | 
     | regKey/U86          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.272 |    0.710 | 
     | regKey/U85          | A v -> Y ^   | INVX1  | 0.019 |   0.291 |    0.728 | 
     | regKey/\reg_reg[10] | D ^          | DFFSR  | 0.000 |   0.291 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.152
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.152 + 0.192 = 0.344
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.152 / 0.344 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.323
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.456 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |    0.608 | 
     | mux_80/U4           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |    0.661 | 
     | mux_80/U3           | A ^ -> Y v   | INVX1  | 0.039 |   0.243 |    0.700 | 
     | regKey/U86          | A v -> Y ^   | MUX2X1 | 0.050 |   0.293 |    0.749 | 
     | regKey/U85          | A ^ -> Y v   | INVX1  | 0.030 |   0.322 |    0.779 | 
     | regKey/\reg_reg[10] | D v          | DFFSR  | 0.000 |   0.323 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.193
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.193 + 0.200 = 0.393
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.193 / 0.393 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.322
= Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.407 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q ^ | DFFSR  | 0.193 |   0.193 |    0.600 | 
     | mux_80/U160         | A ^ -> Y v   | MUX2X1 | 0.044 |   0.237 |    0.644 | 
     | mux_80/U159         | A v -> Y ^   | INVX1  | 0.026 |   0.263 |    0.670 | 
     | regKey/U322         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.295 |    0.701 | 
     | regKey/U321         | A v -> Y ^   | INVX1  | 0.027 |   0.321 |    0.728 | 
     | regKey/\reg_reg[9]  | D ^          | DFFSR  | 0.000 |   0.322 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.157 + 0.208 = 0.364
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.157 / 0.364 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.339
= Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.436 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |    0.593 | 
     | mux_80/U160         | A v -> Y ^   | MUX2X1 | 0.062 |   0.219 |    0.655 | 
     | mux_80/U159         | A ^ -> Y v   | INVX1  | 0.036 |   0.255 |    0.691 | 
     | regKey/U322         | A v -> Y ^   | MUX2X1 | 0.049 |   0.304 |    0.740 | 
     | regKey/U321         | A ^ -> Y v   | INVX1  | 0.035 |   0.339 |    0.775 | 
     | regKey/\reg_reg[9]  | D v          | DFFSR  | 0.000 |   0.339 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.164 + 0.200 = 0.364
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.364 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.290
= Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.436 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |    0.600 | 
     | mux_80/U158         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.203 |    0.639 | 
     | mux_80/U157         | A v -> Y ^   | INVX1  | 0.021 |   0.225 |    0.661 | 
     | regKey/U320         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.257 |    0.693 | 
     | regKey/U319         | A v -> Y ^   | INVX1  | 0.033 |   0.290 |    0.726 | 
     | regKey/\reg_reg[8]  | D ^          | DFFSR  | 0.001 |   0.290 |    0.726 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.150 + 0.200 = 0.351
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.351 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.323
= Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.449 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.600 | 
     | mux_80/U158         | A v -> Y ^   | MUX2X1 | 0.052 |   0.202 |    0.651 | 
     | mux_80/U157         | A ^ -> Y v   | INVX1  | 0.032 |   0.234 |    0.683 | 
     | regKey/U320         | A v -> Y ^   | MUX2X1 | 0.050 |   0.284 |    0.733 | 
     | regKey/U319         | A ^ -> Y v   | INVX1  | 0.039 |   0.322 |    0.772 | 
     | regKey/\reg_reg[8]  | D v          | DFFSR  | 0.001 |   0.323 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.165 + 0.184 = 0.349
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.165 / 0.349 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.277
= Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.451 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |    0.616 | 
     | mux_80/U156         | A ^ -> Y v   | MUX2X1 | 0.042 |   0.207 |    0.658 | 
     | mux_80/U155         | A v -> Y ^   | INVX1  | 0.021 |   0.228 |    0.679 | 
     | regKey/U318         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.262 |    0.713 | 
     | regKey/U317         | A v -> Y ^   | INVX1  | 0.016 |   0.277 |    0.728 | 
     | regKey/\reg_reg[7]  | D ^          | DFFSR  | 0.000 |   0.277 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.150 + 0.189 = 0.339
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.339 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.319
= Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.461 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.612 | 
     | mux_80/U156         | A v -> Y ^   | MUX2X1 | 0.057 |   0.208 |    0.669 | 
     | mux_80/U155         | A ^ -> Y v   | INVX1  | 0.031 |   0.238 |    0.699 | 
     | regKey/U318         | A v -> Y ^   | MUX2X1 | 0.052 |   0.291 |    0.752 | 
     | regKey/U317         | A ^ -> Y v   | INVX1  | 0.028 |   0.319 |    0.780 | 
     | regKey/\reg_reg[7]  | D v          | DFFSR  | 0.000 |   0.319 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.165 + 0.191 = 0.356
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.165 / 0.356 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.284
= Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.445 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |    0.609 | 
     | mux_80/U134         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.204 |    0.649 | 
     | mux_80/U133         | A v -> Y ^   | INVX1  | 0.027 |   0.231 |    0.676 | 
     | regKey/U296         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.265 |    0.710 | 
     | regKey/U295         | A v -> Y ^   | INVX1  | 0.019 |   0.284 |    0.728 | 
     | regKey/\reg_reg[6]  | D ^          | DFFSR  | 0.000 |   0.284 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.150
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.150 + 0.193 = 0.343
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.150 / 0.343 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.322
= Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.457 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |    0.607 | 
     | mux_80/U134         | A v -> Y ^   | MUX2X1 | 0.053 |   0.204 |    0.661 | 
     | mux_80/U133         | A ^ -> Y v   | INVX1  | 0.035 |   0.239 |    0.696 | 
     | regKey/U296         | A v -> Y ^   | MUX2X1 | 0.053 |   0.291 |    0.749 | 
     | regKey/U295         | A ^ -> Y v   | INVX1  | 0.030 |   0.322 |    0.779 | 
     | regKey/\reg_reg[6]  | D v          | DFFSR  | 0.000 |   0.322 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.160
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.160 + 0.180 = 0.341
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.160 / 0.341 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.269
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |    0.620 | 
     | mux_80/U112         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.200 |    0.659 | 
     | mux_80/U111         | A v -> Y ^   | INVX1  | 0.021 |   0.221 |    0.680 | 
     | regKey/U274         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.251 |    0.710 | 
     | regKey/U273         | A v -> Y ^   | INVX1  | 0.018 |   0.269 |    0.728 | 
     | regKey/\reg_reg[5]  | D ^          | DFFSR  | 0.000 |   0.269 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.148
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.148 + 0.183 = 0.331
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.148 / 0.331 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.310
= Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.469 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |    0.617 | 
     | mux_80/U112         | A v -> Y ^   | MUX2X1 | 0.055 |   0.203 |    0.672 | 
     | mux_80/U111         | A ^ -> Y v   | INVX1  | 0.032 |   0.235 |    0.704 | 
     | regKey/U274         | A v -> Y ^   | MUX2X1 | 0.046 |   0.281 |    0.750 | 
     | regKey/U273         | A ^ -> Y v   | INVX1  | 0.029 |   0.310 |    0.779 | 
     | regKey/\reg_reg[5]  | D v          | DFFSR  | 0.000 |   0.310 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.159
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.159 + 0.184 = 0.343
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.159 / 0.343 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.271
= Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.458 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR  | 0.159 |   0.159 |    0.616 | 
     | mux_80/U90          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.193 |    0.651 | 
     | mux_80/U89          | A v -> Y ^   | INVX1  | 0.026 |   0.220 |    0.677 | 
     | regKey/U252         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.252 |    0.710 | 
     | regKey/U251         | A v -> Y ^   | INVX1  | 0.019 |   0.271 |    0.728 | 
     | regKey/\reg_reg[4]  | D ^          | DFFSR  | 0.000 |   0.271 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.146 + 0.184 = 0.330
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.330 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.309
= Slack Time                    0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.470 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |    0.616 | 
     | mux_80/U90          | A v -> Y ^   | MUX2X1 | 0.048 |   0.194 |    0.664 | 
     | mux_80/U89          | A ^ -> Y v   | INVX1  | 0.034 |   0.228 |    0.698 | 
     | regKey/U252         | A v -> Y ^   | MUX2X1 | 0.050 |   0.279 |    0.749 | 
     | regKey/U251         | A ^ -> Y v   | INVX1  | 0.030 |   0.309 |    0.779 | 
     | regKey/\reg_reg[4]  | D v          | DFFSR  | 0.000 |   0.309 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.186
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.186 + 0.198 = 0.384
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.186 / 0.384 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.312
= Slack Time                    0.416
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.416 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR  | 0.186 |   0.186 |    0.602 | 
     | mux_80/U68          | A ^ -> Y v   | MUX2X1 | 0.048 |   0.234 |    0.650 | 
     | mux_80/U67          | A v -> Y ^   | INVX1  | 0.022 |   0.256 |    0.672 | 
     | regKey/U150         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.286 |    0.703 | 
     | regKey/U149         | A v -> Y ^   | INVX1  | 0.025 |   0.312 |    0.728 | 
     | regKey/\reg_reg[3]  | D ^          | DFFSR  | 0.000 |   0.312 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.164 + 0.198 = 0.362
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.164 / 0.362 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.337
= Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.438 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |    0.602 | 
     | mux_80/U68          | A v -> Y ^   | MUX2X1 | 0.060 |   0.224 |    0.662 | 
     | mux_80/U67          | A ^ -> Y v   | INVX1  | 0.032 |   0.257 |    0.695 | 
     | regKey/U150         | A v -> Y ^   | MUX2X1 | 0.047 |   0.303 |    0.742 | 
     | regKey/U149         | A ^ -> Y v   | INVX1  | 0.034 |   0.337 |    0.775 | 
     | regKey/\reg_reg[3]  | D v          | DFFSR  | 0.000 |   0.337 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.177 + 0.186 = 0.363
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.177 / 0.363 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.291
= Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.438 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q ^ | DFFSR  | 0.177 |   0.177 |    0.614 | 
     | mux_80/U46          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.221 |    0.659 | 
     | mux_80/U45          | A v -> Y ^   | INVX1  | 0.019 |   0.241 |    0.678 | 
     | regKey/U128         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.274 |    0.711 | 
     | regKey/U127         | A v -> Y ^   | INVX1  | 0.017 |   0.291 |    0.728 | 
     | regKey/\reg_reg[2]  | D ^          | DFFSR  | 0.000 |   0.291 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.158
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.158 + 0.187 = 0.346
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.158 / 0.346 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.325
= Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.454 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |    0.613 | 
     | mux_80/U46          | A v -> Y ^   | MUX2X1 | 0.056 |   0.214 |    0.668 | 
     | mux_80/U45          | A ^ -> Y v   | INVX1  | 0.030 |   0.245 |    0.699 | 
     | regKey/U128         | A v -> Y ^   | MUX2X1 | 0.051 |   0.296 |    0.750 | 
     | regKey/U127         | A ^ -> Y v   | INVX1  | 0.029 |   0.325 |    0.779 | 
     | regKey/\reg_reg[2]  | D v          | DFFSR  | 0.000 |   0.325 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.175
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.175 + 0.208 = 0.383
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.175 / 0.383 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.311
= Slack Time                    0.417
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.417 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q ^ | DFFSR  | 0.175 |   0.174 |    0.592 | 
     | mux_80/U24          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.220 |    0.637 | 
     | mux_80/U23          | A v -> Y ^   | INVX1  | 0.027 |   0.247 |    0.664 | 
     | regKey/U106         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.280 |    0.697 | 
     | regKey/U105         | A v -> Y ^   | INVX1  | 0.030 |   0.310 |    0.727 | 
     | regKey/\reg_reg[1]  | D ^          | DFFSR  | 0.001 |   0.311 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.157 + 0.208 = 0.364
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.157 / 0.364 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.338
= Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.435 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |    0.592 | 
     | mux_80/U24          | A v -> Y ^   | MUX2X1 | 0.058 |   0.215 |    0.651 | 
     | mux_80/U23          | A ^ -> Y v   | INVX1  | 0.035 |   0.250 |    0.685 | 
     | regKey/U106         | A v -> Y ^   | MUX2X1 | 0.051 |   0.300 |    0.736 | 
     | regKey/U105         | A ^ -> Y v   | INVX1  | 0.037 |   0.338 |    0.773 | 
     | regKey/\reg_reg[1]  | D v          | DFFSR  | 0.001 |   0.338 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.163 + 0.208 = 0.371
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.163 / 0.371 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.295
= Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.429 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q ^ | DFFSR  | 0.163 |   0.163 |    0.592 | 
     | mux_80/U2           | A ^ -> Y v   | MUX2X1 | 0.037 |   0.200 |    0.629 | 
     | mux_80/U1           | A v -> Y ^   | INVX1  | 0.024 |   0.224 |    0.653 | 
     | regKey/U84          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |    0.685 | 
     | regKey/U83          | A v -> Y ^   | INVX1  | 0.038 |   0.294 |    0.723 | 
     | regKey/\reg_reg[0]  | D ^          | DFFSR  | 0.001 |   0.295 |    0.724 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: input1[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.149
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.149 + 0.205 = 0.354
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.149 / 0.354 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.325
= Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.446 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.150 |    0.595 | 
     | mux_80/U2           | A v -> Y ^   | MUX2X1 | 0.049 |   0.199 |    0.645 | 
     | mux_80/U1           | A ^ -> Y v   | INVX1  | 0.033 |   0.232 |    0.677 | 
     | regKey/U84          | A v -> Y ^   | MUX2X1 | 0.050 |   0.282 |    0.728 | 
     | regKey/U83          | A ^ -> Y v   | INVX1  | 0.042 |   0.324 |    0.770 | 
     | regKey/\reg_reg[0]  | D v          | DFFSR  | 0.001 |   0.325 |    0.771 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: ctrl
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.052
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.413
Total delay(totDel): 0.244 + 0.413 = 0.657
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.244 / 0.657 + 0.052 + 0.000 + 0.000 - 0.006 = 0.046
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.637
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.143 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.175 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.204 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.235 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.267 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.387 | 
     | mux_80/U136         | S ^ -> Y v | MUX2X1  | 0.252 |   0.547 |    0.638 | 
     | mux_80/U135         | A v -> Y ^ | INVX1   | 0.019 |   0.566 |    0.657 | 
     | regKey/U298         | A ^ -> Y v | MUX2X1  | 0.030 |   0.596 |    0.687 | 
     | regKey/U297         | A v -> Y ^ | INVX1   | 0.041 |   0.637 |    0.728 | 
     | regKey/\reg_reg[70] | D ^        | DFFSR   | 0.000 |   0.637 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: ctrl
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.577
This Block's Segment Delay(segDel): 0.413
Total delay(totDel): 0.577 + 0.413 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.577 / 0.990 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.918
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.190 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.063 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.028 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.029 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.140 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.175 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.204 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U136         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.828 |    0.638 | 
     | mux_80/U135         | A v -> Y ^   | INVX1   | 0.019 |   0.847 |    0.657 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.877 |    0.687 | 
     | regKey/U297         | A v -> Y ^   | INVX1   | 0.041 |   0.918 |    0.728 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR   | 0.000 |   0.918 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: ctrl
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.032
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.032 + 0.000) = 0.032
Fixed Delay Adjustment(fixDel) = 0.032
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.032 + 0.885) = -0.917
Available budget after adjustments(AvailTime) = (0.800 - 0.917) = -0.117

External Segment Delay(extSegDel): 0.219
This Block's Segment Delay(segDel): 0.416
Total delay(totDel): 0.219 + 0.416 = 0.635
Available budget(AvailTime): -0.117
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.219 / 0.635 + 0.032 + 0.000 + 0.000 - 0.004 = 0.028
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.591
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.032
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start v    |         |       |   0.032 |    0.165 | 
     | SM/U4               | A v -> Y v | AND2X1  | 0.035 |   0.066 |    0.200 | 
     | SM/U22              | A v -> Y ^ | INVX1   | 0.027 |   0.093 |    0.227 | 
     | SM/U30              | C ^ -> Y v | AOI21X1 | 0.025 |   0.118 |    0.252 | 
     | SM/U29              | C v -> Y ^ | AOI21X1 | 0.042 |   0.160 |    0.294 | 
     | SM/U28              | A ^ -> Y v | INVX1   | 0.090 |   0.251 |    0.384 | 
     | mux_80/U120         | S v -> Y v | MUX2X1  | 0.244 |   0.495 |    0.629 | 
     | mux_80/U119         | A v -> Y ^ | INVX1   | 0.028 |   0.523 |    0.656 | 
     | regKey/U282         | A ^ -> Y v | MUX2X1  | 0.031 |   0.553 |    0.687 | 
     | regKey/U281         | A v -> Y ^ | INVX1   | 0.037 |   0.590 |    0.724 | 
     | regKey/\reg_reg[63] | D ^        | DFFSR   | 0.001 |   0.591 |    0.724 | 
     +-------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: ctrl
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.545
This Block's Segment Delay(segDel): 0.416
Total delay(totDel): 0.545 + 0.416 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.545 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.885
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |   -0.016 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.060 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.144 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.200 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.227 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.252 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.294 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.384 | 
     | mux_80/U120         | S v -> Y v   | MUX2X1  | 0.244 |   0.789 |    0.629 | 
     | mux_80/U119         | A v -> Y ^   | INVX1   | 0.028 |   0.817 |    0.656 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.848 |    0.687 | 
     | regKey/U281         | A v -> Y ^   | INVX1   | 0.037 |   0.884 |    0.724 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR   | 0.001 |   0.885 |    0.724 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[79]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.826
Total delay(totDel): 0.120 + 0.826 = 0.946
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.946 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.874
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.146 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.018 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.017 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.074 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.185 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.220 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.248 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.279 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.311 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.431 | 
     | mux_80/U154         | S ^ -> Y v   | MUX2X1  | 0.228 |   0.805 |    0.659 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.826 |    0.680 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.857 |    0.712 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.874 |    0.728 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.874 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[79]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.838
Total delay(totDel): 0.098 + 0.838 = 0.935
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.935 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.915
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.135 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.008 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.084 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.195 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.230 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.259 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.289 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.321 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.441 | 
     | mux_80/U154         | S ^ -> Y ^   | MUX2X1  | 0.230 |   0.807 |    0.671 | 
     | mux_80/U153         | A ^ -> Y v   | INVX1   | 0.031 |   0.838 |    0.702 | 
     | regKey/U316         | A v -> Y ^   | MUX2X1  | 0.049 |   0.887 |    0.751 | 
     | regKey/U315         | A ^ -> Y v   | INVX1   | 0.029 |   0.915 |    0.780 | 
     | regKey/\reg_reg[79] | D v          | DFFSR   | 0.000 |   0.915 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[78]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.132
This Block's Segment Delay(segDel): 0.743
Total delay(totDel): 0.132 + 0.743 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.132 / 0.875 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.803
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.350 | 
     | mixer/s1/U32        | C ^ -> Y v   | NAND3X1 | 0.118 |   0.542 |    0.467 | 
     | mixer/s1/U3         | B v -> Y v   | AND2X1  | 0.066 |   0.608 |    0.533 | 
     | mixer/s1/U17        | A v -> Y ^   | INVX1   | 0.018 |   0.626 |    0.551 | 
     | mixer/s1/U25        | A ^ -> Y ^   | OR2X1   | 0.054 |   0.679 |    0.605 | 
     | mux_80/U152         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.716 |    0.641 | 
     | mux_80/U151         | A v -> Y ^   | INVX1   | 0.027 |   0.743 |    0.668 | 
     | regKey/U314         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.778 |    0.703 | 
     | regKey/U313         | A v -> Y ^   | INVX1   | 0.025 |   0.803 |    0.728 | 
     | regKey/\reg_reg[78] | D ^          | DFFSR   | 0.000 |   0.803 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[78]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.882
Total delay(totDel): 0.114 + 0.882 = 0.996
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.996 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.972
= Slack Time                   -0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.196 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.228 | 
     | mixer/s1/U29        | A ^ -> Y v   | INVX1   | 0.162 |   0.587 |    0.391 | 
     | mixer/s1/U27        | B v -> Y ^   | NAND3X1 | 0.074 |   0.660 |    0.464 | 
     | mixer/s1/U3         | A ^ -> Y ^   | AND2X1  | 0.046 |   0.707 |    0.511 | 
     | mixer/s1/U17        | A ^ -> Y v   | INVX1   | 0.030 |   0.737 |    0.541 | 
     | mixer/s1/U25        | A v -> Y v   | OR2X1   | 0.053 |   0.790 |    0.594 | 
     | mux_80/U152         | A v -> Y ^   | MUX2X1  | 0.057 |   0.846 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v   | INVX1   | 0.036 |   0.882 |    0.686 | 
     | regKey/U314         | A v -> Y ^   | MUX2X1  | 0.056 |   0.938 |    0.742 | 
     | regKey/U313         | A ^ -> Y v   | INVX1   | 0.034 |   0.972 |    0.776 | 
     | regKey/\reg_reg[78] | D v          | DFFSR   | 0.000 |   0.972 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[77]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.831
Total delay(totDel): 0.129 + 0.831 = 0.959
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.959 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.887
= Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.159 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.031 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.003 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.060 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.171 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.206 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.235 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.266 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.298 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.418 | 
     | mux_80/U150         | S ^ -> Y v   | MUX2X1  | 0.226 |   0.803 |    0.644 | 
     | mux_80/U149         | A v -> Y ^   | INVX1   | 0.027 |   0.830 |    0.671 | 
     | regKey/U312         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.862 |    0.703 | 
     | regKey/U311         | A v -> Y ^   | INVX1   | 0.025 |   0.887 |    0.728 | 
     | regKey/\reg_reg[77] | D ^          | DFFSR   | 0.000 |   0.887 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[77]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.840
Total delay(totDel): 0.107 + 0.840 = 0.946
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.946 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.922
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.146 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.019 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.016 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.073 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.184 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.219 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.248 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.279 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.311 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.431 | 
     | mux_80/U150         | S ^ -> Y ^   | MUX2X1  | 0.227 |   0.804 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v   | INVX1   | 0.035 |   0.839 |    0.693 | 
     | regKey/U312         | A v -> Y ^   | MUX2X1  | 0.049 |   0.888 |    0.742 | 
     | regKey/U311         | A ^ -> Y v   | INVX1   | 0.034 |   0.922 |    0.776 | 
     | regKey/\reg_reg[77] | D v          | DFFSR   | 0.000 |   0.922 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[76]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.145
This Block's Segment Delay(segDel): 0.686
Total delay(totDel): 0.145 + 0.686 = 0.831
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.145 / 0.831 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.756
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.031 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.097 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.131 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.188 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.299 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.334 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.363 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.394 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.426 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.546 | 
     | mux_80/U148         | S ^ -> Y v   | MUX2X1  | 0.086 |   0.663 |    0.632 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.023 |   0.686 |    0.655 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.719 |    0.688 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.755 |    0.724 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.001 |   0.756 |    0.725 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[76]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.697
Total delay(totDel): 0.123 + 0.697 = 0.820
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.820 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.791
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.020 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.108 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.143 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.200 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.311 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.346 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.374 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.405 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.437 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.557 | 
     | mux_80/U148         | S ^ -> Y ^   | MUX2X1  | 0.087 |   0.664 |    0.645 | 
     | mux_80/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.697 |    0.677 | 
     | regKey/U310         | A v -> Y ^   | MUX2X1  | 0.052 |   0.749 |    0.729 | 
     | regKey/U309         | A ^ -> Y v   | INVX1   | 0.041 |   0.790 |    0.771 | 
     | regKey/\reg_reg[76] | D v          | DFFSR   | 0.001 |   0.791 |    0.771 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[75]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.772
Total delay(totDel): 0.129 + 0.772 = 0.901
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.901 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.829
= Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.101 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.027 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.062 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.119 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.230 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.265 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.293 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.324 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.356 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.476 | 
     | mux_80/U146         | S ^ -> Y v   | MUX2X1  | 0.167 |   0.744 |    0.643 | 
     | mux_80/U145         | A v -> Y ^   | INVX1   | 0.028 |   0.771 |    0.671 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.804 |    0.704 | 
     | regKey/U307         | A v -> Y ^   | INVX1   | 0.024 |   0.829 |    0.728 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR   | 0.000 |   0.829 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[75]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.785
Total delay(totDel): 0.109 + 0.785 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.109 / 0.894 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.870
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.094 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.069 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.126 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.237 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.272 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.300 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.331 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.363 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.483 | 
     | mux_80/U146         | S ^ -> Y ^   | MUX2X1  | 0.173 |   0.750 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1   | 0.035 |   0.785 |    0.691 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1  | 0.052 |   0.836 |    0.743 | 
     | regKey/U307         | A ^ -> Y v   | INVX1   | 0.034 |   0.870 |    0.776 | 
     | regKey/\reg_reg[75] | D v          | DFFSR   | 0.000 |   0.870 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[74]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.748
Total delay(totDel): 0.124 + 0.748 = 0.872
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.872 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.800
= Slack Time                   -0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.072 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.090 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.147 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.258 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.293 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.322 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.353 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.385 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.505 | 
     | mux_80/U144         | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.658 | 
     | mux_80/U143         | A v -> Y ^   | INVX1   | 0.018 |   0.748 |    0.676 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.780 |    0.708 | 
     | regKey/U305         | A v -> Y ^   | INVX1   | 0.020 |   0.800 |    0.728 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR   | 0.000 |   0.800 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[74]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.768
Total delay(totDel): 0.103 + 0.768 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.871 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.849
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U144         | S ^ -> Y ^   | MUX2X1  | 0.161 |   0.738 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1   | 0.030 |   0.768 |    0.697 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1  | 0.050 |   0.818 |    0.747 | 
     | regKey/U305         | A ^ -> Y v   | INVX1   | 0.031 |   0.849 |    0.778 | 
     | regKey/\reg_reg[74] | D v          | DFFSR   | 0.000 |   0.849 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[73]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.767
Total delay(totDel): 0.120 + 0.767 = 0.887
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.887 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.815
= Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.087 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.076 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.133 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.244 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.279 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.307 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.338 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.370 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.490 | 
     | mux_80/U142         | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.660 | 
     | mux_80/U141         | A v -> Y ^   | INVX1   | 0.021 |   0.767 |    0.680 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.798 |    0.711 | 
     | regKey/U303         | A v -> Y ^   | INVX1   | 0.017 |   0.815 |    0.728 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR   | 0.000 |   0.815 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[73]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.098 + 0.784 = 0.882
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.882 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.861
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.082 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.081 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.138 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.249 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.284 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.312 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.343 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.375 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.495 | 
     | mux_80/U142         | S ^ -> Y ^   | MUX2X1  | 0.176 |   0.753 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1   | 0.031 |   0.784 |    0.702 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1  | 0.049 |   0.833 |    0.751 | 
     | regKey/U303         | A ^ -> Y v   | INVX1   | 0.029 |   0.861 |    0.779 | 
     | regKey/\reg_reg[73] | D v          | DFFSR   | 0.000 |   0.861 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[72]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.121 + 0.765 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.814
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U140         | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.661 | 
     | mux_80/U139         | A v -> Y ^   | INVX1   | 0.018 |   0.765 |    0.679 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.795 |    0.709 | 
     | regKey/U301         | A v -> Y ^   | INVX1   | 0.019 |   0.814 |    0.728 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR   | 0.000 |   0.814 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[72]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.783
Total delay(totDel): 0.097 + 0.783 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.880 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.858
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.080 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U140         | S ^ -> Y ^   | MUX2X1  | 0.176 |   0.753 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1   | 0.030 |   0.782 |    0.703 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1  | 0.046 |   0.829 |    0.749 | 
     | regKey/U301         | A ^ -> Y v   | INVX1   | 0.030 |   0.858 |    0.779 | 
     | regKey/\reg_reg[72] | D v          | DFFSR   | 0.000 |   0.858 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[71]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.142
This Block's Segment Delay(segDel): 0.769
Total delay(totDel): 0.142 + 0.769 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.142 / 0.911 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.840
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.111 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.016 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.051 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.108 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.219 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.254 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.283 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.314 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.346 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.466 | 
     | mux_80/U138         | S ^ -> Y v   | MUX2X1  | 0.163 |   0.740 |    0.629 | 
     | mux_80/U137         | A v -> Y ^   | INVX1   | 0.029 |   0.769 |    0.658 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.802 |    0.691 | 
     | regKey/U299         | A v -> Y ^   | INVX1   | 0.037 |   0.839 |    0.728 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR   | 0.000 |   0.840 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[71]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.782
Total delay(totDel): 0.107 + 0.782 = 0.889
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.889 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.866
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.089 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.305 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.336 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.368 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.488 | 
     | mux_80/U138         | S ^ -> Y ^   | MUX2X1  | 0.169 |   0.745 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1   | 0.036 |   0.781 |    0.693 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1  | 0.052 |   0.834 |    0.745 | 
     | regKey/U299         | A ^ -> Y v   | INVX1   | 0.032 |   0.866 |    0.777 | 
     | regKey/\reg_reg[71] | D v          | DFFSR   | 0.000 |   0.866 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[70]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.143
This Block's Segment Delay(segDel): 0.847
Total delay(totDel): 0.143 + 0.847 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.143 / 0.990 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.918
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.190 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.063 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.028 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.029 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.140 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.175 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.204 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U136         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.828 |    0.638 | 
     | mux_80/U135         | A v -> Y ^   | INVX1   | 0.019 |   0.847 |    0.657 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.877 |    0.687 | 
     | regKey/U297         | A v -> Y ^   | INVX1   | 0.041 |   0.918 |    0.728 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR   | 0.000 |   0.918 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[70]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.860
Total delay(totDel): 0.106 + 0.860 = 0.966
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.966 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.941
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.166 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.004 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.053 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.228 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.259 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.291 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.411 | 
     | mux_80/U136         | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1   | 0.030 |   0.860 |    0.694 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1  | 0.046 |   0.906 |    0.740 | 
     | regKey/U297         | A ^ -> Y v   | INVX1   | 0.035 |   0.941 |    0.775 | 
     | regKey/\reg_reg[70] | D v          | DFFSR   | 0.000 |   0.941 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[69]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.848
Total delay(totDel): 0.137 + 0.848 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.985 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.913
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.185 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.022 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.035 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.146 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.181 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.209 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.240 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.272 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.392 | 
     | mux_80/U132         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.644 | 
     | mux_80/U131         | A v -> Y ^   | INVX1   | 0.019 |   0.848 |    0.663 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.880 |    0.695 | 
     | regKey/U293         | A v -> Y ^   | INVX1   | 0.033 |   0.913 |    0.728 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR   | 0.000 |   0.913 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[69]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.860
Total delay(totDel): 0.100 + 0.860 = 0.960
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.960 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.939
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.160 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.265 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.297 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.417 | 
     | mux_80/U132         | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.860 |    0.700 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1  | 0.049 |   0.909 |    0.748 | 
     | regKey/U293         | A ^ -> Y v   | INVX1   | 0.030 |   0.939 |    0.778 | 
     | regKey/\reg_reg[69] | D v          | DFFSR   | 0.000 |   0.939 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[68]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.767
Total delay(totDel): 0.122 + 0.767 = 0.888
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.888 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.816
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.088 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.306 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.337 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.369 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.489 | 
     | mux_80/U130         | S ^ -> Y v   | MUX2X1  | 0.165 |   0.742 |    0.654 | 
     | mux_80/U129         | A v -> Y ^   | INVX1   | 0.024 |   0.766 |    0.678 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.800 |    0.712 | 
     | regKey/U291         | A v -> Y ^   | INVX1   | 0.016 |   0.816 |    0.728 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR   | 0.000 |   0.816 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[68]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.783
Total delay(totDel): 0.102 + 0.783 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.865
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.043 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.078 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.135 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.246 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.281 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U130         | S ^ -> Y ^   | MUX2X1  | 0.173 |   0.749 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.783 |    0.698 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1  | 0.053 |   0.836 |    0.751 | 
     | regKey/U291         | A ^ -> Y v   | INVX1   | 0.029 |   0.865 |    0.780 | 
     | regKey/\reg_reg[68] | D v          | DFFSR   | 0.000 |   0.865 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[67]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.850
Total delay(totDel): 0.121 + 0.850 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.971 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.899
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U128         | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.659 | 
     | mux_80/U127         | A v -> Y ^   | INVX1   | 0.020 |   0.850 |    0.679 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.709 | 
     | regKey/U289         | A v -> Y ^   | INVX1   | 0.019 |   0.899 |    0.728 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR   | 0.000 |   0.899 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[67]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.864
Total delay(totDel): 0.098 + 0.864 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.940
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.000 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.057 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_80/U128         | S ^ -> Y ^   | MUX2X1  | 0.256 |   0.833 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1   | 0.031 |   0.864 |    0.702 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1  | 0.047 |   0.911 |    0.749 | 
     | regKey/U289         | A ^ -> Y v   | INVX1   | 0.030 |   0.940 |    0.779 | 
     | regKey/\reg_reg[67] | D v          | DFFSR   | 0.000 |   0.940 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[66]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.850
Total delay(totDel): 0.119 + 0.850 = 0.969
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.969 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.169 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.256 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.288 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.408 | 
     | mux_80/U126         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.660 | 
     | mux_80/U125         | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.681 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.881 |    0.712 | 
     | regKey/U287         | A v -> Y ^   | INVX1   | 0.017 |   0.897 |    0.728 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[66]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.861
Total delay(totDel): 0.096 + 0.861 = 0.956
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.096 / 0.956 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.936
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.156 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.028 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.063 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.174 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.209 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.238 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.269 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.301 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.421 | 
     | mux_80/U126         | S ^ -> Y ^   | MUX2X1  | 0.252 |   0.829 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1   | 0.031 |   0.860 |    0.704 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1  | 0.047 |   0.907 |    0.751 | 
     | regKey/U287         | A ^ -> Y v   | INVX1   | 0.028 |   0.936 |    0.780 | 
     | regKey/\reg_reg[66] | D v          | DFFSR   | 0.000 |   0.936 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[65]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.858
Total delay(totDel): 0.131 + 0.858 = 0.989
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.131 / 0.989 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.918
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.189 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.236 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.268 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.388 | 
     | mux_80/U124         | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.641 | 
     | mux_80/U123         | A v -> Y ^   | INVX1   | 0.027 |   0.858 |    0.668 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.889 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1   | 0.028 |   0.917 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR   | 0.000 |   0.918 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[65]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.110
This Block's Segment Delay(segDel): 0.868
Total delay(totDel): 0.110 + 0.868 = 0.977
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.110 / 0.977 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.952
= Slack Time                   -0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.177 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.050 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.015 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.042 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.153 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.188 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.217 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.248 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.280 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.400 | 
     | mux_80/U124         | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.832 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1   | 0.035 |   0.867 |    0.690 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1  | 0.048 |   0.916 |    0.738 | 
     | regKey/U285         | A ^ -> Y v   | INVX1   | 0.036 |   0.951 |    0.774 | 
     | regKey/\reg_reg[65] | D v          | DFFSR   | 0.001 |   0.952 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[64]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.136
This Block's Segment Delay(segDel): 0.838
Total delay(totDel): 0.136 + 0.838 = 0.974
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.136 / 0.974 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.901
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.174 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.046 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.157 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.192 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.251 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.283 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.403 | 
     | mux_80/U122         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.818 |    0.644 | 
     | mux_80/U121         | A v -> Y ^   | INVX1   | 0.020 |   0.838 |    0.664 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.870 |    0.697 | 
     | regKey/U283         | A v -> Y ^   | INVX1   | 0.031 |   0.901 |    0.727 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR   | 0.001 |   0.901 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[64]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.849
Total delay(totDel): 0.114 + 0.849 = 0.963
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.963 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.937
= Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.163 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.231 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.262 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.294 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.414 | 
     | mux_80/U122         | S ^ -> Y ^   | MUX2X1  | 0.242 |   0.819 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1   | 0.030 |   0.849 |    0.686 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1  | 0.051 |   0.900 |    0.736 | 
     | regKey/U283         | A ^ -> Y v   | INVX1   | 0.037 |   0.937 |    0.773 | 
     | regKey/\reg_reg[64] | D v          | DFFSR   | 0.001 |   0.937 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[63]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.143
This Block's Segment Delay(segDel): 0.846
Total delay(totDel): 0.143 + 0.846 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.143 / 0.990 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.914
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.189 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U120         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.818 |    0.629 | 
     | mux_80/U119         | A v -> Y ^   | INVX1   | 0.028 |   0.846 |    0.656 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.876 |    0.687 | 
     | regKey/U281         | A v -> Y ^   | INVX1   | 0.037 |   0.913 |    0.724 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR   | 0.001 |   0.914 |    0.724 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[63]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.858
Total delay(totDel): 0.118 + 0.858 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.118 / 0.975 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.946
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.175 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.047 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.013 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.044 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.219 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.250 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.282 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.402 | 
     | mux_80/U120         | S ^ -> Y ^   | MUX2X1  | 0.244 |   0.821 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1   | 0.036 |   0.857 |    0.682 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1  | 0.047 |   0.904 |    0.729 | 
     | regKey/U281         | A ^ -> Y v   | INVX1   | 0.041 |   0.945 |    0.770 | 
     | regKey/\reg_reg[63] | D v          | DFFSR   | 0.001 |   0.946 |    0.771 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[62]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.754
Total delay(totDel): 0.125 + 0.754 = 0.878
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.125 / 0.878 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.806
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.078 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.049 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.084 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.141 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.252 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.287 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.316 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.347 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.379 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.499 | 
     | mux_80/U118         | S ^ -> Y v   | MUX2X1  | 0.148 |   0.725 |    0.646 | 
     | mux_80/U117         | A v -> Y ^   | INVX1   | 0.029 |   0.753 |    0.675 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.785 |    0.707 | 
     | regKey/U279         | A v -> Y ^   | INVX1   | 0.021 |   0.806 |    0.728 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.806 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[62]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.748
Total delay(totDel): 0.103 + 0.748 = 0.851
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.851 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.828
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.051 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.077 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.112 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.169 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.280 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.315 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.343 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.374 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.406 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.526 | 
     | mux_80/U118         | S ^ -> Y ^   | MUX2X1  | 0.136 |   0.713 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1   | 0.035 |   0.748 |    0.697 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1  | 0.049 |   0.797 |    0.746 | 
     | regKey/U279         | A ^ -> Y v   | INVX1   | 0.032 |   0.828 |    0.777 | 
     | regKey/\reg_reg[62] | D v          | DFFSR   | 0.000 |   0.828 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[61]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.772
Total delay(totDel): 0.131 + 0.772 = 0.903
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.131 / 0.903 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.831
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.103 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.024 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.059 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.116 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.227 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.262 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.291 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.322 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.354 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.474 | 
     | mux_80/U116         | S ^ -> Y v   | MUX2X1  | 0.150 |   0.727 |    0.624 | 
     | mux_80/U115         | A v -> Y ^   | INVX1   | 0.043 |   0.771 |    0.668 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.806 |    0.703 | 
     | regKey/U277         | A v -> Y ^   | INVX1   | 0.025 |   0.831 |    0.728 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.831 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[61]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.762
Total delay(totDel): 0.113 + 0.762 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.875 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.851
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.053 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.088 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.145 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.256 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.291 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.320 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U116         | S ^ -> Y ^   | MUX2X1  | 0.139 |   0.716 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1   | 0.044 |   0.761 |    0.686 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1  | 0.055 |   0.816 |    0.741 | 
     | regKey/U277         | A ^ -> Y v   | INVX1   | 0.035 |   0.850 |    0.776 | 
     | regKey/\reg_reg[61] | D v          | DFFSR   | 0.000 |   0.851 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[60]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.833
Total delay(totDel): 0.127 + 0.833 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.127 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U114         | S ^ -> Y v   | MUX2X1  | 0.231 |   0.808 |    0.647 | 
     | mux_80/U113         | A v -> Y ^   | INVX1   | 0.025 |   0.833 |    0.672 | 
     | regKey/U276         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.867 |    0.706 | 
     | regKey/U275         | A v -> Y ^   | INVX1   | 0.022 |   0.889 |    0.728 | 
     | regKey/\reg_reg[60] | D ^          | DFFSR   | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[60]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.844
Total delay(totDel): 0.108 + 0.844 = 0.951
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.108 / 0.951 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.929
= Slack Time                   -0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.151 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.024 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.068 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.179 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.214 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.243 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.274 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.306 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.426 | 
     | mux_80/U114         | S ^ -> Y ^   | MUX2X1  | 0.232 |   0.809 |    0.658 | 
     | mux_80/U113         | A ^ -> Y v   | INVX1   | 0.034 |   0.843 |    0.692 | 
     | regKey/U276         | A v -> Y ^   | MUX2X1  | 0.053 |   0.896 |    0.745 | 
     | regKey/U275         | A ^ -> Y v   | INVX1   | 0.032 |   0.928 |    0.777 | 
     | regKey/\reg_reg[60] | D v          | DFFSR   | 0.000 |   0.929 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[59]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.689
Total delay(totDel): 0.121 + 0.689 = 0.809
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.809 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.738
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.009 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.118 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.153 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.210 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.321 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.356 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.385 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.416 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.448 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.568 | 
     | mux_80/U110         | S ^ -> Y v   | MUX2X1  | 0.086 |   0.663 |    0.654 | 
     | mux_80/U109         | A v -> Y ^   | INVX1   | 0.025 |   0.688 |    0.679 | 
     | regKey/U272         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.720 |    0.711 | 
     | regKey/U271         | A v -> Y ^   | INVX1   | 0.018 |   0.738 |    0.728 | 
     | regKey/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.738 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[59]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.700
Total delay(totDel): 0.098 + 0.700 = 0.799
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.799 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.778
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.001 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.129 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.164 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.221 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.332 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.367 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.396 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.426 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.458 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.578 | 
     | mux_80/U110         | S ^ -> Y ^   | MUX2X1  | 0.089 |   0.665 |    0.667 | 
     | mux_80/U109         | A ^ -> Y v   | INVX1   | 0.035 |   0.700 |    0.701 | 
     | regKey/U272         | A v -> Y ^   | MUX2X1  | 0.049 |   0.749 |    0.750 | 
     | regKey/U271         | A ^ -> Y v   | INVX1   | 0.029 |   0.778 |    0.779 | 
     | regKey/\reg_reg[59] | D v          | DFFSR   | 0.000 |   0.778 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[58]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.768
Total delay(totDel): 0.121 + 0.768 = 0.889
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.889 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.817
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.089 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.056 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.132 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.215 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.272 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.299 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.324 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.366 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.456 | 
     | mux_80/U108         | S v -> Y v   | MUX2X1  | 0.193 |   0.738 |    0.649 | 
     | mux_80/U107         | A v -> Y ^   | INVX1   | 0.029 |   0.768 |    0.679 | 
     | regKey/U270         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.801 |    0.712 | 
     | regKey/U269         | A v -> Y ^   | INVX1   | 0.016 |   0.817 |    0.728 | 
     | regKey/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.817 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[58]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.781
Total delay(totDel): 0.101 + 0.781 = 0.882
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.882 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.862
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.082 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.063 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.139 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.223 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.279 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.306 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.331 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.373 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.463 | 
     | mux_80/U108         | S v -> Y ^   | MUX2X1  | 0.200 |   0.745 |    0.663 | 
     | mux_80/U107         | A ^ -> Y v   | INVX1   | 0.036 |   0.781 |    0.699 | 
     | regKey/U270         | A v -> Y ^   | MUX2X1  | 0.053 |   0.834 |    0.752 | 
     | regKey/U269         | A ^ -> Y v   | INVX1   | 0.028 |   0.862 |    0.780 | 
     | regKey/\reg_reg[58] | D v          | DFFSR   | 0.000 |   0.862 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[57]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.706
Total delay(totDel): 0.126 + 0.706 = 0.831
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.831 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.760
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.031 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.096 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.131 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.188 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.299 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.334 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.363 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.394 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.426 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.546 | 
     | mux_80/U106         | S ^ -> Y v   | MUX2X1  | 0.098 |   0.675 |    0.643 | 
     | mux_80/U105         | A v -> Y ^   | INVX1   | 0.031 |   0.705 |    0.674 | 
     | regKey/U268         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.737 |    0.706 | 
     | regKey/U267         | A v -> Y ^   | INVX1   | 0.022 |   0.759 |    0.728 | 
     | regKey/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.760 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[57]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.730
Total delay(totDel): 0.104 + 0.730 = 0.833
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.833 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.810
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.033 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.095 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.129 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.186 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.297 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.332 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.361 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.392 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.424 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.544 | 
     | mux_80/U106         | S ^ -> Y ^   | MUX2X1  | 0.109 |   0.686 |    0.653 | 
     | mux_80/U105         | A ^ -> Y v   | INVX1   | 0.043 |   0.729 |    0.696 | 
     | regKey/U268         | A v -> Y ^   | MUX2X1  | 0.049 |   0.778 |    0.745 | 
     | regKey/U267         | A ^ -> Y v   | INVX1   | 0.032 |   0.810 |    0.777 | 
     | regKey/\reg_reg[57] | D v          | DFFSR   | 0.000 |   0.810 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[56]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.145
This Block's Segment Delay(segDel): 0.782
Total delay(totDel): 0.145 + 0.782 = 0.928
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.145 / 0.928 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.853
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.128 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.000 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.035 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.092 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.203 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.238 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.266 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.297 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.329 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.449 | 
     | mux_80/U104         | S ^ -> Y v   | MUX2X1  | 0.185 |   0.762 |    0.634 | 
     | mux_80/U103         | A v -> Y ^   | INVX1   | 0.020 |   0.782 |    0.655 | 
     | regKey/U266         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.816 |    0.688 | 
     | regKey/U265         | A v -> Y ^   | INVX1   | 0.036 |   0.852 |    0.724 | 
     | regKey/\reg_reg[56] | D ^          | DFFSR   | 0.001 |   0.853 |    0.725 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[56]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.799
Total delay(totDel): 0.123 + 0.799 = 0.922
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.922 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.893
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.121 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.041 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.098 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.209 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.244 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.273 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.303 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.335 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.455 | 
     | mux_80/U104         | S ^ -> Y ^   | MUX2X1  | 0.191 |   0.768 |    0.646 | 
     | mux_80/U103         | A ^ -> Y v   | INVX1   | 0.031 |   0.799 |    0.677 | 
     | regKey/U266         | A v -> Y ^   | MUX2X1  | 0.053 |   0.851 |    0.730 | 
     | regKey/U265         | A ^ -> Y v   | INVX1   | 0.041 |   0.892 |    0.771 | 
     | regKey/\reg_reg[56] | D v          | DFFSR   | 0.001 |   0.893 |    0.772 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[55]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.755
Total delay(totDel): 0.124 + 0.755 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.880 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.808
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U102         | S ^ -> Y v   | MUX2X1  | 0.149 |   0.726 |    0.647 | 
     | mux_80/U101         | A v -> Y ^   | INVX1   | 0.029 |   0.755 |    0.676 | 
     | regKey/U264         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.788 |    0.708 | 
     | regKey/U263         | A v -> Y ^   | INVX1   | 0.020 |   0.808 |    0.728 | 
     | regKey/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.808 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[55]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.768
Total delay(totDel): 0.103 + 0.768 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.871 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.849
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.092 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.149 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.324 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U102         | S ^ -> Y ^   | MUX2X1  | 0.155 |   0.732 |    0.661 | 
     | mux_80/U101         | A ^ -> Y v   | INVX1   | 0.036 |   0.767 |    0.697 | 
     | regKey/U264         | A v -> Y ^   | MUX2X1  | 0.051 |   0.818 |    0.747 | 
     | regKey/U263         | A ^ -> Y v   | INVX1   | 0.031 |   0.849 |    0.778 | 
     | regKey/\reg_reg[55] | D v          | DFFSR   | 0.000 |   0.849 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[54]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.749
Total delay(totDel): 0.123 + 0.749 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.871 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.800
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U100         | S ^ -> Y v   | MUX2X1  | 0.149 |   0.726 |    0.655 | 
     | mux_80/U99          | A v -> Y ^   | INVX1   | 0.022 |   0.748 |    0.677 | 
     | regKey/U262         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.780 |    0.708 | 
     | regKey/U261         | A v -> Y ^   | INVX1   | 0.020 |   0.799 |    0.728 | 
     | regKey/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.800 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[54]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.763
Total delay(totDel): 0.101 + 0.763 = 0.864
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.864 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.842
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.064 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.064 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.098 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.155 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.266 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.302 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.330 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.361 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.393 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.513 | 
     | mux_80/U100         | S ^ -> Y ^   | MUX2X1  | 0.155 |   0.732 |    0.668 | 
     | mux_80/U99          | A ^ -> Y v   | INVX1   | 0.032 |   0.763 |    0.699 | 
     | regKey/U262         | A v -> Y ^   | MUX2X1  | 0.048 |   0.812 |    0.748 | 
     | regKey/U261         | A ^ -> Y v   | INVX1   | 0.030 |   0.842 |    0.778 | 
     | regKey/\reg_reg[54] | D v          | DFFSR   | 0.000 |   0.842 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[53]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.754
Total delay(totDel): 0.119 + 0.754 = 0.873
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.873 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.802
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.073 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.054 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.089 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.146 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.257 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.292 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.321 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.352 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.384 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.504 | 
     | mux_80/U98          | S ^ -> Y v   | MUX2X1  | 0.136 |   0.713 |    0.639 | 
     | mux_80/U97          | A v -> Y ^   | INVX1   | 0.041 |   0.753 |    0.680 | 
     | regKey/U260         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.786 |    0.713 | 
     | regKey/U259         | A v -> Y ^   | INVX1   | 0.016 |   0.802 |    0.728 | 
     | regKey/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.802 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[53]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.750
Total delay(totDel): 0.097 + 0.750 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.846 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.826
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.046 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.081 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.116 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.173 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.284 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.319 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.348 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.379 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.411 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.531 | 
     | mux_80/U98          | S ^ -> Y ^   | MUX2X1  | 0.129 |   0.706 |    0.659 | 
     | mux_80/U97          | A ^ -> Y v   | INVX1   | 0.043 |   0.749 |    0.702 | 
     | regKey/U260         | A v -> Y ^   | MUX2X1  | 0.050 |   0.798 |    0.752 | 
     | regKey/U259         | A ^ -> Y v   | INVX1   | 0.028 |   0.826 |    0.780 | 
     | regKey/\reg_reg[53] | D v          | DFFSR   | 0.000 |   0.826 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[52]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.761
Total delay(totDel): 0.124 + 0.761 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.813
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U96          | S ^ -> Y v   | MUX2X1  | 0.143 |   0.720 |    0.635 | 
     | mux_80/U95          | A v -> Y ^   | INVX1   | 0.041 |   0.761 |    0.676 | 
     | regKey/U258         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.792 |    0.707 | 
     | regKey/U257         | A v -> Y ^   | INVX1   | 0.021 |   0.813 |    0.728 | 
     | regKey/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.813 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[52]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.746
Total delay(totDel): 0.102 + 0.746 = 0.848
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.848 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.826
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.048 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.080 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.114 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.171 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.282 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.317 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.346 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.377 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.409 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.529 | 
     | mux_80/U96          | S ^ -> Y ^   | MUX2X1  | 0.134 |   0.710 |    0.662 | 
     | mux_80/U95          | A ^ -> Y v   | INVX1   | 0.035 |   0.746 |    0.698 | 
     | regKey/U258         | A v -> Y ^   | MUX2X1  | 0.049 |   0.795 |    0.747 | 
     | regKey/U257         | A ^ -> Y v   | INVX1   | 0.031 |   0.826 |    0.778 | 
     | regKey/\reg_reg[52] | D v          | DFFSR   | 0.000 |   0.826 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[51]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.797
Total delay(totDel): 0.125 + 0.797 = 0.922
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.125 / 0.922 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.850
= Slack Time                   -0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.122 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.041 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.098 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.209 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.244 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.272 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.303 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.335 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.455 | 
     | mux_80/U94          | S ^ -> Y v   | MUX2X1  | 0.184 |   0.761 |    0.639 | 
     | mux_80/U93          | A v -> Y ^   | INVX1   | 0.036 |   0.797 |    0.675 | 
     | regKey/U256         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.831 |    0.709 | 
     | regKey/U255         | A v -> Y ^   | INVX1   | 0.019 |   0.850 |    0.728 | 
     | regKey/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.850 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[51]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.800
Total delay(totDel): 0.106 + 0.800 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.906 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.884
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.106 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.022 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_80/U94          | S ^ -> Y ^   | MUX2X1  | 0.191 |   0.768 |    0.662 | 
     | mux_80/U93          | A ^ -> Y v   | INVX1   | 0.032 |   0.800 |    0.694 | 
     | regKey/U256         | A v -> Y ^   | MUX2X1  | 0.054 |   0.854 |    0.748 | 
     | regKey/U255         | A ^ -> Y v   | INVX1   | 0.031 |   0.884 |    0.779 | 
     | regKey/\reg_reg[51] | D v          | DFFSR   | 0.000 |   0.884 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[50]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.809
Total delay(totDel): 0.125 + 0.809 = 0.934
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.125 / 0.934 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.862
= Slack Time                   -0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.134 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.029 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.086 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.197 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.232 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.260 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.291 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.323 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.443 | 
     | mux_80/U92          | S ^ -> Y v   | MUX2X1  | 0.190 |   0.767 |    0.634 | 
     | mux_80/U91          | A v -> Y ^   | INVX1   | 0.041 |   0.809 |    0.675 | 
     | regKey/U254         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.842 |    0.708 | 
     | regKey/U253         | A v -> Y ^   | INVX1   | 0.020 |   0.862 |    0.728 | 
     | regKey/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.862 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[50]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.816
Total delay(totDel): 0.105 + 0.816 = 0.921
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.921 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.899
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.121 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.007 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.042 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.099 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.210 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.245 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.274 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.304 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.336 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.456 | 
     | mux_80/U92          | S ^ -> Y ^   | MUX2X1  | 0.203 |   0.780 |    0.659 | 
     | mux_80/U91          | A ^ -> Y v   | INVX1   | 0.036 |   0.816 |    0.695 | 
     | regKey/U254         | A v -> Y ^   | MUX2X1  | 0.052 |   0.868 |    0.747 | 
     | regKey/U253         | A ^ -> Y v   | INVX1   | 0.031 |   0.899 |    0.778 | 
     | regKey/\reg_reg[50] | D v          | DFFSR   | 0.000 |   0.899 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[49]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.789
Total delay(totDel): 0.124 + 0.789 = 0.914
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.914 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.842
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.114 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.014 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.049 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.106 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.217 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.252 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.280 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.311 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.343 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.463 | 
     | mux_80/U88          | S ^ -> Y v   | MUX2X1  | 0.184 |   0.760 |    0.647 | 
     | mux_80/U87          | A v -> Y ^   | INVX1   | 0.029 |   0.789 |    0.675 | 
     | regKey/U250         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.823 |    0.709 | 
     | regKey/U249         | A v -> Y ^   | INVX1   | 0.019 |   0.842 |    0.728 | 
     | regKey/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.842 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[49]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.801
Total delay(totDel): 0.105 + 0.801 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.906 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.885
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.106 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.022 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_80/U88          | S ^ -> Y ^   | MUX2X1  | 0.188 |   0.765 |    0.659 | 
     | mux_80/U87          | A ^ -> Y v   | INVX1   | 0.036 |   0.801 |    0.695 | 
     | regKey/U250         | A v -> Y ^   | MUX2X1  | 0.053 |   0.854 |    0.748 | 
     | regKey/U249         | A ^ -> Y v   | INVX1   | 0.030 |   0.884 |    0.779 | 
     | regKey/\reg_reg[49] | D v          | DFFSR   | 0.000 |   0.885 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[48]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.757
Total delay(totDel): 0.122 + 0.757 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.880 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.808
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U86          | S ^ -> Y v   | MUX2X1  | 0.155 |   0.732 |    0.652 | 
     | mux_80/U85          | A v -> Y ^   | INVX1   | 0.025 |   0.757 |    0.678 | 
     | regKey/U248         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.789 |    0.709 | 
     | regKey/U247         | A v -> Y ^   | INVX1   | 0.019 |   0.808 |    0.728 | 
     | regKey/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.808 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[48]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.759
Total delay(totDel): 0.100 + 0.759 = 0.858
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.858 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.837
= Slack Time                   -0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.058 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.070 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.104 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.161 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.272 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.307 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.336 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.367 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.399 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.519 | 
     | mux_80/U86          | S ^ -> Y ^   | MUX2X1  | 0.148 |   0.725 |    0.667 | 
     | mux_80/U85          | A ^ -> Y v   | INVX1   | 0.034 |   0.758 |    0.700 | 
     | regKey/U248         | A v -> Y ^   | MUX2X1  | 0.049 |   0.807 |    0.749 | 
     | regKey/U247         | A ^ -> Y v   | INVX1   | 0.030 |   0.837 |    0.779 | 
     | regKey/\reg_reg[48] | D v          | DFFSR   | 0.000 |   0.837 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[47]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.848
Total delay(totDel): 0.123 + 0.848 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.971 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.899
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U84          | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.647 | 
     | mux_80/U83          | A v -> Y ^   | INVX1   | 0.029 |   0.848 |    0.677 | 
     | regKey/U246         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.879 |    0.707 | 
     | regKey/U245         | A v -> Y ^   | INVX1   | 0.021 |   0.899 |    0.728 | 
     | regKey/\reg_reg[47] | D ^          | DFFSR   | 0.000 |   0.899 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[47]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.857
Total delay(totDel): 0.100 + 0.857 = 0.957
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.957 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.935
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.157 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.062 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.173 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.208 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.237 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.268 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.300 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.420 | 
     | mux_80/U84          | S ^ -> Y ^   | MUX2X1  | 0.243 |   0.820 |    0.663 | 
     | mux_80/U83          | A ^ -> Y v   | INVX1   | 0.036 |   0.857 |    0.700 | 
     | regKey/U246         | A v -> Y ^   | MUX2X1  | 0.047 |   0.904 |    0.747 | 
     | regKey/U245         | A ^ -> Y v   | INVX1   | 0.031 |   0.935 |    0.778 | 
     | regKey/\reg_reg[47] | D v          | DFFSR   | 0.000 |   0.935 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[46]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.841
Total delay(totDel): 0.128 + 0.841 = 0.969
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.969 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.169 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.256 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.288 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.408 | 
     | mux_80/U82          | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.650 | 
     | mux_80/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.841 |    0.672 | 
     | regKey/U244         | A ^ -> Y v   | MUX2X1  | 0.036 |   0.877 |    0.708 | 
     | regKey/U163         | A v -> Y ^   | INVX1   | 0.021 |   0.897 |    0.728 | 
     | regKey/\reg_reg[46] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[46]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.110
This Block's Segment Delay(segDel): 0.855
Total delay(totDel): 0.110 + 0.855 = 0.965
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.110 / 0.965 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.943
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.165 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.003 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.054 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.229 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.260 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.292 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.412 | 
     | mux_80/U82          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.823 |    0.658 | 
     | mux_80/U81          | A ^ -> Y v   | INVX1   | 0.032 |   0.855 |    0.690 | 
     | regKey/U244         | A v -> Y ^   | MUX2X1  | 0.057 |   0.911 |    0.746 | 
     | regKey/U163         | A ^ -> Y v   | INVX1   | 0.032 |   0.943 |    0.778 | 
     | regKey/\reg_reg[46] | D v          | DFFSR   | 0.000 |   0.943 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[45]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.839
Total delay(totDel): 0.129 + 0.839 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.896
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.168 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.051 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.226 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.257 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.289 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.409 | 
     | mux_80/U80          | S ^ -> Y v   | MUX2X1  | 0.240 |   0.817 |    0.649 | 
     | mux_80/U79          | A v -> Y ^   | INVX1   | 0.021 |   0.838 |    0.671 | 
     | regKey/U162         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.871 |    0.703 | 
     | regKey/U161         | A v -> Y ^   | INVX1   | 0.025 |   0.896 |    0.728 | 
     | regKey/\reg_reg[45] | D ^          | DFFSR   | 0.000 |   0.896 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[45]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.855
Total delay(totDel): 0.108 + 0.855 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.108 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.940
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U80          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.822 |    0.659 | 
     | mux_80/U79          | A ^ -> Y v   | INVX1   | 0.033 |   0.855 |    0.691 | 
     | regKey/U162         | A v -> Y ^   | MUX2X1  | 0.050 |   0.905 |    0.742 | 
     | regKey/U161         | A ^ -> Y v   | INVX1   | 0.034 |   0.939 |    0.776 | 
     | regKey/\reg_reg[45] | D v          | DFFSR   | 0.000 |   0.940 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[44]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.851
Total delay(totDel): 0.127 + 0.851 = 0.978
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.127 / 0.978 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.907
= Slack Time                   -0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.178 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.051 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.016 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.041 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.152 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.187 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.216 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.247 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.279 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.399 | 
     | mux_80/U78          | S ^ -> Y v   | MUX2X1  | 0.244 |   0.821 |    0.642 | 
     | mux_80/U77          | A v -> Y ^   | INVX1   | 0.030 |   0.851 |    0.673 | 
     | regKey/U160         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.882 |    0.704 | 
     | regKey/U159         | A v -> Y ^   | INVX1   | 0.024 |   0.906 |    0.728 | 
     | regKey/\reg_reg[44] | D ^          | DFFSR   | 0.000 |   0.907 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[44]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.871
Total delay(totDel): 0.104 + 0.871 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.975 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.951
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.175 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.013 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.044 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.219 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.250 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.282 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.402 | 
     | mux_80/U78          | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.655 | 
     | mux_80/U77          | A ^ -> Y v   | INVX1   | 0.041 |   0.871 |    0.696 | 
     | regKey/U160         | A v -> Y ^   | MUX2X1  | 0.047 |   0.918 |    0.743 | 
     | regKey/U159         | A ^ -> Y v   | INVX1   | 0.033 |   0.951 |    0.776 | 
     | regKey/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.951 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[43]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.762
Total delay(totDel): 0.127 + 0.762 = 0.888
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.127 / 0.888 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.817
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.088 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.306 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.337 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.369 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.489 | 
     | mux_80/U76          | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.641 | 
     | mux_80/U75          | A v -> Y ^   | INVX1   | 0.033 |   0.761 |    0.673 | 
     | regKey/U158         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.792 |    0.704 | 
     | regKey/U157         | A v -> Y ^   | INVX1   | 0.024 |   0.816 |    0.728 | 
     | regKey/\reg_reg[43] | D ^          | DFFSR   | 0.000 |   0.817 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[43]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.756
Total delay(totDel): 0.104 + 0.756 = 0.859
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.859 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.835
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.059 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.068 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.103 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.160 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.271 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.306 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.335 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.366 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.398 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.518 | 
     | mux_80/U76          | S ^ -> Y ^   | MUX2X1  | 0.141 |   0.718 |    0.659 | 
     | mux_80/U75          | A ^ -> Y v   | INVX1   | 0.037 |   0.755 |    0.696 | 
     | regKey/U158         | A v -> Y ^   | MUX2X1  | 0.047 |   0.802 |    0.743 | 
     | regKey/U157         | A ^ -> Y v   | INVX1   | 0.033 |   0.835 |    0.776 | 
     | regKey/\reg_reg[43] | D v          | DFFSR   | 0.000 |   0.835 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[42]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.135
This Block's Segment Delay(segDel): 0.768
Total delay(totDel): 0.135 + 0.768 = 0.903
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.135 / 0.903 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.831
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.103 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.042 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.118 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.201 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.257 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.285 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.309 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.351 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.442 | 
     | mux_80/U74          | S v -> Y v   | MUX2X1  | 0.198 |   0.743 |    0.640 | 
     | mux_80/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.768 |    0.664 | 
     | regKey/U156         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.800 |    0.696 | 
     | regKey/U155         | A v -> Y ^   | INVX1   | 0.031 |   0.830 |    0.727 | 
     | regKey/\reg_reg[42] | D ^          | DFFSR   | 0.001 |   0.831 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[42]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.787
Total delay(totDel): 0.113 + 0.787 = 0.901
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.901 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.874
= Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.101 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.044 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.120 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.204 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.260 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.287 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.312 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.354 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.444 | 
     | mux_80/U74          | S v -> Y ^   | MUX2X1  | 0.208 |   0.753 |    0.652 | 
     | mux_80/U73          | A ^ -> Y v   | INVX1   | 0.035 |   0.787 |    0.686 | 
     | regKey/U156         | A v -> Y ^   | MUX2X1  | 0.049 |   0.836 |    0.736 | 
     | regKey/U155         | A ^ -> Y v   | INVX1   | 0.037 |   0.874 |    0.773 | 
     | regKey/\reg_reg[42] | D v          | DFFSR   | 0.001 |   0.874 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[41]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.848
Total delay(totDel): 0.126 + 0.848 = 0.974
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.974 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.902
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.174 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.046 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.157 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.192 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.251 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.283 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.403 | 
     | mux_80/U72          | S ^ -> Y v   | MUX2X1  | 0.238 |   0.815 |    0.641 | 
     | mux_80/U71          | A v -> Y ^   | INVX1   | 0.032 |   0.847 |    0.674 | 
     | regKey/U154         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.881 |    0.708 | 
     | regKey/U153         | A v -> Y ^   | INVX1   | 0.020 |   0.902 |    0.728 | 
     | regKey/\reg_reg[41] | D ^          | DFFSR   | 0.000 |   0.902 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[41]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.858
Total delay(totDel): 0.107 + 0.858 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.942
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.037 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.166 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.201 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.292 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.412 | 
     | mux_80/U72          | S ^ -> Y ^   | MUX2X1  | 0.241 |   0.818 |    0.654 | 
     | mux_80/U71          | A ^ -> Y v   | INVX1   | 0.039 |   0.857 |    0.693 | 
     | regKey/U154         | A v -> Y ^   | MUX2X1  | 0.054 |   0.911 |    0.747 | 
     | regKey/U153         | A ^ -> Y v   | INVX1   | 0.031 |   0.942 |    0.778 | 
     | regKey/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.942 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[40]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.792
Total delay(totDel): 0.120 + 0.792 = 0.912
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.912 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.841
= Slack Time                   -0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.112 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.015 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.050 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.107 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.218 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.253 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.282 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.313 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.345 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.465 | 
     | mux_80/U70          | S ^ -> Y v   | MUX2X1  | 0.197 |   0.773 |    0.661 | 
     | mux_80/U69          | A v -> Y ^   | INVX1   | 0.019 |   0.792 |    0.680 | 
     | regKey/U152         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.822 |    0.710 | 
     | regKey/U151         | A v -> Y ^   | INVX1   | 0.018 |   0.841 |    0.728 | 
     | regKey/\reg_reg[40] | D ^          | DFFSR   | 0.000 |   0.841 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[40]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.808
Total delay(totDel): 0.096 + 0.808 = 0.904
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.096 / 0.904 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.883
= Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.104 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.023 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.058 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.115 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.226 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.261 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.290 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.321 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.353 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.473 | 
     | mux_80/U70          | S ^ -> Y ^   | MUX2X1  | 0.201 |   0.778 |    0.674 | 
     | mux_80/U69          | A ^ -> Y v   | INVX1   | 0.030 |   0.808 |    0.704 | 
     | regKey/U152         | A v -> Y ^   | MUX2X1  | 0.046 |   0.854 |    0.750 | 
     | regKey/U151         | A ^ -> Y v   | INVX1   | 0.029 |   0.883 |    0.779 | 
     | regKey/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.883 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[39]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.807
Total delay(totDel): 0.127 + 0.807 = 0.935
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.127 / 0.935 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.863
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.135 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.007 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.028 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.085 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.196 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.231 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.259 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.290 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.322 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.442 | 
     | mux_80/U66          | S ^ -> Y v   | MUX2X1  | 0.202 |   0.779 |    0.644 | 
     | mux_80/U65          | A v -> Y ^   | INVX1   | 0.028 |   0.807 |    0.673 | 
     | regKey/U148         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.842 |    0.707 | 
     | regKey/U147         | A v -> Y ^   | INVX1   | 0.021 |   0.863 |    0.728 | 
     | regKey/\reg_reg[39] | D ^          | DFFSR   | 0.000 |   0.863 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[39]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.825
Total delay(totDel): 0.108 + 0.825 = 0.933
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.108 / 0.933 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.911
= Slack Time                   -0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.133 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.005 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.030 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.087 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.198 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.233 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.261 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.292 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.324 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.444 | 
     | mux_80/U66          | S ^ -> Y ^   | MUX2X1  | 0.211 |   0.787 |    0.655 | 
     | mux_80/U65          | A ^ -> Y v   | INVX1   | 0.037 |   0.824 |    0.692 | 
     | regKey/U148         | A v -> Y ^   | MUX2X1  | 0.054 |   0.879 |    0.746 | 
     | regKey/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.910 |    0.778 | 
     | regKey/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.911 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[38]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.142
This Block's Segment Delay(segDel): 0.695
Total delay(totDel): 0.142 + 0.695 = 0.837
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.142 / 0.837 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.765
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.037 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.091 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.125 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.182 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.293 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.328 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.357 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.388 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.420 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.540 | 
     | mux_80/U64          | S ^ -> Y v   | MUX2X1  | 0.096 |   0.673 |    0.636 | 
     | mux_80/U63          | A v -> Y ^   | INVX1   | 0.022 |   0.695 |    0.658 | 
     | regKey/U146         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.729 |    0.692 | 
     | regKey/U145         | A v -> Y ^   | INVX1   | 0.036 |   0.765 |    0.728 | 
     | regKey/\reg_reg[38] | D ^          | DFFSR   | 0.000 |   0.765 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[38]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.706
Total delay(totDel): 0.102 + 0.706 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.808 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.788
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.119 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.154 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.211 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.322 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.357 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.417 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.449 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.569 | 
     | mux_80/U64          | S ^ -> Y ^   | MUX2X1  | 0.097 |   0.673 |    0.665 | 
     | mux_80/U63          | A ^ -> Y v   | INVX1   | 0.032 |   0.706 |    0.698 | 
     | regKey/U146         | A v -> Y ^   | MUX2X1  | 0.054 |   0.759 |    0.751 | 
     | regKey/U145         | A ^ -> Y v   | INVX1   | 0.029 |   0.788 |    0.780 | 
     | regKey/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.788 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[37]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.713
Total delay(totDel): 0.122 + 0.713 = 0.835
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.835 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.763
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.034 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.093 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.128 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.185 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.296 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.331 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.360 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.390 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.422 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.542 | 
     | mux_80/U62          | S ^ -> Y v   | MUX2X1  | 0.108 |   0.684 |    0.650 | 
     | mux_80/U61          | A v -> Y ^   | INVX1   | 0.028 |   0.712 |    0.678 | 
     | regKey/U144         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.745 |    0.711 | 
     | regKey/U143         | A v -> Y ^   | INVX1   | 0.017 |   0.763 |    0.728 | 
     | regKey/\reg_reg[37] | D ^          | DFFSR   | 0.000 |   0.763 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[37]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.717
Total delay(totDel): 0.101 + 0.717 = 0.818
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.818 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.797
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.018 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.110 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.145 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.202 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.313 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.348 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.377 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.407 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.439 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.559 | 
     | mux_80/U62          | S ^ -> Y ^   | MUX2X1  | 0.104 |   0.681 |    0.663 | 
     | mux_80/U61          | A ^ -> Y v   | INVX1   | 0.035 |   0.716 |    0.699 | 
     | regKey/U144         | A v -> Y ^   | MUX2X1  | 0.052 |   0.768 |    0.750 | 
     | regKey/U143         | A ^ -> Y v   | INVX1   | 0.029 |   0.797 |    0.779 | 
     | regKey/\reg_reg[37] | D v          | DFFSR   | 0.000 |   0.797 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[36]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.745
Total delay(totDel): 0.129 + 0.745 = 0.874
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.874 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.802
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.074 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.054 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.089 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.146 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.257 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.292 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.320 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.351 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.383 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.503 | 
     | mux_80/U60          | S ^ -> Y v   | MUX2X1  | 0.133 |   0.709 |    0.636 | 
     | mux_80/U59          | A v -> Y ^   | INVX1   | 0.034 |   0.744 |    0.670 | 
     | regKey/U142         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.777 |    0.703 | 
     | regKey/U141         | A v -> Y ^   | INVX1   | 0.025 |   0.802 |    0.728 | 
     | regKey/\reg_reg[36] | D ^          | DFFSR   | 0.000 |   0.802 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[36]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.744
Total delay(totDel): 0.109 + 0.744 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.109 / 0.853 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.829
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U60          | S ^ -> Y ^   | MUX2X1  | 0.127 |   0.704 |    0.651 | 
     | mux_80/U59          | A ^ -> Y v   | INVX1   | 0.039 |   0.743 |    0.691 | 
     | regKey/U142         | A v -> Y ^   | MUX2X1  | 0.051 |   0.795 |    0.742 | 
     | regKey/U141         | A ^ -> Y v   | INVX1   | 0.034 |   0.829 |    0.776 | 
     | regKey/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.829 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[35]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.725
Total delay(totDel): 0.128 + 0.725 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.853 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.781
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.109 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.166 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.277 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.312 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U58          | S ^ -> Y v   | MUX2X1  | 0.125 |   0.702 |    0.649 | 
     | mux_80/U57          | A v -> Y ^   | INVX1   | 0.023 |   0.725 |    0.672 | 
     | regKey/U140         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.758 |    0.705 | 
     | regKey/U139         | A v -> Y ^   | INVX1   | 0.023 |   0.781 |    0.728 | 
     | regKey/\reg_reg[35] | D ^          | DFFSR   | 0.000 |   0.781 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[35]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.742
Total delay(totDel): 0.108 + 0.742 = 0.849
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.108 / 0.849 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.826
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.049 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.078 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.113 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.170 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.281 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.316 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.345 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.376 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.408 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.528 | 
     | mux_80/U58          | S ^ -> Y ^   | MUX2X1  | 0.132 |   0.709 |    0.660 | 
     | mux_80/U57          | A ^ -> Y v   | INVX1   | 0.032 |   0.741 |    0.692 | 
     | regKey/U140         | A v -> Y ^   | MUX2X1  | 0.052 |   0.793 |    0.744 | 
     | regKey/U139         | A ^ -> Y v   | INVX1   | 0.033 |   0.826 |    0.777 | 
     | regKey/\reg_reg[35] | D v          | DFFSR   | 0.000 |   0.826 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[34]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.723
Total delay(totDel): 0.133 + 0.723 = 0.857
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.857 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.785
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.057 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.071 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.106 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.163 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.274 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.309 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.338 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.368 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.400 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.520 | 
     | mux_80/U56          | S ^ -> Y v   | MUX2X1  | 0.125 |   0.702 |    0.645 | 
     | mux_80/U55          | A v -> Y ^   | INVX1   | 0.021 |   0.723 |    0.667 | 
     | regKey/U138         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.755 |    0.699 | 
     | regKey/U137         | A v -> Y ^   | INVX1   | 0.029 |   0.784 |    0.728 | 
     | regKey/\reg_reg[34] | D ^          | DFFSR   | 0.000 |   0.785 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[34]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.729
Total delay(totDel): 0.113 + 0.729 = 0.841
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.841 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.815
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.041 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.087 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.121 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.178 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.289 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.324 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.353 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.384 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.416 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.536 | 
     | mux_80/U56          | S ^ -> Y ^   | MUX2X1  | 0.120 |   0.697 |    0.656 | 
     | mux_80/U55          | A ^ -> Y v   | INVX1   | 0.031 |   0.728 |    0.687 | 
     | regKey/U138         | A v -> Y ^   | MUX2X1  | 0.050 |   0.778 |    0.737 | 
     | regKey/U137         | A ^ -> Y v   | INVX1   | 0.036 |   0.815 |    0.774 | 
     | regKey/\reg_reg[34] | D v          | DFFSR   | 0.001 |   0.815 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[33]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.736
Total delay(totDel): 0.137 + 0.736 = 0.873
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.873 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.800
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.073 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.072 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.148 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.232 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.288 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.315 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.340 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.382 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.472 | 
     | mux_80/U54          | S v -> Y v   | MUX2X1  | 0.165 |   0.710 |    0.637 | 
     | mux_80/U53          | A v -> Y ^   | INVX1   | 0.026 |   0.736 |    0.663 | 
     | regKey/U136         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.768 |    0.695 | 
     | regKey/U135         | A v -> Y ^   | INVX1   | 0.032 |   0.799 |    0.727 | 
     | regKey/\reg_reg[33] | D ^          | DFFSR   | 0.001 |   0.800 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[33]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.752
Total delay(totDel): 0.114 + 0.752 = 0.866
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.866 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.839
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.066 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.079 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.155 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.239 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.295 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.322 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.347 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.389 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.479 | 
     | mux_80/U54          | S v -> Y ^   | MUX2X1  | 0.172 |   0.717 |    0.652 | 
     | mux_80/U53          | A ^ -> Y v   | INVX1   | 0.034 |   0.752 |    0.686 | 
     | regKey/U136         | A v -> Y ^   | MUX2X1  | 0.049 |   0.801 |    0.735 | 
     | regKey/U135         | A ^ -> Y v   | INVX1   | 0.038 |   0.839 |    0.773 | 
     | regKey/\reg_reg[33] | D v          | DFFSR   | 0.001 |   0.839 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[32]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.793
Total delay(totDel): 0.121 + 0.793 = 0.914
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.914 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.842
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.114 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.014 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.048 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.105 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.216 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.251 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.280 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.311 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.343 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.463 | 
     | mux_80/U52          | S ^ -> Y v   | MUX2X1  | 0.187 |   0.764 |    0.650 | 
     | mux_80/U51          | A v -> Y ^   | INVX1   | 0.029 |   0.793 |    0.679 | 
     | regKey/U134         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.825 |    0.711 | 
     | regKey/U133         | A v -> Y ^   | INVX1   | 0.018 |   0.842 |    0.728 | 
     | regKey/\reg_reg[32] | D ^          | DFFSR   | 0.000 |   0.842 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[32]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.808
Total delay(totDel): 0.099 + 0.808 = 0.907
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.099 / 0.907 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.886
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.107 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.021 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.055 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.112 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.224 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.259 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.287 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.318 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.350 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.470 | 
     | mux_80/U52          | S ^ -> Y ^   | MUX2X1  | 0.194 |   0.771 |    0.664 | 
     | mux_80/U51          | A ^ -> Y v   | INVX1   | 0.037 |   0.808 |    0.701 | 
     | regKey/U134         | A v -> Y ^   | MUX2X1  | 0.049 |   0.857 |    0.750 | 
     | regKey/U133         | A ^ -> Y v   | INVX1   | 0.029 |   0.886 |    0.779 | 
     | regKey/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.886 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[31]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.798
Total delay(totDel): 0.118 + 0.798 = 0.916
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.118 / 0.916 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.844
= Slack Time                   -0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.116 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.012 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.046 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.103 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.214 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.249 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.278 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.309 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.341 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.461 | 
     | mux_80/U50          | S ^ -> Y v   | MUX2X1  | 0.186 |   0.762 |    0.646 | 
     | mux_80/U49          | A v -> Y ^   | INVX1   | 0.034 |   0.797 |    0.681 | 
     | regKey/U132         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.829 |    0.713 | 
     | regKey/U131         | A v -> Y ^   | INVX1   | 0.016 |   0.844 |    0.728 | 
     | regKey/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.844 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[31]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.809
Total delay(totDel): 0.096 + 0.809 = 0.905
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.096 / 0.905 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.885
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.105 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.023 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.226 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.261 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.289 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.320 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.352 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.472 | 
     | mux_80/U50          | S ^ -> Y ^   | MUX2X1  | 0.192 |   0.769 |    0.664 | 
     | mux_80/U49          | A ^ -> Y v   | INVX1   | 0.040 |   0.809 |    0.704 | 
     | regKey/U132         | A v -> Y ^   | MUX2X1  | 0.049 |   0.857 |    0.752 | 
     | regKey/U131         | A ^ -> Y v   | INVX1   | 0.028 |   0.885 |    0.780 | 
     | regKey/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.885 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[30]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.741
Total delay(totDel): 0.123 + 0.741 = 0.864
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.864 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.792
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.064 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.064 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.099 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.156 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.267 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.302 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.331 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.361 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.393 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.513 | 
     | mux_80/U48          | S ^ -> Y v   | MUX2X1  | 0.138 |   0.715 |    0.651 | 
     | mux_80/U47          | A v -> Y ^   | INVX1   | 0.026 |   0.741 |    0.677 | 
     | regKey/U130         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.773 |    0.709 | 
     | regKey/U129         | A v -> Y ^   | INVX1   | 0.019 |   0.792 |    0.728 | 
     | regKey/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.792 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[30]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.738
Total delay(totDel): 0.101 + 0.738 = 0.839
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.839 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.818
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.039 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.089 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.123 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.180 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.291 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.326 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.355 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.386 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.418 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.538 | 
     | mux_80/U48          | S ^ -> Y ^   | MUX2X1  | 0.128 |   0.705 |    0.666 | 
     | mux_80/U47          | A ^ -> Y v   | INVX1   | 0.033 |   0.738 |    0.699 | 
     | regKey/U130         | A v -> Y ^   | MUX2X1  | 0.050 |   0.788 |    0.749 | 
     | regKey/U129         | A ^ -> Y v   | INVX1   | 0.030 |   0.818 |    0.779 | 
     | regKey/\reg_reg[30] | D v          | DFFSR   | 0.000 |   0.818 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[29]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.791
Total delay(totDel): 0.128 + 0.791 = 0.918
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.918 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.846
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.118 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.009 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.044 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.101 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.212 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.247 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.276 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.307 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.339 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.459 | 
     | mux_80/U44          | S ^ -> Y v   | MUX2X1  | 0.183 |   0.760 |    0.642 | 
     | mux_80/U43          | A v -> Y ^   | INVX1   | 0.030 |   0.790 |    0.672 | 
     | regKey/U126         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.825 |    0.707 | 
     | regKey/U125         | A v -> Y ^   | INVX1   | 0.021 |   0.846 |    0.728 | 
     | regKey/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.846 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[29]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.804
Total delay(totDel): 0.109 + 0.804 = 0.913
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.109 / 0.913 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.890
= Slack Time                   -0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.113 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.015 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.050 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.107 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.218 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.253 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.281 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.312 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.344 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.464 | 
     | mux_80/U44          | S ^ -> Y ^   | MUX2X1  | 0.189 |   0.766 |    0.653 | 
     | mux_80/U43          | A ^ -> Y v   | INVX1   | 0.037 |   0.803 |    0.691 | 
     | regKey/U126         | A v -> Y ^   | MUX2X1  | 0.055 |   0.858 |    0.745 | 
     | regKey/U125         | A ^ -> Y v   | INVX1   | 0.032 |   0.890 |    0.778 | 
     | regKey/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.890 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[28]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.839
Total delay(totDel): 0.122 + 0.839 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.233 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U42          | S ^ -> Y v   | MUX2X1  | 0.243 |   0.820 |    0.659 | 
     | mux_80/U41          | A v -> Y ^   | INVX1   | 0.018 |   0.838 |    0.678 | 
     | regKey/U124         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.869 |    0.709 | 
     | regKey/U123         | A v -> Y ^   | INVX1   | 0.020 |   0.889 |    0.728 | 
     | regKey/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[28]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.853
Total delay(totDel): 0.100 + 0.853 = 0.953
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.953 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.931
= Slack Time                   -0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.153 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.025 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.066 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.178 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.213 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.241 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.272 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.304 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.424 | 
     | mux_80/U42          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.823 |    0.670 | 
     | mux_80/U41          | A ^ -> Y v   | INVX1   | 0.030 |   0.853 |    0.700 | 
     | regKey/U124         | A v -> Y ^   | MUX2X1  | 0.048 |   0.901 |    0.748 | 
     | regKey/U123         | A ^ -> Y v   | INVX1   | 0.030 |   0.931 |    0.778 | 
     | regKey/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.931 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[27]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.850
Total delay(totDel): 0.117 + 0.850 = 0.967
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.117 / 0.967 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.896
= Slack Time                   -0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.167 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.052 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.227 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.258 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.290 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.410 | 
     | mux_80/U40          | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.662 | 
     | mux_80/U39          | A v -> Y ^   | INVX1   | 0.020 |   0.850 |    0.683 | 
     | regKey/U122         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.713 | 
     | regKey/U121         | A v -> Y ^   | INVX1   | 0.016 |   0.895 |    0.728 | 
     | regKey/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.896 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[27]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.863
Total delay(totDel): 0.093 + 0.863 = 0.956
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.093 / 0.956 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.936
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.156 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.063 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.174 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.209 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.238 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.269 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.301 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.421 | 
     | mux_80/U40          | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.831 |    0.675 | 
     | mux_80/U39          | A ^ -> Y v   | INVX1   | 0.031 |   0.863 |    0.706 | 
     | regKey/U122         | A v -> Y ^   | MUX2X1  | 0.046 |   0.909 |    0.752 | 
     | regKey/U121         | A ^ -> Y v   | INVX1   | 0.028 |   0.936 |    0.780 | 
     | regKey/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.936 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[26]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.141
This Block's Segment Delay(segDel): 0.753
Total delay(totDel): 0.141 + 0.753 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.141 / 0.894 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.820
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.094 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.068 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.125 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.236 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.271 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.300 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.331 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.363 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.483 | 
     | mux_80/U38          | S ^ -> Y v   | MUX2X1  | 0.150 |   0.727 |    0.633 | 
     | mux_80/U37          | A v -> Y ^   | INVX1   | 0.026 |   0.753 |    0.659 | 
     | regKey/U120         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.786 |    0.692 | 
     | regKey/U119         | A v -> Y ^   | INVX1   | 0.034 |   0.820 |    0.726 | 
     | regKey/\reg_reg[26] | D ^          | DFFSR   | 0.001 |   0.820 |    0.726 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[26]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.749
Total delay(totDel): 0.119 + 0.749 = 0.868
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.868 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.841
= Slack Time                   -0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.068 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.059 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.094 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.151 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.262 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.297 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.326 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.357 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.389 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.509 | 
     | mux_80/U38          | S ^ -> Y ^   | MUX2X1  | 0.139 |   0.716 |    0.648 | 
     | mux_80/U37          | A ^ -> Y v   | INVX1   | 0.033 |   0.749 |    0.681 | 
     | regKey/U120         | A v -> Y ^   | MUX2X1  | 0.052 |   0.801 |    0.733 | 
     | regKey/U119         | A ^ -> Y v   | INVX1   | 0.039 |   0.840 |    0.772 | 
     | regKey/\reg_reg[26] | D v          | DFFSR   | 0.001 |   0.841 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[25]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.855
Total delay(totDel): 0.121 + 0.855 = 0.976
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.976 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.905
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.176 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.049 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.014 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.043 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.154 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.189 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.218 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.249 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.281 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.401 | 
     | mux_80/U36          | S ^ -> Y v   | MUX2X1  | 0.250 |   0.827 |    0.651 | 
     | mux_80/U35          | A v -> Y ^   | INVX1   | 0.027 |   0.855 |    0.678 | 
     | regKey/U118         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.885 |    0.709 | 
     | regKey/U117         | A v -> Y ^   | INVX1   | 0.019 |   0.905 |    0.728 | 
     | regKey/\reg_reg[25] | D ^          | DFFSR   | 0.000 |   0.905 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[25]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.866
Total delay(totDel): 0.098 + 0.866 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.942
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U36          | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.666 | 
     | mux_80/U35          | A ^ -> Y v   | INVX1   | 0.036 |   0.865 |    0.701 | 
     | regKey/U118         | A v -> Y ^   | MUX2X1  | 0.047 |   0.912 |    0.748 | 
     | regKey/U117         | A ^ -> Y v   | INVX1   | 0.030 |   0.942 |    0.778 | 
     | regKey/\reg_reg[25] | D v          | DFFSR   | 0.000 |   0.942 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[24]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.770
Total delay(totDel): 0.123 + 0.770 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.893 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.821
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.052 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.128 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.212 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.268 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.295 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.320 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.362 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.452 | 
     | mux_80/U34          | S v -> Y v   | MUX2X1  | 0.203 |   0.748 |    0.656 | 
     | mux_80/U33          | A v -> Y ^   | INVX1   | 0.021 |   0.770 |    0.677 | 
     | regKey/U116         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.801 |    0.708 | 
     | regKey/U115         | A v -> Y ^   | INVX1   | 0.020 |   0.821 |    0.728 | 
     | regKey/\reg_reg[24] | D ^          | DFFSR   | 0.000 |   0.821 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[24]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.798
Total delay(totDel): 0.100 + 0.798 = 0.898
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.898 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.876
= Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.098 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.047 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.123 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.207 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.263 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.290 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.315 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.357 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.447 | 
     | mux_80/U34          | S v -> Y ^   | MUX2X1  | 0.218 |   0.763 |    0.665 | 
     | mux_80/U33          | A ^ -> Y v   | INVX1   | 0.035 |   0.798 |    0.700 | 
     | regKey/U116         | A v -> Y ^   | MUX2X1  | 0.048 |   0.846 |    0.748 | 
     | regKey/U115         | A ^ -> Y v   | INVX1   | 0.030 |   0.876 |    0.778 | 
     | regKey/\reg_reg[24] | D v          | DFFSR   | 0.000 |   0.876 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[23]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.843
Total delay(totDel): 0.121 + 0.843 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.892
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.231 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U32          | S ^ -> Y v   | MUX2X1  | 0.245 |   0.822 |    0.659 | 
     | mux_80/U31          | A v -> Y ^   | INVX1   | 0.021 |   0.843 |    0.679 | 
     | regKey/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.874 |    0.710 | 
     | regKey/U113         | A v -> Y ^   | INVX1   | 0.018 |   0.892 |    0.728 | 
     | regKey/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.892 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[23]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.870
Total delay(totDel): 0.097 + 0.870 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.947
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.168 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.052 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.226 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.257 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.289 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.409 | 
     | mux_80/U32          | S ^ -> Y ^   | MUX2X1  | 0.257 |   0.834 |    0.666 | 
     | mux_80/U31          | A ^ -> Y v   | INVX1   | 0.037 |   0.870 |    0.702 | 
     | regKey/U114         | A v -> Y ^   | MUX2X1  | 0.048 |   0.918 |    0.750 | 
     | regKey/U113         | A ^ -> Y v   | INVX1   | 0.029 |   0.947 |    0.779 | 
     | regKey/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.947 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[22]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.843
Total delay(totDel): 0.133 + 0.843 = 0.976
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.976 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.904
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.176 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.014 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.043 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.218 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.249 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.281 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.401 | 
     | mux_80/U30          | S ^ -> Y v   | MUX2X1  | 0.244 |   0.821 |    0.645 | 
     | mux_80/U29          | A v -> Y ^   | INVX1   | 0.022 |   0.843 |    0.667 | 
     | regKey/U112         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.876 |    0.700 | 
     | regKey/U111         | A v -> Y ^   | INVX1   | 0.028 |   0.904 |    0.728 | 
     | regKey/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.904 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[22]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.857
Total delay(totDel): 0.113 + 0.857 = 0.970
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.970 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.945
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.170 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.224 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.255 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.287 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.407 | 
     | mux_80/U30          | S ^ -> Y ^   | MUX2X1  | 0.247 |   0.824 |    0.655 | 
     | mux_80/U29          | A ^ -> Y v   | INVX1   | 0.032 |   0.857 |    0.687 | 
     | regKey/U112         | A v -> Y ^   | MUX2X1  | 0.052 |   0.908 |    0.739 | 
     | regKey/U111         | A ^ -> Y v   | INVX1   | 0.036 |   0.944 |    0.775 | 
     | regKey/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.945 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[21]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.132
This Block's Segment Delay(segDel): 0.812
Total delay(totDel): 0.132 + 0.812 = 0.944
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.132 / 0.944 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.872
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.144 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.016 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.018 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.075 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.186 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.221 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.250 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.281 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.313 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.433 | 
     | mux_80/U28          | S ^ -> Y v   | MUX2X1  | 0.201 |   0.778 |    0.634 | 
     | mux_80/U27          | A v -> Y ^   | INVX1   | 0.033 |   0.811 |    0.667 | 
     | regKey/U110         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.845 |    0.701 | 
     | regKey/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.872 |    0.728 | 
     | regKey/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.872 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[21]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.828
Total delay(totDel): 0.113 + 0.828 = 0.940
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.940 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.915
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.140 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.012 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.022 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.079 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.190 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.225 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.254 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.285 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.317 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.437 | 
     | mux_80/U28          | S ^ -> Y ^   | MUX2X1  | 0.210 |   0.787 |    0.647 | 
     | mux_80/U27          | A ^ -> Y v   | INVX1   | 0.040 |   0.827 |    0.687 | 
     | regKey/U110         | A v -> Y ^   | MUX2X1  | 0.053 |   0.880 |    0.740 | 
     | regKey/U109         | A ^ -> Y v   | INVX1   | 0.035 |   0.915 |    0.775 | 
     | regKey/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.915 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[20]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.141
This Block's Segment Delay(segDel): 0.758
Total delay(totDel): 0.141 + 0.758 = 0.899
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.141 / 0.899 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.826
= Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.099 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.063 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.120 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.231 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.266 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.295 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.326 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.358 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.478 | 
     | mux_80/U26          | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.631 | 
     | mux_80/U25          | A v -> Y ^   | INVX1   | 0.028 |   0.758 |    0.659 | 
     | regKey/U108         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.793 |    0.694 | 
     | regKey/U107         | A v -> Y ^   | INVX1   | 0.032 |   0.825 |    0.726 | 
     | regKey/\reg_reg[20] | D ^          | DFFSR   | 0.001 |   0.826 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[20]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.755
Total delay(totDel): 0.122 + 0.755 = 0.877
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.877 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.850
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.077 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.050 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.085 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.142 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.253 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.288 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.317 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.348 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.380 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.500 | 
     | mux_80/U26          | S ^ -> Y ^   | MUX2X1  | 0.143 |   0.720 |    0.643 | 
     | mux_80/U25          | A ^ -> Y v   | INVX1   | 0.035 |   0.755 |    0.678 | 
     | regKey/U108         | A v -> Y ^   | MUX2X1  | 0.056 |   0.811 |    0.734 | 
     | regKey/U107         | A ^ -> Y v   | INVX1   | 0.039 |   0.850 |    0.773 | 
     | regKey/\reg_reg[20] | D v          | DFFSR   | 0.001 |   0.850 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[19]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.681
Total delay(totDel): 0.133 + 0.681 = 0.813
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.813 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.742
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.013 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.114 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.149 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.206 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.317 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.352 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.381 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.412 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.444 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.564 | 
     | mux_80/U22          | S ^ -> Y v   | MUX2X1  | 0.079 |   0.656 |    0.642 | 
     | mux_80/U21          | A v -> Y ^   | INVX1   | 0.025 |   0.680 |    0.667 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.715 |    0.701 | 
     | regKey/U103         | A v -> Y ^   | INVX1   | 0.027 |   0.741 |    0.728 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.742 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[19]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.694
Total delay(totDel): 0.114 + 0.694 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.808 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.783
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.120 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.155 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.212 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.323 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.358 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.417 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.449 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.569 | 
     | mux_80/U22          | S ^ -> Y ^   | MUX2X1  | 0.083 |   0.660 |    0.652 | 
     | mux_80/U21          | A ^ -> Y v   | INVX1   | 0.034 |   0.694 |    0.686 | 
     | regKey/U104         | A v -> Y ^   | MUX2X1  | 0.054 |   0.747 |    0.740 | 
     | regKey/U103         | A ^ -> Y v   | INVX1   | 0.035 |   0.783 |    0.775 | 
     | regKey/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.783 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[18]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.141
This Block's Segment Delay(segDel): 0.676
Total delay(totDel): 0.141 + 0.676 = 0.817
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.141 / 0.817 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.744
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.017 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.110 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.145 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.202 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.313 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.348 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.377 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.408 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.440 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.560 | 
     | mux_80/U20          | S ^ -> Y v   | MUX2X1  | 0.076 |   0.653 |    0.636 | 
     | mux_80/U19          | A v -> Y ^   | INVX1   | 0.023 |   0.676 |    0.659 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.711 |    0.694 | 
     | regKey/U101         | A v -> Y ^   | INVX1   | 0.032 |   0.743 |    0.726 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR   | 0.001 |   0.744 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[18]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.686
Total delay(totDel): 0.123 + 0.686 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.808 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.782
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.119 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.154 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.211 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.322 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.357 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.416 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.448 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.568 | 
     | mux_80/U20          | S ^ -> Y ^   | MUX2X1  | 0.076 |   0.653 |    0.645 | 
     | mux_80/U19          | A ^ -> Y v   | INVX1   | 0.032 |   0.686 |    0.677 | 
     | regKey/U102         | A v -> Y ^   | MUX2X1  | 0.056 |   0.742 |    0.733 | 
     | regKey/U101         | A ^ -> Y v   | INVX1   | 0.039 |   0.781 |    0.773 | 
     | regKey/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.782 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[17]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.146
This Block's Segment Delay(segDel): 0.679
Total delay(totDel): 0.146 + 0.679 = 0.825
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.146 / 0.825 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.753
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.025 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.102 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.137 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.194 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.305 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.340 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.369 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.400 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.432 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.552 | 
     | mux_80/U18          | S ^ -> Y v   | MUX2X1  | 0.075 |   0.652 |    0.627 | 
     | mux_80/U17          | A v -> Y ^   | INVX1   | 0.027 |   0.679 |    0.654 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.712 |    0.686 | 
     | regKey/U99          | A v -> Y ^   | INVX1   | 0.041 |   0.753 |    0.728 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.753 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[17]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.110
This Block's Segment Delay(segDel): 0.692
Total delay(totDel): 0.110 + 0.692 = 0.802
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.110 / 0.802 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.777
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.002 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.126 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.160 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.217 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.328 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.363 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.392 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.423 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.455 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.575 | 
     | mux_80/U18          | S ^ -> Y ^   | MUX2X1  | 0.079 |   0.656 |    0.654 | 
     | mux_80/U17          | A ^ -> Y v   | INVX1   | 0.036 |   0.691 |    0.689 | 
     | regKey/U100         | A v -> Y ^   | MUX2X1  | 0.051 |   0.742 |    0.740 | 
     | regKey/U99          | A ^ -> Y v   | INVX1   | 0.035 |   0.777 |    0.775 | 
     | regKey/\reg_reg[17] | D v          | DFFSR   | 0.000 |   0.777 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[16]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.747
Total delay(totDel): 0.128 + 0.747 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.875 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.803
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.053 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.087 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.144 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.256 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.291 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.319 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U16          | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.654 | 
     | mux_80/U15          | A v -> Y ^   | INVX1   | 0.018 |   0.747 |    0.672 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.778 |    0.704 | 
     | regKey/U97          | A v -> Y ^   | INVX1   | 0.024 |   0.803 |    0.728 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.803 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[16]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.105 + 0.765 = 0.870
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.870 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.846
= Slack Time                   -0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.070 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.058 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.092 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.149 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.324 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.355 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.387 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.507 | 
     | mux_80/U16          | S ^ -> Y ^   | MUX2X1  | 0.158 |   0.735 |    0.665 | 
     | mux_80/U15          | A ^ -> Y v   | INVX1   | 0.029 |   0.764 |    0.694 | 
     | regKey/U98          | A v -> Y ^   | MUX2X1  | 0.048 |   0.813 |    0.743 | 
     | regKey/U97          | A ^ -> Y v   | INVX1   | 0.033 |   0.846 |    0.776 | 
     | regKey/\reg_reg[16] | D v          | DFFSR   | 0.000 |   0.846 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[15]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.750
Total delay(totDel): 0.119 + 0.750 = 0.869
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.869 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.797
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.069 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.059 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.094 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.151 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.262 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.297 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.325 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.356 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.388 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.508 | 
     | mux_80/U14          | S ^ -> Y v   | MUX2X1  | 0.154 |   0.731 |    0.662 | 
     | mux_80/U13          | A v -> Y ^   | INVX1   | 0.019 |   0.749 |    0.681 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.781 |    0.713 | 
     | regKey/U95          | A v -> Y ^   | INVX1   | 0.015 |   0.797 |    0.728 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.797 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[15]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.769
Total delay(totDel): 0.097 + 0.769 = 0.866
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.866 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.846
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.066 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.096 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.153 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.265 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.300 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.328 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.359 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.391 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.511 | 
     | mux_80/U14          | S ^ -> Y ^   | MUX2X1  | 0.161 |   0.738 |    0.673 | 
     | mux_80/U13          | A ^ -> Y v   | INVX1   | 0.030 |   0.769 |    0.703 | 
     | regKey/U96          | A v -> Y ^   | MUX2X1  | 0.050 |   0.818 |    0.752 | 
     | regKey/U95          | A ^ -> Y v   | INVX1   | 0.028 |   0.846 |    0.780 | 
     | regKey/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.846 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[14]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.729
Total delay(totDel): 0.124 + 0.729 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.853 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.781
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U12          | S ^ -> Y v   | MUX2X1  | 0.126 |   0.703 |    0.650 | 
     | mux_80/U11          | A v -> Y ^   | INVX1   | 0.026 |   0.729 |    0.676 | 
     | regKey/U94          | A ^ -> Y v   | MUX2X1  | 0.030 |   0.759 |    0.706 | 
     | regKey/U93          | A v -> Y ^   | INVX1   | 0.022 |   0.781 |    0.728 | 
     | regKey/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.781 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[14]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.732
Total delay(totDel): 0.100 + 0.732 = 0.832
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.832 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.810
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.032 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.095 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.130 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.187 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.298 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.333 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.362 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.393 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.425 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.545 | 
     | mux_80/U12          | S ^ -> Y ^   | MUX2X1  | 0.121 |   0.698 |    0.665 | 
     | mux_80/U11          | A ^ -> Y v   | INVX1   | 0.034 |   0.732 |    0.699 | 
     | regKey/U94          | A v -> Y ^   | MUX2X1  | 0.046 |   0.778 |    0.746 | 
     | regKey/U93          | A ^ -> Y v   | INVX1   | 0.031 |   0.810 |    0.777 | 
     | regKey/\reg_reg[14] | D v          | DFFSR   | 0.000 |   0.810 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[13]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.722
Total delay(totDel): 0.122 + 0.722 = 0.845
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.845 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.773
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.045 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.083 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.118 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.175 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.286 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.321 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.350 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.380 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.412 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.532 | 
     | mux_80/U10          | S ^ -> Y v   | MUX2X1  | 0.115 |   0.692 |    0.648 | 
     | mux_80/U9           | A v -> Y ^   | INVX1   | 0.030 |   0.722 |    0.677 | 
     | regKey/U92          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.753 |    0.708 | 
     | regKey/U91          | A v -> Y ^   | INVX1   | 0.020 |   0.773 |    0.728 | 
     | regKey/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.773 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[13]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.724
Total delay(totDel): 0.099 + 0.724 = 0.823
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.099 / 0.823 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.801
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.023 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.104 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.139 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.196 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.307 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.342 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.371 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.402 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.434 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.554 | 
     | mux_80/U10          | S ^ -> Y ^   | MUX2X1  | 0.111 |   0.688 |    0.664 | 
     | mux_80/U9           | A ^ -> Y v   | INVX1   | 0.036 |   0.724 |    0.701 | 
     | regKey/U92          | A v -> Y ^   | MUX2X1  | 0.047 |   0.771 |    0.748 | 
     | regKey/U91          | A ^ -> Y v   | INVX1   | 0.030 |   0.801 |    0.778 | 
     | regKey/\reg_reg[13] | D v          | DFFSR   | 0.000 |   0.801 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[12]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.120 + 0.765 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.813
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U8           | S ^ -> Y v   | MUX2X1  | 0.163 |   0.740 |    0.655 | 
     | mux_80/U7           | A v -> Y ^   | INVX1   | 0.024 |   0.765 |    0.679 | 
     | regKey/U90          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.797 |    0.712 | 
     | regKey/U89          | A v -> Y ^   | INVX1   | 0.016 |   0.813 |    0.728 | 
     | regKey/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.813 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[12]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.780
Total delay(totDel): 0.099 + 0.780 = 0.879
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.099 / 0.879 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.859
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.346 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.378 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.498 | 
     | mux_80/U8           | S ^ -> Y ^   | MUX2X1  | 0.170 |   0.747 |    0.667 | 
     | mux_80/U7           | A ^ -> Y v   | INVX1   | 0.033 |   0.780 |    0.701 | 
     | regKey/U90          | A v -> Y ^   | MUX2X1  | 0.050 |   0.830 |    0.751 | 
     | regKey/U89          | A ^ -> Y v   | INVX1   | 0.029 |   0.859 |    0.780 | 
     | regKey/\reg_reg[12] | D v          | DFFSR   | 0.000 |   0.859 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[11]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.760
Total delay(totDel): 0.121 + 0.760 = 0.881
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.881 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.809
= Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.081 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.047 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.081 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.138 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.249 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.284 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.313 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.344 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.376 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.496 | 
     | mux_80/U6           | S ^ -> Y v   | MUX2X1  | 0.165 |   0.741 |    0.661 | 
     | mux_80/U5           | A v -> Y ^   | INVX1   | 0.019 |   0.760 |    0.679 | 
     | regKey/U88          | A ^ -> Y v   | MUX2X1  | 0.030 |   0.790 |    0.710 | 
     | regKey/U87          | A v -> Y ^   | INVX1   | 0.019 |   0.809 |    0.728 | 
     | regKey/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.809 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[11]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.778
Total delay(totDel): 0.097 + 0.778 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.875 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.854
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.052 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.087 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.144 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.255 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.290 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.319 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U6           | S ^ -> Y ^   | MUX2X1  | 0.171 |   0.748 |    0.673 | 
     | mux_80/U5           | A ^ -> Y v   | INVX1   | 0.030 |   0.778 |    0.703 | 
     | regKey/U88          | A v -> Y ^   | MUX2X1  | 0.046 |   0.824 |    0.749 | 
     | regKey/U87          | A ^ -> Y v   | INVX1   | 0.030 |   0.854 |    0.779 | 
     | regKey/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.854 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[10]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.795
Total delay(totDel): 0.122 + 0.795 = 0.917
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.917 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.845
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.117 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.011 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.046 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.103 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.214 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.249 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.277 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.308 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.340 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.460 | 
     | mux_80/U4           | S ^ -> Y v   | MUX2X1  | 0.184 |   0.761 |    0.644 | 
     | mux_80/U3           | A v -> Y ^   | INVX1   | 0.033 |   0.794 |    0.678 | 
     | regKey/U86          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.826 |    0.710 | 
     | regKey/U85          | A v -> Y ^   | INVX1   | 0.019 |   0.845 |    0.728 | 
     | regKey/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.845 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[10]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.807
Total delay(totDel): 0.100 + 0.807 = 0.907
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.907 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.885
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.107 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.021 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.056 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.113 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.224 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.259 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.318 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.350 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.470 | 
     | mux_80/U4           | S ^ -> Y ^   | MUX2X1  | 0.190 |   0.767 |    0.660 | 
     | mux_80/U3           | A ^ -> Y v   | INVX1   | 0.039 |   0.806 |    0.699 | 
     | regKey/U86          | A v -> Y ^   | MUX2X1  | 0.050 |   0.856 |    0.749 | 
     | regKey/U85          | A ^ -> Y v   | INVX1   | 0.030 |   0.885 |    0.779 | 
     | regKey/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.885 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[9]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.130
This Block's Segment Delay(segDel): 0.761
Total delay(totDel): 0.130 + 0.761 = 0.892
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.130 / 0.892 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.820
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.092 | 
     | SM/\state_reg[1]   | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.053 | 
     | SM/U12             | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.129 | 
     | SM/U13             | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.213 | 
     | SM/U4              | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.269 | 
     | SM/U22             | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.296 | 
     | SM/U30             | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.321 | 
     | SM/U29             | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.363 | 
     | SM/U28             | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.453 | 
     | mux_80/U160        | S v -> Y v   | MUX2X1  | 0.190 |   0.735 |    0.644 | 
     | mux_80/U159        | A v -> Y ^   | INVX1   | 0.026 |   0.761 |    0.670 | 
     | regKey/U322        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.793 |    0.701 | 
     | regKey/U321        | A v -> Y ^   | INVX1   | 0.027 |   0.820 |    0.728 | 
     | regKey/\reg_reg[9] | D ^          | DFFSR   | 0.000 |   0.820 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[9]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.785
Total delay(totDel): 0.109 + 0.785 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.109 / 0.893 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.868
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[1]   | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.052 | 
     | SM/U12             | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.128 | 
     | SM/U13             | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.211 | 
     | SM/U4              | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.267 | 
     | SM/U22             | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.295 | 
     | SM/U30             | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.319 | 
     | SM/U29             | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.361 | 
     | SM/U28             | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.452 | 
     | mux_80/U160        | S v -> Y ^   | MUX2X1  | 0.203 |   0.748 |    0.655 | 
     | mux_80/U159        | A ^ -> Y v   | INVX1   | 0.036 |   0.784 |    0.691 | 
     | regKey/U322        | A v -> Y ^   | MUX2X1  | 0.049 |   0.833 |    0.740 | 
     | regKey/U321        | A ^ -> Y v   | INVX1   | 0.035 |   0.868 |    0.775 | 
     | regKey/\reg_reg[9] | D v          | DFFSR   | 0.000 |   0.868 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[8]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.139
This Block's Segment Delay(segDel): 0.851
Total delay(totDel): 0.139 + 0.851 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.139 / 0.990 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.916
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.190 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U158        | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.639 | 
     | mux_80/U157        | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.661 | 
     | regKey/U320        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.882 |    0.693 | 
     | regKey/U319        | A v -> Y ^   | INVX1   | 0.033 |   0.915 |    0.726 | 
     | regKey/\reg_reg[8] | D ^          | DFFSR   | 0.001 |   0.916 |    0.726 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[8]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.862
Total delay(totDel): 0.117 + 0.862 = 0.979
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.117 / 0.979 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.952
= Slack Time                   -0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.179 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.051 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.017 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.040 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.151 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.186 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.215 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.246 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.278 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.398 | 
     | mux_80/U158        | S ^ -> Y ^   | MUX2X1  | 0.254 |   0.830 |    0.651 | 
     | mux_80/U157        | A ^ -> Y v   | INVX1   | 0.032 |   0.862 |    0.683 | 
     | regKey/U320        | A v -> Y ^   | MUX2X1  | 0.050 |   0.912 |    0.733 | 
     | regKey/U319        | A ^ -> Y v   | INVX1   | 0.039 |   0.951 |    0.772 | 
     | regKey/\reg_reg[8] | D v          | DFFSR   | 0.001 |   0.952 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[7]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.750
Total delay(totDel): 0.121 + 0.750 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.871 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.799
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U156        | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.658 | 
     | mux_80/U155        | A v -> Y ^   | INVX1   | 0.021 |   0.750 |    0.679 | 
     | regKey/U318        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.784 |    0.713 | 
     | regKey/U317        | A v -> Y ^   | INVX1   | 0.016 |   0.799 |    0.728 | 
     | regKey/\reg_reg[7] | D ^          | DFFSR   | 0.000 |   0.799 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[7]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.752
Total delay(totDel): 0.101 + 0.752 = 0.852
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.852 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.832
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.052 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.076 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.342 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.373 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.405 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.525 | 
     | mux_80/U156        | S ^ -> Y ^   | MUX2X1  | 0.144 |   0.721 |    0.669 | 
     | mux_80/U155        | A ^ -> Y v   | INVX1   | 0.031 |   0.751 |    0.700 | 
     | regKey/U318        | A v -> Y ^   | MUX2X1  | 0.052 |   0.804 |    0.752 | 
     | regKey/U317        | A ^ -> Y v   | INVX1   | 0.028 |   0.832 |    0.780 | 
     | regKey/\reg_reg[7] | D v          | DFFSR   | 0.000 |   0.832 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[6]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.857
Total delay(totDel): 0.124 + 0.857 = 0.981
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.981 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.909
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.181 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.053 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.018 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.039 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.150 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.185 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.213 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.244 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.276 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.396 | 
     | mux_80/U134        | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.649 | 
     | mux_80/U133        | A v -> Y ^   | INVX1   | 0.027 |   0.857 |    0.676 | 
     | regKey/U296        | A ^ -> Y v   | MUX2X1  | 0.034 |   0.890 |    0.710 | 
     | regKey/U295        | A v -> Y ^   | INVX1   | 0.019 |   0.909 |    0.728 | 
     | regKey/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.909 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[6]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.867
Total delay(totDel): 0.104 + 0.867 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.971 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.950
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.043 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U134        | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.832 |    0.661 | 
     | mux_80/U133        | A ^ -> Y v   | INVX1   | 0.035 |   0.867 |    0.696 | 
     | regKey/U296        | A v -> Y ^   | MUX2X1  | 0.053 |   0.920 |    0.749 | 
     | regKey/U295        | A ^ -> Y v   | INVX1   | 0.030 |   0.950 |    0.779 | 
     | regKey/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.950 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[5]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.850
Total delay(totDel): 0.120 + 0.850 = 0.970
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.970 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.898
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.170 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.042 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.255 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.287 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.407 | 
     | mux_80/U112        | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.659 | 
     | mux_80/U111        | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.680 | 
     | regKey/U274        | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.710 | 
     | regKey/U273        | A v -> Y ^   | INVX1   | 0.018 |   0.898 |    0.728 | 
     | regKey/\reg_reg[5] | D ^          | DFFSR   | 0.000 |   0.898 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[5]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.865
Total delay(totDel): 0.096 + 0.865 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.096 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.940
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.160 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U112        | S ^ -> Y ^   | MUX2X1  | 0.256 |   0.832 |    0.672 | 
     | mux_80/U111        | A ^ -> Y v   | INVX1   | 0.032 |   0.864 |    0.704 | 
     | regKey/U274        | A v -> Y ^   | MUX2X1  | 0.046 |   0.910 |    0.750 | 
     | regKey/U273        | A ^ -> Y v   | INVX1   | 0.029 |   0.939 |    0.779 | 
     | regKey/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.940 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[4]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.844
Total delay(totDel): 0.123 + 0.844 = 0.967
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.967 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.895
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.166 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.039 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.004 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.053 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.164 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.199 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.228 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.258 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.290 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.410 | 
     | mux_80/U90         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.817 |    0.651 | 
     | mux_80/U89         | A v -> Y ^   | INVX1   | 0.026 |   0.844 |    0.677 | 
     | regKey/U252        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.876 |    0.710 | 
     | regKey/U251        | A v -> Y ^   | INVX1   | 0.019 |   0.895 |    0.728 | 
     | regKey/\reg_reg[4] | D ^          | DFFSR   | 0.000 |   0.895 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[4]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.853
Total delay(totDel): 0.101 + 0.853 = 0.954
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.954 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.933
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.154 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.027 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.008 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.065 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.176 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.211 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.240 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.271 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.303 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.423 | 
     | mux_80/U90         | S ^ -> Y ^   | MUX2X1  | 0.241 |   0.818 |    0.664 | 
     | mux_80/U89         | A ^ -> Y v   | INVX1   | 0.034 |   0.853 |    0.698 | 
     | regKey/U252        | A v -> Y ^   | MUX2X1  | 0.050 |   0.903 |    0.749 | 
     | regKey/U251        | A ^ -> Y v   | INVX1   | 0.030 |   0.933 |    0.779 | 
     | regKey/\reg_reg[4] | D v          | DFFSR   | 0.000 |   0.933 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[3]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.844
Total delay(totDel): 0.128 + 0.844 = 0.972
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.972 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.900
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.253 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.285 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.405 | 
     | mux_80/U68         | S ^ -> Y v   | MUX2X1  | 0.245 |   0.822 |    0.650 | 
     | mux_80/U67         | A v -> Y ^   | INVX1   | 0.022 |   0.844 |    0.672 | 
     | regKey/U150        | A ^ -> Y v   | MUX2X1  | 0.030 |   0.874 |    0.703 | 
     | regKey/U149        | A v -> Y ^   | INVX1   | 0.025 |   0.900 |    0.728 | 
     | regKey/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.900 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[3]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.859
Total delay(totDel): 0.105 + 0.859 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.940
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U68         | S ^ -> Y ^   | MUX2X1  | 0.249 |   0.826 |    0.662 | 
     | mux_80/U67         | A ^ -> Y v   | INVX1   | 0.032 |   0.859 |    0.695 | 
     | regKey/U150        | A v -> Y ^   | MUX2X1  | 0.047 |   0.906 |    0.742 | 
     | regKey/U149        | A ^ -> Y v   | INVX1   | 0.034 |   0.939 |    0.775 | 
     | regKey/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.940 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[2]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.840
Total delay(totDel): 0.122 + 0.840 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.890
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.233 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_80/U46         | S ^ -> Y v   | MUX2X1  | 0.243 |   0.820 |    0.659 | 
     | mux_80/U45         | A v -> Y ^   | INVX1   | 0.019 |   0.840 |    0.678 | 
     | regKey/U128        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.872 |    0.711 | 
     | regKey/U127        | A v -> Y ^   | INVX1   | 0.017 |   0.890 |    0.728 | 
     | regKey/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.890 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[2]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.854
Total delay(totDel): 0.101 + 0.854 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.955 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.935
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.155 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.028 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.007 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.064 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.175 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.210 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.239 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.270 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.302 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.422 | 
     | mux_80/U46         | S ^ -> Y ^   | MUX2X1  | 0.247 |   0.824 |    0.668 | 
     | mux_80/U45         | A ^ -> Y v   | INVX1   | 0.030 |   0.854 |    0.699 | 
     | regKey/U128        | A v -> Y ^   | MUX2X1  | 0.051 |   0.905 |    0.750 | 
     | regKey/U127        | A ^ -> Y v   | INVX1   | 0.029 |   0.935 |    0.779 | 
     | regKey/\reg_reg[2] | D v          | DFFSR   | 0.000 |   0.935 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[1]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.135
This Block's Segment Delay(segDel): 0.758
Total delay(totDel): 0.135 + 0.758 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.135 / 0.893 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.821
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.069 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.126 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.237 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.272 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.301 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.332 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.364 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.484 | 
     | mux_80/U24         | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.637 | 
     | mux_80/U23         | A v -> Y ^   | INVX1   | 0.027 |   0.758 |    0.664 | 
     | regKey/U106        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.790 |    0.697 | 
     | regKey/U105        | A v -> Y ^   | INVX1   | 0.030 |   0.820 |    0.727 | 
     | regKey/\reg_reg[1] | D ^          | DFFSR   | 0.001 |   0.821 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[1]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.757
Total delay(totDel): 0.114 + 0.757 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.871 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.845
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U24         | S ^ -> Y ^   | MUX2X1  | 0.145 |   0.722 |    0.651 | 
     | mux_80/U23         | A ^ -> Y v   | INVX1   | 0.035 |   0.756 |    0.685 | 
     | regKey/U106        | A v -> Y ^   | MUX2X1  | 0.051 |   0.807 |    0.736 | 
     | regKey/U105        | A ^ -> Y v   | INVX1   | 0.037 |   0.844 |    0.773 | 
     | regKey/\reg_reg[1] | D v          | DFFSR   | 0.001 |   0.845 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[0]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.147
This Block's Segment Delay(segDel): 0.782
Total delay(totDel): 0.147 + 0.782 = 0.929
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.147 / 0.929 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.853
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.129 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.002 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.033 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.090 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.201 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.236 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.265 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.296 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.328 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.447 | 
     | mux_80/U2          | S ^ -> Y v   | MUX2X1  | 0.182 |   0.759 |    0.629 | 
     | mux_80/U1          | A v -> Y ^   | INVX1   | 0.024 |   0.782 |    0.653 | 
     | regKey/U84         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.814 |    0.685 | 
     | regKey/U83         | A v -> Y ^   | INVX1   | 0.038 |   0.852 |    0.723 | 
     | regKey/\reg_reg[0] | D ^          | DFFSR   | 0.001 |   0.853 |    0.724 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width80
Port: output[0]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.796
Total delay(totDel): 0.123 + 0.796 = 0.919
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.919 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.889
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.119 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.009 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.043 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.100 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.211 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.246 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.275 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.306 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.338 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.458 | 
     | mux_80/U2          | S ^ -> Y ^   | MUX2X1  | 0.187 |   0.764 |    0.645 | 
     | mux_80/U1          | A ^ -> Y v   | INVX1   | 0.033 |   0.796 |    0.677 | 
     | regKey/U84         | A v -> Y ^   | MUX2X1  | 0.050 |   0.847 |    0.728 | 
     | regKey/U83         | A ^ -> Y v   | INVX1   | 0.042 |   0.889 |    0.770 | 
     | regKey/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.889 |    0.771 | 
     +--------------------------------------------------------------------------+ 
