#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 20:16:10 2024
# Process ID: 20032
# Current directory: F:/01_SoC/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17700 F:\01_SoC\TermProject\TermProject.xpr
# Log file: F:/01_SoC/TermProject/vivado.log
# Journal file: F:/01_SoC/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/TermProject/TermProject.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'D:/SoC-Design-Basics/TermProject' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 744.281 ; gain = 145.180
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myOLEDrgb:1.0 - myOLEDrgb_0
Adding component instance block -- xilinx.com:user:myMAXSONAR:1.0 - myMAXSONAR_0
Adding component instance block -- xilinx.com:user:myBuzzer:1.0 - myBuzzer_0
Adding component instance block -- xilinx.com:user:myDCMotor:1.0 - myDCMotor_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 927.012 ; gain = 30.168
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {sws_4bits}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_0/GPIO
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myBuzzer_v1_0_project f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myBuzzer:1.0 [get_ips  design_1_myBuzzer_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myBuzzer_0_0 (myBuzzer_v1.0 1.0) from revision 9 to revision 10
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myBuzzer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 12.503 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_xbar_0_synth_1 design_1_myBuzzer_0_0_synth_1 design_1_axi_gpio_0_0_synth_1}
[Sun Dec 15 20:23:20 2024] Launched design_1_xbar_0_synth_1, design_1_myBuzzer_0_0_synth_1, design_1_axi_gpio_0_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_xbar_0_synth_1/runme.log
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_axi_gpio_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 18 to revision 19
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'oPWM'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'PWM'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myDCMotor_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'oPWM' is not found on the upgraded version of the cell '/myDCMotor_0'. Its connection to the net 'myDCMotor_0_oPWM' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myDCMotor_0_3' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/TermProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <myDCMotor_0_oPWM> has no source
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-597] NET <myDCMotor_0_oPWM> has no source
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:myDCMotor_0_oPWM is NULL! Connection will be grounded!
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:myDCMotor_0_oPWM is NULL! Connection will be grounded!
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 13.561 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Sun Dec 15 20:29:55 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
connect_bd_net [get_bd_ports oPWM] [get_bd_pins myDCMotor_0/PWM]
endgroup
save_bd_design
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 13.941 MB.
[Sun Dec 15 20:30:45 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Sun Dec 15 20:30:45 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
report_ip_status -name ip_status 
launch_sdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file mkdir F:/01_SoC/TermProject/TermProject.sdk
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_SoC/myOLEDrgb/tb_oled_behav.wcfg' does not exist. The file is ignored.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
