
rtos_DigitalClock1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a84  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006b94  08006b94  00007b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c3c  08006c3c  0000807c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006c3c  08006c3c  0000807c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006c3c  08006c3c  0000807c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c3c  08006c3c  00007c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c40  08006c40  00007c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08006c44  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bc0  2000007c  08006cc0  0000807c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002c3c  08006cc0  00008c3c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015712  00000000  00000000  000080a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d1  00000000  00000000  0001d7b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  00020c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000102d  00000000  00000000  00022120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f40  00000000  00000000  0002314d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000191d9  00000000  00000000  0003d08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097159  00000000  00000000  00056266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed3bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000590c  00000000  00000000  000ed404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000f2d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006b7c 	.word	0x08006b7c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08006b7c 	.word	0x08006b7c

08000150 <lcd_init>:

static uint8_t command1[]={0x30,0x30,0x30,0x20,'\0'};
static uint8_t command[]={0x28,0x0E,0x01,0x06,0x80,'\0'};


void lcd_init(void){
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8000156:	2300      	movs	r3, #0
 8000158:	71fb      	strb	r3, [r7, #7]
	//while(command[i]!='\0'){
	//	lcd_write_command(command[i]);
	//	i++;
	//}
	for(i=0;i<4;i++){
 800015a:	2300      	movs	r3, #0
 800015c:	71fb      	strb	r3, [r7, #7]
 800015e:	e00b      	b.n	8000178 <lcd_init+0x28>
		lcd_write_command8bitmode(command1[i]);
 8000160:	79fb      	ldrb	r3, [r7, #7]
 8000162:	4a12      	ldr	r2, [pc, #72]	@ (80001ac <lcd_init+0x5c>)
 8000164:	5cd3      	ldrb	r3, [r2, r3]
 8000166:	4618      	mov	r0, r3
 8000168:	f000 f824 	bl	80001b4 <lcd_write_command8bitmode>
		HAL_Delay(5);
 800016c:	2005      	movs	r0, #5
 800016e:	f000 ff21 	bl	8000fb4 <HAL_Delay>
	for(i=0;i<4;i++){
 8000172:	79fb      	ldrb	r3, [r7, #7]
 8000174:	3301      	adds	r3, #1
 8000176:	71fb      	strb	r3, [r7, #7]
 8000178:	79fb      	ldrb	r3, [r7, #7]
 800017a:	2b03      	cmp	r3, #3
 800017c:	d9f0      	bls.n	8000160 <lcd_init+0x10>
	}
	for(i=0;i<6;i++){
 800017e:	2300      	movs	r3, #0
 8000180:	71fb      	strb	r3, [r7, #7]
 8000182:	e00b      	b.n	800019c <lcd_init+0x4c>
		lcd_write_command4bitmode(command[i]);
 8000184:	79fb      	ldrb	r3, [r7, #7]
 8000186:	4a0a      	ldr	r2, [pc, #40]	@ (80001b0 <lcd_init+0x60>)
 8000188:	5cd3      	ldrb	r3, [r2, r3]
 800018a:	4618      	mov	r0, r3
 800018c:	f000 f868 	bl	8000260 <lcd_write_command4bitmode>
		HAL_Delay(5);
 8000190:	2005      	movs	r0, #5
 8000192:	f000 ff0f 	bl	8000fb4 <HAL_Delay>
	for(i=0;i<6;i++){
 8000196:	79fb      	ldrb	r3, [r7, #7]
 8000198:	3301      	adds	r3, #1
 800019a:	71fb      	strb	r3, [r7, #7]
 800019c:	79fb      	ldrb	r3, [r7, #7]
 800019e:	2b05      	cmp	r3, #5
 80001a0:	d9f0      	bls.n	8000184 <lcd_init+0x34>
	}
}
 80001a2:	bf00      	nop
 80001a4:	bf00      	nop
 80001a6:	3708      	adds	r7, #8
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	20000008 	.word	0x20000008

080001b4 <lcd_write_command8bitmode>:

void lcd_write_command8bitmode(uint8_t command)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b086      	sub	sp, #24
 80001b8:	af02      	add	r7, sp, #8
 80001ba:	4603      	mov	r3, r0
 80001bc:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 80001be:	79fb      	ldrb	r3, [r7, #7]
 80001c0:	f023 030f 	bic.w	r3, r3, #15
 80001c4:	73fb      	strb	r3, [r7, #15]
	uint8_t backlight = 0x08;
 80001c6:	2308      	movs	r3, #8
 80001c8:	73bb      	strb	r3, [r7, #14]
	uint8_t en = 0x04;
 80001ca:	2304      	movs	r3, #4
 80001cc:	737b      	strb	r3, [r7, #13]
	uint8_t rw = 0x02;
 80001ce:	2302      	movs	r3, #2
 80001d0:	733b      	strb	r3, [r7, #12]
	uint8_t rs = 0x01;
 80001d2:	2301      	movs	r3, #1
 80001d4:	72fb      	strb	r3, [r7, #11]
	uint8_t packet = (upper_nibble | backlight | en) & ~(rw | rs);
 80001d6:	7bfa      	ldrb	r2, [r7, #15]
 80001d8:	7bbb      	ldrb	r3, [r7, #14]
 80001da:	4313      	orrs	r3, r2
 80001dc:	b2da      	uxtb	r2, r3
 80001de:	7b7b      	ldrb	r3, [r7, #13]
 80001e0:	4313      	orrs	r3, r2
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	b25a      	sxtb	r2, r3
 80001e6:	7b39      	ldrb	r1, [r7, #12]
 80001e8:	7afb      	ldrb	r3, [r7, #11]
 80001ea:	430b      	orrs	r3, r1
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	b25b      	sxtb	r3, r3
 80001f0:	43db      	mvns	r3, r3
 80001f2:	b25b      	sxtb	r3, r3
 80001f4:	4013      	ands	r3, r2
 80001f6:	b25b      	sxtb	r3, r3
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 80001fc:	f107 020a 	add.w	r2, r7, #10
 8000200:	230a      	movs	r3, #10
 8000202:	9300      	str	r3, [sp, #0]
 8000204:	2301      	movs	r3, #1
 8000206:	214e      	movs	r1, #78	@ 0x4e
 8000208:	4814      	ldr	r0, [pc, #80]	@ (800025c <lcd_write_command8bitmode+0xa8>)
 800020a:	f001 fb8b 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 800020e:	2001      	movs	r0, #1
 8000210:	f000 fed0 	bl	8000fb4 <HAL_Delay>
	packet = (upper_nibble | backlight) & ~(en | rw | rs);
 8000214:	7bfa      	ldrb	r2, [r7, #15]
 8000216:	7bbb      	ldrb	r3, [r7, #14]
 8000218:	4313      	orrs	r3, r2
 800021a:	b2db      	uxtb	r3, r3
 800021c:	b25a      	sxtb	r2, r3
 800021e:	7b79      	ldrb	r1, [r7, #13]
 8000220:	7b3b      	ldrb	r3, [r7, #12]
 8000222:	430b      	orrs	r3, r1
 8000224:	b2d9      	uxtb	r1, r3
 8000226:	7afb      	ldrb	r3, [r7, #11]
 8000228:	430b      	orrs	r3, r1
 800022a:	b2db      	uxtb	r3, r3
 800022c:	b25b      	sxtb	r3, r3
 800022e:	43db      	mvns	r3, r3
 8000230:	b25b      	sxtb	r3, r3
 8000232:	4013      	ands	r3, r2
 8000234:	b25b      	sxtb	r3, r3
 8000236:	b2db      	uxtb	r3, r3
 8000238:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 800023a:	f107 020a 	add.w	r2, r7, #10
 800023e:	230a      	movs	r3, #10
 8000240:	9300      	str	r3, [sp, #0]
 8000242:	2301      	movs	r3, #1
 8000244:	214e      	movs	r1, #78	@ 0x4e
 8000246:	4805      	ldr	r0, [pc, #20]	@ (800025c <lcd_write_command8bitmode+0xa8>)
 8000248:	f001 fb6c 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800024c:	2005      	movs	r0, #5
 800024e:	f000 feb1 	bl	8000fb4 <HAL_Delay>
}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	20000098 	.word	0x20000098

08000260 <lcd_write_command4bitmode>:


void lcd_write_command4bitmode(uint8_t command)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b086      	sub	sp, #24
 8000264:	af02      	add	r7, sp, #8
 8000266:	4603      	mov	r3, r0
 8000268:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	f023 030f 	bic.w	r3, r3, #15
 8000270:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (command<<4)&0xF0;
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	011b      	lsls	r3, r3, #4
 8000276:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 8000278:	2308      	movs	r3, #8
 800027a:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 800027c:	2304      	movs	r3, #4
 800027e:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 8000280:	2302      	movs	r3, #2
 8000282:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 8000284:	2301      	movs	r3, #1
 8000286:	72bb      	strb	r3, [r7, #10]

	//uint8_t packet1 = upper_nibble | backlight ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~(rw|rs))  ;
	uint8_t packet1 = (upper_nibble | backlight | en ) & ~(rw | rs);
 8000288:	7bfa      	ldrb	r2, [r7, #15]
 800028a:	7b7b      	ldrb	r3, [r7, #13]
 800028c:	4313      	orrs	r3, r2
 800028e:	b2da      	uxtb	r2, r3
 8000290:	7b3b      	ldrb	r3, [r7, #12]
 8000292:	4313      	orrs	r3, r2
 8000294:	b2db      	uxtb	r3, r3
 8000296:	b25a      	sxtb	r2, r3
 8000298:	7af9      	ldrb	r1, [r7, #11]
 800029a:	7abb      	ldrb	r3, [r7, #10]
 800029c:	430b      	orrs	r3, r1
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	b25b      	sxtb	r3, r3
 80002a2:	43db      	mvns	r3, r3
 80002a4:	b25b      	sxtb	r3, r3
 80002a6:	4013      	ands	r3, r2
 80002a8:	b25b      	sxtb	r3, r3
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80002ae:	f107 0209 	add.w	r2, r7, #9
 80002b2:	230a      	movs	r3, #10
 80002b4:	9300      	str	r3, [sp, #0]
 80002b6:	2301      	movs	r3, #1
 80002b8:	214e      	movs	r1, #78	@ 0x4e
 80002ba:	4833      	ldr	r0, [pc, #204]	@ (8000388 <lcd_write_command4bitmode+0x128>)
 80002bc:	f001 fb32 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80002c0:	2002      	movs	r0, #2
 80002c2:	f000 fe77 	bl	8000fb4 <HAL_Delay>
	packet1 = (upper_nibble | backlight ) & ~(en | rw | rs);
 80002c6:	7bfa      	ldrb	r2, [r7, #15]
 80002c8:	7b7b      	ldrb	r3, [r7, #13]
 80002ca:	4313      	orrs	r3, r2
 80002cc:	b2db      	uxtb	r3, r3
 80002ce:	b25a      	sxtb	r2, r3
 80002d0:	7b39      	ldrb	r1, [r7, #12]
 80002d2:	7afb      	ldrb	r3, [r7, #11]
 80002d4:	430b      	orrs	r3, r1
 80002d6:	b2d9      	uxtb	r1, r3
 80002d8:	7abb      	ldrb	r3, [r7, #10]
 80002da:	430b      	orrs	r3, r1
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	b25b      	sxtb	r3, r3
 80002e0:	43db      	mvns	r3, r3
 80002e2:	b25b      	sxtb	r3, r3
 80002e4:	4013      	ands	r3, r2
 80002e6:	b25b      	sxtb	r3, r3
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80002ec:	f107 0209 	add.w	r2, r7, #9
 80002f0:	230a      	movs	r3, #10
 80002f2:	9300      	str	r3, [sp, #0]
 80002f4:	2301      	movs	r3, #1
 80002f6:	214e      	movs	r1, #78	@ 0x4e
 80002f8:	4823      	ldr	r0, [pc, #140]	@ (8000388 <lcd_write_command4bitmode+0x128>)
 80002fa:	f001 fb13 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80002fe:	2002      	movs	r0, #2
 8000300:	f000 fe58 	bl	8000fb4 <HAL_Delay>
	uint8_t packet2 = (lower_nibble | backlight | en ) & ~(rw | rs);
 8000304:	7bba      	ldrb	r2, [r7, #14]
 8000306:	7b7b      	ldrb	r3, [r7, #13]
 8000308:	4313      	orrs	r3, r2
 800030a:	b2da      	uxtb	r2, r3
 800030c:	7b3b      	ldrb	r3, [r7, #12]
 800030e:	4313      	orrs	r3, r2
 8000310:	b2db      	uxtb	r3, r3
 8000312:	b25a      	sxtb	r2, r3
 8000314:	7af9      	ldrb	r1, [r7, #11]
 8000316:	7abb      	ldrb	r3, [r7, #10]
 8000318:	430b      	orrs	r3, r1
 800031a:	b2db      	uxtb	r3, r3
 800031c:	b25b      	sxtb	r3, r3
 800031e:	43db      	mvns	r3, r3
 8000320:	b25b      	sxtb	r3, r3
 8000322:	4013      	ands	r3, r2
 8000324:	b25b      	sxtb	r3, r3
 8000326:	b2db      	uxtb	r3, r3
 8000328:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 800032a:	f107 0208 	add.w	r2, r7, #8
 800032e:	230a      	movs	r3, #10
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	2301      	movs	r3, #1
 8000334:	214e      	movs	r1, #78	@ 0x4e
 8000336:	4814      	ldr	r0, [pc, #80]	@ (8000388 <lcd_write_command4bitmode+0x128>)
 8000338:	f001 faf4 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800033c:	2002      	movs	r0, #2
 800033e:	f000 fe39 	bl	8000fb4 <HAL_Delay>
	packet2 = (lower_nibble | backlight ) & ~(en | rw | rs);
 8000342:	7bba      	ldrb	r2, [r7, #14]
 8000344:	7b7b      	ldrb	r3, [r7, #13]
 8000346:	4313      	orrs	r3, r2
 8000348:	b2db      	uxtb	r3, r3
 800034a:	b25a      	sxtb	r2, r3
 800034c:	7b39      	ldrb	r1, [r7, #12]
 800034e:	7afb      	ldrb	r3, [r7, #11]
 8000350:	430b      	orrs	r3, r1
 8000352:	b2d9      	uxtb	r1, r3
 8000354:	7abb      	ldrb	r3, [r7, #10]
 8000356:	430b      	orrs	r3, r1
 8000358:	b2db      	uxtb	r3, r3
 800035a:	b25b      	sxtb	r3, r3
 800035c:	43db      	mvns	r3, r3
 800035e:	b25b      	sxtb	r3, r3
 8000360:	4013      	ands	r3, r2
 8000362:	b25b      	sxtb	r3, r3
 8000364:	b2db      	uxtb	r3, r3
 8000366:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000368:	f107 0208 	add.w	r2, r7, #8
 800036c:	230a      	movs	r3, #10
 800036e:	9300      	str	r3, [sp, #0]
 8000370:	2301      	movs	r3, #1
 8000372:	214e      	movs	r1, #78	@ 0x4e
 8000374:	4804      	ldr	r0, [pc, #16]	@ (8000388 <lcd_write_command4bitmode+0x128>)
 8000376:	f001 fad5 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800037a:	2002      	movs	r0, #2
 800037c:	f000 fe1a 	bl	8000fb4 <HAL_Delay>
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000098 	.word	0x20000098

0800038c <lcd_write_data4bitmode>:

void lcd_write_data4bitmode(uint8_t *data){
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af02      	add	r7, sp, #8
 8000392:	6078      	str	r0, [r7, #4]
	while(*data != '\0')
 8000394:	e08f      	b.n	80004b6 <lcd_write_data4bitmode+0x12a>
	{
	uint8_t upper_nibble = *data&0xF0;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	f023 030f 	bic.w	r3, r3, #15
 800039e:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (*data<<4)&0xF0;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	011b      	lsls	r3, r3, #4
 80003a6:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 80003a8:	2308      	movs	r3, #8
 80003aa:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 80003ac:	2304      	movs	r3, #4
 80003ae:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 80003b0:	2302      	movs	r3, #2
 80003b2:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 80003b4:	2301      	movs	r3, #1
 80003b6:	72bb      	strb	r3, [r7, #10]
	//uint8_t packet1 = upper_nibble | backlight | rs ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~rw)  ;
	uint8_t packet1 = (upper_nibble | backlight | en | rs) & ~(rw);
 80003b8:	7bfa      	ldrb	r2, [r7, #15]
 80003ba:	7b7b      	ldrb	r3, [r7, #13]
 80003bc:	4313      	orrs	r3, r2
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	7b3b      	ldrb	r3, [r7, #12]
 80003c2:	4313      	orrs	r3, r2
 80003c4:	b2da      	uxtb	r2, r3
 80003c6:	7abb      	ldrb	r3, [r7, #10]
 80003c8:	4313      	orrs	r3, r2
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	b25a      	sxtb	r2, r3
 80003ce:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80003d2:	43db      	mvns	r3, r3
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	4013      	ands	r3, r2
 80003d8:	b25b      	sxtb	r3, r3
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80003de:	f107 0209 	add.w	r2, r7, #9
 80003e2:	230a      	movs	r3, #10
 80003e4:	9300      	str	r3, [sp, #0]
 80003e6:	2301      	movs	r3, #1
 80003e8:	214e      	movs	r1, #78	@ 0x4e
 80003ea:	4838      	ldr	r0, [pc, #224]	@ (80004cc <lcd_write_data4bitmode+0x140>)
 80003ec:	f001 fa9a 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80003f0:	2002      	movs	r0, #2
 80003f2:	f000 fddf 	bl	8000fb4 <HAL_Delay>
	//packet1 = packet1 &(~en)  ;
	packet1 = (upper_nibble | backlight | rs) & ~(en | rw);
 80003f6:	7bfa      	ldrb	r2, [r7, #15]
 80003f8:	7b7b      	ldrb	r3, [r7, #13]
 80003fa:	4313      	orrs	r3, r2
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	7abb      	ldrb	r3, [r7, #10]
 8000400:	4313      	orrs	r3, r2
 8000402:	b2db      	uxtb	r3, r3
 8000404:	b25a      	sxtb	r2, r3
 8000406:	7b39      	ldrb	r1, [r7, #12]
 8000408:	7afb      	ldrb	r3, [r7, #11]
 800040a:	430b      	orrs	r3, r1
 800040c:	b2db      	uxtb	r3, r3
 800040e:	b25b      	sxtb	r3, r3
 8000410:	43db      	mvns	r3, r3
 8000412:	b25b      	sxtb	r3, r3
 8000414:	4013      	ands	r3, r2
 8000416:	b25b      	sxtb	r3, r3
 8000418:	b2db      	uxtb	r3, r3
 800041a:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 800041c:	f107 0209 	add.w	r2, r7, #9
 8000420:	230a      	movs	r3, #10
 8000422:	9300      	str	r3, [sp, #0]
 8000424:	2301      	movs	r3, #1
 8000426:	214e      	movs	r1, #78	@ 0x4e
 8000428:	4828      	ldr	r0, [pc, #160]	@ (80004cc <lcd_write_data4bitmode+0x140>)
 800042a:	f001 fa7b 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800042e:	2002      	movs	r0, #2
 8000430:	f000 fdc0 	bl	8000fb4 <HAL_Delay>

	uint8_t packet2 = (lower_nibble | backlight | en | rs) & ~(rw);
 8000434:	7bba      	ldrb	r2, [r7, #14]
 8000436:	7b7b      	ldrb	r3, [r7, #13]
 8000438:	4313      	orrs	r3, r2
 800043a:	b2da      	uxtb	r2, r3
 800043c:	7b3b      	ldrb	r3, [r7, #12]
 800043e:	4313      	orrs	r3, r2
 8000440:	b2da      	uxtb	r2, r3
 8000442:	7abb      	ldrb	r3, [r7, #10]
 8000444:	4313      	orrs	r3, r2
 8000446:	b2db      	uxtb	r3, r3
 8000448:	b25a      	sxtb	r2, r3
 800044a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800044e:	43db      	mvns	r3, r3
 8000450:	b25b      	sxtb	r3, r3
 8000452:	4013      	ands	r3, r2
 8000454:	b25b      	sxtb	r3, r3
 8000456:	b2db      	uxtb	r3, r3
 8000458:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 800045a:	f107 0208 	add.w	r2, r7, #8
 800045e:	230a      	movs	r3, #10
 8000460:	9300      	str	r3, [sp, #0]
 8000462:	2301      	movs	r3, #1
 8000464:	214e      	movs	r1, #78	@ 0x4e
 8000466:	4819      	ldr	r0, [pc, #100]	@ (80004cc <lcd_write_data4bitmode+0x140>)
 8000468:	f001 fa5c 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800046c:	2002      	movs	r0, #2
 800046e:	f000 fda1 	bl	8000fb4 <HAL_Delay>
	packet2 = (lower_nibble | backlight | rs) & ~(en | rw);
 8000472:	7bba      	ldrb	r2, [r7, #14]
 8000474:	7b7b      	ldrb	r3, [r7, #13]
 8000476:	4313      	orrs	r3, r2
 8000478:	b2da      	uxtb	r2, r3
 800047a:	7abb      	ldrb	r3, [r7, #10]
 800047c:	4313      	orrs	r3, r2
 800047e:	b2db      	uxtb	r3, r3
 8000480:	b25a      	sxtb	r2, r3
 8000482:	7b39      	ldrb	r1, [r7, #12]
 8000484:	7afb      	ldrb	r3, [r7, #11]
 8000486:	430b      	orrs	r3, r1
 8000488:	b2db      	uxtb	r3, r3
 800048a:	b25b      	sxtb	r3, r3
 800048c:	43db      	mvns	r3, r3
 800048e:	b25b      	sxtb	r3, r3
 8000490:	4013      	ands	r3, r2
 8000492:	b25b      	sxtb	r3, r3
 8000494:	b2db      	uxtb	r3, r3
 8000496:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000498:	f107 0208 	add.w	r2, r7, #8
 800049c:	230a      	movs	r3, #10
 800049e:	9300      	str	r3, [sp, #0]
 80004a0:	2301      	movs	r3, #1
 80004a2:	214e      	movs	r1, #78	@ 0x4e
 80004a4:	4809      	ldr	r0, [pc, #36]	@ (80004cc <lcd_write_data4bitmode+0x140>)
 80004a6:	f001 fa3d 	bl	8001924 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80004aa:	2002      	movs	r0, #2
 80004ac:	f000 fd82 	bl	8000fb4 <HAL_Delay>

	data++;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	3301      	adds	r3, #1
 80004b4:	607b      	str	r3, [r7, #4]
	while(*data != '\0')
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	f47f af6b 	bne.w	8000396 <lcd_write_data4bitmode+0xa>
	}
}
 80004c0:	bf00      	nop
 80004c2:	bf00      	nop
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000098 	.word	0x20000098

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d6:	f000 fd3b 	bl	8000f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004da:	f000 f8a7 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004de:	f000 f99b 	bl	8000818 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80004e2:	f000 f96f 	bl	80007c4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80004e6:	f000 f8f5 	bl	80006d4 <MX_I2C1_Init>
  MX_RTC_Init();
 80004ea:	f000 f921 	bl	8000730 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80004ee:	2201      	movs	r2, #1
 80004f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f4:	483e      	ldr	r0, [pc, #248]	@ (80005f0 <main+0x120>)
 80004f6:	f001 f897 	bl	8001628 <HAL_GPIO_WritePin>
  lcd_init();
 80004fa:	f7ff fe29 	bl	8000150 <lcd_init>
    status = xTaskCreate(RTC_handler, "rtc_task", 200, NULL, 2, &RTC_handle);
 80004fe:	4b3d      	ldr	r3, [pc, #244]	@ (80005f4 <main+0x124>)
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2302      	movs	r3, #2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2300      	movs	r3, #0
 8000508:	22c8      	movs	r2, #200	@ 0xc8
 800050a:	493b      	ldr	r1, [pc, #236]	@ (80005f8 <main+0x128>)
 800050c:	483b      	ldr	r0, [pc, #236]	@ (80005fc <main+0x12c>)
 800050e:	f004 fda2 	bl	8005056 <xTaskCreate>
 8000512:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 8000514:	697b      	ldr	r3, [r7, #20]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d00b      	beq.n	8000532 <main+0x62>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800051a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800051e:	f383 8811 	msr	BASEPRI, r3
 8000522:	f3bf 8f6f 	isb	sy
 8000526:	f3bf 8f4f 	dsb	sy
 800052a:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800052c:	bf00      	nop
 800052e:	bf00      	nop
 8000530:	e7fd      	b.n	800052e <main+0x5e>

	status = xTaskCreate(RTC_ProceesData_handler,"dataprocessing_task",200, NULL, 1, &RTC_ProceesData_handle);
 8000532:	4b33      	ldr	r3, [pc, #204]	@ (8000600 <main+0x130>)
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	2301      	movs	r3, #1
 8000538:	9300      	str	r3, [sp, #0]
 800053a:	2300      	movs	r3, #0
 800053c:	22c8      	movs	r2, #200	@ 0xc8
 800053e:	4931      	ldr	r1, [pc, #196]	@ (8000604 <main+0x134>)
 8000540:	4831      	ldr	r0, [pc, #196]	@ (8000608 <main+0x138>)
 8000542:	f004 fd88 	bl	8005056 <xTaskCreate>
 8000546:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	2b01      	cmp	r3, #1
 800054c:	d00b      	beq.n	8000566 <main+0x96>
        __asm volatile
 800054e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000552:	f383 8811 	msr	BASEPRI, r3
 8000556:	f3bf 8f6f 	isb	sy
 800055a:	f3bf 8f4f 	dsb	sy
 800055e:	60fb      	str	r3, [r7, #12]
    }
 8000560:	bf00      	nop
 8000562:	bf00      	nop
 8000564:	e7fd      	b.n	8000562 <main+0x92>

	status = xTaskCreate(Uart_handler,"uart_task",200, NULL, 1, &Uart_handle);
 8000566:	4b29      	ldr	r3, [pc, #164]	@ (800060c <main+0x13c>)
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	2301      	movs	r3, #1
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2300      	movs	r3, #0
 8000570:	22c8      	movs	r2, #200	@ 0xc8
 8000572:	4927      	ldr	r1, [pc, #156]	@ (8000610 <main+0x140>)
 8000574:	4827      	ldr	r0, [pc, #156]	@ (8000614 <main+0x144>)
 8000576:	f004 fd6e 	bl	8005056 <xTaskCreate>
 800057a:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	2b01      	cmp	r3, #1
 8000580:	d00b      	beq.n	800059a <main+0xca>
        __asm volatile
 8000582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000586:	f383 8811 	msr	BASEPRI, r3
 800058a:	f3bf 8f6f 	isb	sy
 800058e:	f3bf 8f4f 	dsb	sy
 8000592:	60bb      	str	r3, [r7, #8]
    }
 8000594:	bf00      	nop
 8000596:	bf00      	nop
 8000598:	e7fd      	b.n	8000596 <main+0xc6>

	status = xTaskCreate(Lcd_handler,"lcd_task",300, NULL, 1, &Lcd_handle);
 800059a:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <main+0x148>)
 800059c:	9301      	str	r3, [sp, #4]
 800059e:	2301      	movs	r3, #1
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2300      	movs	r3, #0
 80005a4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80005a8:	491c      	ldr	r1, [pc, #112]	@ (800061c <main+0x14c>)
 80005aa:	481d      	ldr	r0, [pc, #116]	@ (8000620 <main+0x150>)
 80005ac:	f004 fd53 	bl	8005056 <xTaskCreate>
 80005b0:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d00b      	beq.n	80005d0 <main+0x100>
        __asm volatile
 80005b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005bc:	f383 8811 	msr	BASEPRI, r3
 80005c0:	f3bf 8f6f 	isb	sy
 80005c4:	f3bf 8f4f 	dsb	sy
 80005c8:	607b      	str	r3, [r7, #4]
    }
 80005ca:	bf00      	nop
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <main+0xfc>

	mutex_RTC_rawData = xSemaphoreCreateMutex();
 80005d0:	2001      	movs	r0, #1
 80005d2:	f004 fa14 	bl	80049fe <xQueueCreateMutex>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a12      	ldr	r2, [pc, #72]	@ (8000624 <main+0x154>)
 80005da:	6013      	str	r3, [r2, #0]
	mutex_Time= xSemaphoreCreateMutex();
 80005dc:	2001      	movs	r0, #1
 80005de:	f004 fa0e 	bl	80049fe <xQueueCreateMutex>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a10      	ldr	r2, [pc, #64]	@ (8000628 <main+0x158>)
 80005e6:	6013      	str	r3, [r2, #0]

	vTaskStartScheduler();
 80005e8:	f004 ff08 	bl	80053fc <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <main+0x11c>
 80005f0:	40011000 	.word	0x40011000
 80005f4:	2000014c 	.word	0x2000014c
 80005f8:	08006b94 	.word	0x08006b94
 80005fc:	0800091d 	.word	0x0800091d
 8000600:	20000150 	.word	0x20000150
 8000604:	08006ba0 	.word	0x08006ba0
 8000608:	0800099d 	.word	0x0800099d
 800060c:	20000154 	.word	0x20000154
 8000610:	08006bb4 	.word	0x08006bb4
 8000614:	08000ab9 	.word	0x08000ab9
 8000618:	20000158 	.word	0x20000158
 800061c:	08006bc0 	.word	0x08006bc0
 8000620:	08000b2d 	.word	0x08000b2d
 8000624:	2000015c 	.word	0x2000015c
 8000628:	20000160 	.word	0x20000160

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	@ 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000636:	2228      	movs	r2, #40	@ 0x28
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f006 f9b0 	bl	80069a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800065c:	230a      	movs	r3, #10
 800065e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000664:	2310      	movs	r3, #16
 8000666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800066c:	2300      	movs	r3, #0
 800066e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000670:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000674:	4618      	mov	r0, r3
 8000676:	f001 fcb9 	bl	8001fec <HAL_RCC_OscConfig>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000680:	f000 fa98 	bl	8000bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	230f      	movs	r3, #15
 8000686:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 ff26 	bl	80024f0 <HAL_RCC_ClockConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80006aa:	f000 fa83 	bl	8000bb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80006ae:	2301      	movs	r3, #1
 80006b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80006b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006b6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	4618      	mov	r0, r3
 80006bc:	f002 f8d6 	bl	800286c <HAL_RCCEx_PeriphCLKConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006c6:	f000 fa75 	bl	8000bb4 <Error_Handler>
  }
}
 80006ca:	bf00      	nop
 80006cc:	3750      	adds	r7, #80	@ 0x50
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006d8:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006da:	4a13      	ldr	r2, [pc, #76]	@ (8000728 <MX_I2C1_Init+0x54>)
 80006dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006de:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006e0:	4a12      	ldr	r2, [pc, #72]	@ (800072c <MX_I2C1_Init+0x58>)
 80006e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006fe:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800070a:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_I2C1_Init+0x50>)
 800070c:	2200      	movs	r2, #0
 800070e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000710:	4804      	ldr	r0, [pc, #16]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000712:	f000 ffc3 	bl	800169c <HAL_I2C_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800071c:	f000 fa4a 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000098 	.word	0x20000098
 8000728:	40005400 	.word	0x40005400
 800072c:	000186a0 	.word	0x000186a0

08000730 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2100      	movs	r1, #0
 800073a:	460a      	mov	r2, r1
 800073c:	801a      	strh	r2, [r3, #0]
 800073e:	460a      	mov	r2, r1
 8000740:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000742:	2300      	movs	r3, #0
 8000744:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_RTC_Init+0x8c>)
 8000748:	4a1d      	ldr	r2, [pc, #116]	@ (80007c0 <MX_RTC_Init+0x90>)
 800074a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_RTC_Init+0x8c>)
 800074e:	f04f 32ff 	mov.w	r2, #4294967295
 8000752:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_RTC_Init+0x8c>)
 8000756:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800075a:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800075c:	4817      	ldr	r0, [pc, #92]	@ (80007bc <MX_RTC_Init+0x8c>)
 800075e:	f002 f9f1 	bl	8002b44 <HAL_RTC_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000768:	f000 fa24 	bl	8000bb4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800076c:	2300      	movs	r3, #0
 800076e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000770:	2300      	movs	r3, #0
 8000772:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000774:	2300      	movs	r3, #0
 8000776:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	2201      	movs	r2, #1
 800077c:	4619      	mov	r1, r3
 800077e:	480f      	ldr	r0, [pc, #60]	@ (80007bc <MX_RTC_Init+0x8c>)
 8000780:	f002 fa6c 	bl	8002c5c <HAL_RTC_SetTime>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800078a:	f000 fa13 	bl	8000bb4 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800078e:	2301      	movs	r3, #1
 8000790:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000792:	2301      	movs	r3, #1
 8000794:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000796:	2301      	movs	r3, #1
 8000798:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800079a:	2300      	movs	r3, #0
 800079c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	2201      	movs	r2, #1
 80007a2:	4619      	mov	r1, r3
 80007a4:	4805      	ldr	r0, [pc, #20]	@ (80007bc <MX_RTC_Init+0x8c>)
 80007a6:	f002 fbc9 	bl	8002f3c <HAL_RTC_SetDate>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 80007b0:	f000 fa00 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	200000ec 	.word	0x200000ec
 80007c0:	40002800 	.word	0x40002800

080007c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007c8:	4b11      	ldr	r3, [pc, #68]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007ca:	4a12      	ldr	r2, [pc, #72]	@ (8000814 <MX_USART1_UART_Init+0x50>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ce:	4b10      	ldr	r3, [pc, #64]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007fa:	4805      	ldr	r0, [pc, #20]	@ (8000810 <MX_USART1_UART_Init+0x4c>)
 80007fc:	f003 f934 	bl	8003a68 <HAL_UART_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000806:	f000 f9d5 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000100 	.word	0x20000100
 8000814:	40013800 	.word	0x40013800

08000818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b088      	sub	sp, #32
 800081c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 0310 	add.w	r3, r7, #16
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082c:	4b37      	ldr	r3, [pc, #220]	@ (800090c <MX_GPIO_Init+0xf4>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	4a36      	ldr	r2, [pc, #216]	@ (800090c <MX_GPIO_Init+0xf4>)
 8000832:	f043 0310 	orr.w	r3, r3, #16
 8000836:	6193      	str	r3, [r2, #24]
 8000838:	4b34      	ldr	r3, [pc, #208]	@ (800090c <MX_GPIO_Init+0xf4>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	f003 0310 	and.w	r3, r3, #16
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000844:	4b31      	ldr	r3, [pc, #196]	@ (800090c <MX_GPIO_Init+0xf4>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	4a30      	ldr	r2, [pc, #192]	@ (800090c <MX_GPIO_Init+0xf4>)
 800084a:	f043 0304 	orr.w	r3, r3, #4
 800084e:	6193      	str	r3, [r2, #24]
 8000850:	4b2e      	ldr	r3, [pc, #184]	@ (800090c <MX_GPIO_Init+0xf4>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	f003 0304 	and.w	r3, r3, #4
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085c:	4b2b      	ldr	r3, [pc, #172]	@ (800090c <MX_GPIO_Init+0xf4>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	4a2a      	ldr	r2, [pc, #168]	@ (800090c <MX_GPIO_Init+0xf4>)
 8000862:	f043 0308 	orr.w	r3, r3, #8
 8000866:	6193      	str	r3, [r2, #24]
 8000868:	4b28      	ldr	r3, [pc, #160]	@ (800090c <MX_GPIO_Init+0xf4>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	f003 0308 	and.w	r3, r3, #8
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4825      	ldr	r0, [pc, #148]	@ (8000910 <MX_GPIO_Init+0xf8>)
 800087c:	f000 fed4 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	2107      	movs	r1, #7
 8000884:	4823      	ldr	r0, [pc, #140]	@ (8000914 <MX_GPIO_Init+0xfc>)
 8000886:	f000 fecf 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800088a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800088e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	2301      	movs	r3, #1
 8000892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2302      	movs	r3, #2
 800089a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	4619      	mov	r1, r3
 80008a2:	481b      	ldr	r0, [pc, #108]	@ (8000910 <MX_GPIO_Init+0xf8>)
 80008a4:	f000 fd3c 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80008a8:	2307      	movs	r3, #7
 80008aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ac:	2301      	movs	r3, #1
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	2302      	movs	r3, #2
 80008b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	4815      	ldr	r0, [pc, #84]	@ (8000914 <MX_GPIO_Init+0xfc>)
 80008c0:	f000 fd2e 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008c4:	2308      	movs	r3, #8
 80008c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	f107 0310 	add.w	r3, r7, #16
 80008d4:	4619      	mov	r1, r3
 80008d6:	480f      	ldr	r0, [pc, #60]	@ (8000914 <MX_GPIO_Init+0xfc>)
 80008d8:	f000 fd22 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008dc:	2310      	movs	r3, #16
 80008de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <MX_GPIO_Init+0x100>)
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	4619      	mov	r1, r3
 80008ee:	4809      	ldr	r0, [pc, #36]	@ (8000914 <MX_GPIO_Init+0xfc>)
 80008f0:	f000 fd16 	bl	8001320 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80008f4:	2200      	movs	r2, #0
 80008f6:	2100      	movs	r1, #0
 80008f8:	200a      	movs	r0, #10
 80008fa:	f000 fc34 	bl	8001166 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80008fe:	200a      	movs	r0, #10
 8000900:	f000 fc4d 	bl	800119e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000904:	bf00      	nop
 8000906:	3720      	adds	r7, #32
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000
 8000910:	40011000 	.word	0x40011000
 8000914:	40010800 	.word	0x40010800
 8000918:	10110000 	.word	0x10110000

0800091c <RTC_handler>:

/* USER CODE BEGIN 4 */
void RTC_handler(void *pvparameter){
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af02      	add	r7, sp, #8
 8000922:	6078      	str	r0, [r7, #4]
	TickType_t period = xTaskGetTickCount();
 8000924:	f004 fe6c 	bl	8005600 <xTaskGetTickCount>
 8000928:	4603      	mov	r3, r0
 800092a:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart1, "RTC",3, 1000);
 800092c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000930:	2203      	movs	r2, #3
 8000932:	4914      	ldr	r1, [pc, #80]	@ (8000984 <RTC_handler+0x68>)
 8000934:	4814      	ldr	r0, [pc, #80]	@ (8000988 <RTC_handler+0x6c>)
 8000936:	f003 f8e7 	bl	8003b08 <HAL_UART_Transmit>
	while(1){
		xSemaphoreTake(mutex_RTC_rawData,portMAX_DELAY);
 800093a:	4b14      	ldr	r3, [pc, #80]	@ (800098c <RTC_handler+0x70>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f04f 31ff 	mov.w	r1, #4294967295
 8000942:	4618      	mov	r0, r3
 8000944:	f004 f976 	bl	8004c34 <xQueueSemaphoreTake>
		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000948:	2201      	movs	r2, #1
 800094a:	4911      	ldr	r1, [pc, #68]	@ (8000990 <RTC_handler+0x74>)
 800094c:	4811      	ldr	r0, [pc, #68]	@ (8000994 <RTC_handler+0x78>)
 800094e:	f002 fa1d 	bl	8002d8c <HAL_RTC_GetTime>
		xSemaphoreGive(mutex_RTC_rawData);
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <RTC_handler+0x70>)
 8000954:	6818      	ldr	r0, [r3, #0]
 8000956:	2300      	movs	r3, #0
 8000958:	2200      	movs	r2, #0
 800095a:	2100      	movs	r1, #0
 800095c:	f004 f868 	bl	8004a30 <xQueueGenericSend>

		xTaskNotify(RTC_ProceesData_handle,0,eNoAction);
 8000960:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <RTC_handler+0x7c>)
 8000962:	6818      	ldr	r0, [r3, #0]
 8000964:	2300      	movs	r3, #0
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2300      	movs	r3, #0
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	f005 fb61 	bl	8006034 <xTaskGenericNotify>
		xTaskDelayUntil(&period,pdMS_TO_TICKS(1000));
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800097a:	4618      	mov	r0, r3
 800097c:	f004 fcbc 	bl	80052f8 <xTaskDelayUntil>
		xSemaphoreTake(mutex_RTC_rawData,portMAX_DELAY);
 8000980:	bf00      	nop
 8000982:	e7da      	b.n	800093a <RTC_handler+0x1e>
 8000984:	08006bcc 	.word	0x08006bcc
 8000988:	20000100 	.word	0x20000100
 800098c:	2000015c 	.word	0x2000015c
 8000990:	20000148 	.word	0x20000148
 8000994:	200000ec 	.word	0x200000ec
 8000998:	20000150 	.word	0x20000150

0800099c <RTC_ProceesData_handler>:
	}
}

void RTC_ProceesData_handler(void *pvparameter){
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af02      	add	r7, sp, #8
 80009a2:	6078      	str	r0, [r7, #4]
	uint8_t hours,min,sec;
	HAL_UART_Transmit(&huart1, "processdata", 11, 1000);
 80009a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009a8:	220b      	movs	r2, #11
 80009aa:	493b      	ldr	r1, [pc, #236]	@ (8000a98 <RTC_ProceesData_handler+0xfc>)
 80009ac:	483b      	ldr	r0, [pc, #236]	@ (8000a9c <RTC_ProceesData_handler+0x100>)
 80009ae:	f003 f8ab 	bl	8003b08 <HAL_UART_Transmit>
	while(1){

		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	2300      	movs	r3, #0
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	2000      	movs	r0, #0
 80009c0:	f005 fab8 	bl	8005f34 <xTaskGenericNotifyWait>
		xSemaphoreTake(mutex_RTC_rawData,portMAX_DELAY);
 80009c4:	4b36      	ldr	r3, [pc, #216]	@ (8000aa0 <RTC_ProceesData_handler+0x104>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f04f 31ff 	mov.w	r1, #4294967295
 80009cc:	4618      	mov	r0, r3
 80009ce:	f004 f931 	bl	8004c34 <xQueueSemaphoreTake>
		hours = gTime.Hours;
 80009d2:	4b34      	ldr	r3, [pc, #208]	@ (8000aa4 <RTC_ProceesData_handler+0x108>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	73fb      	strb	r3, [r7, #15]
		min = gTime.Minutes;
 80009d8:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <RTC_ProceesData_handler+0x108>)
 80009da:	785b      	ldrb	r3, [r3, #1]
 80009dc:	73bb      	strb	r3, [r7, #14]
		sec= gTime.Seconds;
 80009de:	4b31      	ldr	r3, [pc, #196]	@ (8000aa4 <RTC_ProceesData_handler+0x108>)
 80009e0:	789b      	ldrb	r3, [r3, #2]
 80009e2:	737b      	strb	r3, [r7, #13]
		xSemaphoreGive(mutex_RTC_rawData);
 80009e4:	4b2e      	ldr	r3, [pc, #184]	@ (8000aa0 <RTC_ProceesData_handler+0x104>)
 80009e6:	6818      	ldr	r0, [r3, #0]
 80009e8:	2300      	movs	r3, #0
 80009ea:	2200      	movs	r2, #0
 80009ec:	2100      	movs	r1, #0
 80009ee:	f004 f81f 	bl	8004a30 <xQueueGenericSend>

		xSemaphoreTake(mutex_Time,portMAX_DELAY);
 80009f2:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa8 <RTC_ProceesData_handler+0x10c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f04f 31ff 	mov.w	r1, #4294967295
 80009fa:	4618      	mov	r0, r3
 80009fc:	f004 f91a 	bl	8004c34 <xQueueSemaphoreTake>
		time[0] = ((hours&0xF0)>>4)+0x30;
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	091b      	lsrs	r3, r3, #4
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	3330      	adds	r3, #48	@ 0x30
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a0c:	701a      	strb	r2, [r3, #0]
		time[1] = (hours&0x0F)+0x30;
 8000a0e:	7bfb      	ldrb	r3, [r7, #15]
 8000a10:	f003 030f 	and.w	r3, r3, #15
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	3330      	adds	r3, #48	@ 0x30
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	4b24      	ldr	r3, [pc, #144]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a1c:	705a      	strb	r2, [r3, #1]
		time[3] = ((min&0xF0)>>4)+0x30;
 8000a1e:	7bbb      	ldrb	r3, [r7, #14]
 8000a20:	091b      	lsrs	r3, r3, #4
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	3330      	adds	r3, #48	@ 0x30
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a2a:	70da      	strb	r2, [r3, #3]
		time[4] = (min&0x0F)+0x30;
 8000a2c:	7bbb      	ldrb	r3, [r7, #14]
 8000a2e:	f003 030f 	and.w	r3, r3, #15
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	3330      	adds	r3, #48	@ 0x30
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a3a:	711a      	strb	r2, [r3, #4]
		time[6] = ((sec&0xF0)>>4)+0x30;
 8000a3c:	7b7b      	ldrb	r3, [r7, #13]
 8000a3e:	091b      	lsrs	r3, r3, #4
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	3330      	adds	r3, #48	@ 0x30
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b19      	ldr	r3, [pc, #100]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a48:	719a      	strb	r2, [r3, #6]
		time[7] = (sec&0x0F)+0x30;
 8000a4a:	7b7b      	ldrb	r3, [r7, #13]
 8000a4c:	f003 030f 	and.w	r3, r3, #15
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	3330      	adds	r3, #48	@ 0x30
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <RTC_ProceesData_handler+0x110>)
 8000a58:	71da      	strb	r2, [r3, #7]
		xSemaphoreGive(mutex_Time);
 8000a5a:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <RTC_ProceesData_handler+0x10c>)
 8000a5c:	6818      	ldr	r0, [r3, #0]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	2200      	movs	r2, #0
 8000a62:	2100      	movs	r1, #0
 8000a64:	f003 ffe4 	bl	8004a30 <xQueueGenericSend>

		taskENTER_CRITICAL();
 8000a68:	f005 fcd8 	bl	800641c <vPortEnterCritical>
		xTaskNotify(Uart_handle,0,eNoAction);
 8000a6c:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <RTC_ProceesData_handler+0x114>)
 8000a6e:	6818      	ldr	r0, [r3, #0]
 8000a70:	2300      	movs	r3, #0
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	2300      	movs	r3, #0
 8000a76:	2200      	movs	r2, #0
 8000a78:	2100      	movs	r1, #0
 8000a7a:	f005 fadb 	bl	8006034 <xTaskGenericNotify>
		xTaskNotify(Lcd_handle,0,eNoAction);
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <RTC_ProceesData_handler+0x118>)
 8000a80:	6818      	ldr	r0, [r3, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	9300      	str	r3, [sp, #0]
 8000a86:	2300      	movs	r3, #0
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	f005 fad2 	bl	8006034 <xTaskGenericNotify>
		taskEXIT_CRITICAL();
 8000a90:	f005 fcf4 	bl	800647c <vPortExitCritical>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000a94:	bf00      	nop
 8000a96:	e78c      	b.n	80009b2 <RTC_ProceesData_handler+0x16>
 8000a98:	08006bd0 	.word	0x08006bd0
 8000a9c:	20000100 	.word	0x20000100
 8000aa0:	2000015c 	.word	0x2000015c
 8000aa4:	20000148 	.word	0x20000148
 8000aa8:	20000160 	.word	0x20000160
 8000aac:	20000010 	.word	0x20000010
 8000ab0:	20000154 	.word	0x20000154
 8000ab4:	20000158 	.word	0x20000158

08000ab8 <Uart_handler>:

	}
}

void Uart_handler(void *pvparameter){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af02      	add	r7, sp, #8
 8000abe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, "UART1,", 6, 1000);
 8000ac0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ac4:	2206      	movs	r2, #6
 8000ac6:	4914      	ldr	r1, [pc, #80]	@ (8000b18 <Uart_handler+0x60>)
 8000ac8:	4814      	ldr	r0, [pc, #80]	@ (8000b1c <Uart_handler+0x64>)
 8000aca:	f003 f81d 	bl	8003b08 <HAL_UART_Transmit>
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2100      	movs	r1, #0
 8000ada:	2000      	movs	r0, #0
 8000adc:	f005 fa2a 	bl	8005f34 <xTaskGenericNotifyWait>

		xSemaphoreTake(mutex_Time,portMAX_DELAY);
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <Uart_handler+0x68>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 f8a3 	bl	8004c34 <xQueueSemaphoreTake>
		HAL_UART_Transmit(&huart1, time, 8, 100);
 8000aee:	2364      	movs	r3, #100	@ 0x64
 8000af0:	2208      	movs	r2, #8
 8000af2:	490c      	ldr	r1, [pc, #48]	@ (8000b24 <Uart_handler+0x6c>)
 8000af4:	4809      	ldr	r0, [pc, #36]	@ (8000b1c <Uart_handler+0x64>)
 8000af6:	f003 f807 	bl	8003b08 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, "\n\r", 2, 100);
 8000afa:	2364      	movs	r3, #100	@ 0x64
 8000afc:	2202      	movs	r2, #2
 8000afe:	490a      	ldr	r1, [pc, #40]	@ (8000b28 <Uart_handler+0x70>)
 8000b00:	4806      	ldr	r0, [pc, #24]	@ (8000b1c <Uart_handler+0x64>)
 8000b02:	f003 f801 	bl	8003b08 <HAL_UART_Transmit>
		xSemaphoreGive(mutex_Time);
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <Uart_handler+0x68>)
 8000b08:	6818      	ldr	r0, [r3, #0]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	f003 ff8e 	bl	8004a30 <xQueueGenericSend>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000b14:	bf00      	nop
 8000b16:	e7da      	b.n	8000ace <Uart_handler+0x16>
 8000b18:	08006bdc 	.word	0x08006bdc
 8000b1c:	20000100 	.word	0x20000100
 8000b20:	20000160 	.word	0x20000160
 8000b24:	20000010 	.word	0x20000010
 8000b28:	08006be4 	.word	0x08006be4

08000b2c <Lcd_handler>:
	}
}
void Lcd_handler(void *pvparameter){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af02      	add	r7, sp, #8
 8000b32:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, "LCD1", 4, 1000);
 8000b34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b38:	2204      	movs	r2, #4
 8000b3a:	4911      	ldr	r1, [pc, #68]	@ (8000b80 <Lcd_handler+0x54>)
 8000b3c:	4811      	ldr	r0, [pc, #68]	@ (8000b84 <Lcd_handler+0x58>)
 8000b3e:	f002 ffe3 	bl	8003b08 <HAL_UART_Transmit>
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000b42:	f04f 33ff 	mov.w	r3, #4294967295
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	2300      	movs	r3, #0
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f005 f9f0 	bl	8005f34 <xTaskGenericNotifyWait>

		xSemaphoreTake(mutex_Time,portMAX_DELAY);
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <Lcd_handler+0x5c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f004 f869 	bl	8004c34 <xQueueSemaphoreTake>
		lcd_write_command4bitmode(0x80);
 8000b62:	2080      	movs	r0, #128	@ 0x80
 8000b64:	f7ff fb7c 	bl	8000260 <lcd_write_command4bitmode>
		lcd_write_data4bitmode(time);
 8000b68:	4808      	ldr	r0, [pc, #32]	@ (8000b8c <Lcd_handler+0x60>)
 8000b6a:	f7ff fc0f 	bl	800038c <lcd_write_data4bitmode>
		xSemaphoreGive(mutex_Time);
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <Lcd_handler+0x5c>)
 8000b70:	6818      	ldr	r0, [r3, #0]
 8000b72:	2300      	movs	r3, #0
 8000b74:	2200      	movs	r2, #0
 8000b76:	2100      	movs	r1, #0
 8000b78:	f003 ff5a 	bl	8004a30 <xQueueGenericSend>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000b7c:	bf00      	nop
 8000b7e:	e7e0      	b.n	8000b42 <Lcd_handler+0x16>
 8000b80:	08006be8 	.word	0x08006be8
 8000b84:	20000100 	.word	0x20000100
 8000b88:	20000160 	.word	0x20000160
 8000b8c:	20000010 	.word	0x20000010

08000b90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a04      	ldr	r2, [pc, #16]	@ (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d101      	bne.n	8000ba6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ba2:	f000 f9eb 	bl	8000f7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40000800 	.word	0x40000800

08000bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb8:	b672      	cpsid	i
}
 8000bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <Error_Handler+0x8>

08000bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	4a14      	ldr	r2, [pc, #80]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6193      	str	r3, [r2, #24]
 8000bd2:	4b12      	ldr	r3, [pc, #72]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000be0:	69db      	ldr	r3, [r3, #28]
 8000be2:	4a0e      	ldr	r2, [pc, #56]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be8:	61d3      	str	r3, [r2, #28]
 8000bea:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <HAL_MspInit+0x5c>)
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <HAL_MspInit+0x60>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	4a04      	ldr	r2, [pc, #16]	@ (8000c20 <HAL_MspInit+0x60>)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	40010000 	.word	0x40010000

08000c24 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0310 	add.w	r3, r7, #16
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a15      	ldr	r2, [pc, #84]	@ (8000c94 <HAL_I2C_MspInit+0x70>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d123      	bne.n	8000c8c <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	4a13      	ldr	r2, [pc, #76]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c4a:	f043 0308 	orr.w	r3, r3, #8
 8000c4e:	6193      	str	r3, [r2, #24]
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	f003 0308 	and.w	r3, r3, #8
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c5c:	23c0      	movs	r3, #192	@ 0xc0
 8000c5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c60:	2312      	movs	r3, #18
 8000c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c64:	2303      	movs	r3, #3
 8000c66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480b      	ldr	r0, [pc, #44]	@ (8000c9c <HAL_I2C_MspInit+0x78>)
 8000c70:	f000 fb56 	bl	8001320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c74:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c76:	69db      	ldr	r3, [r3, #28]
 8000c78:	4a07      	ldr	r2, [pc, #28]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c7a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c7e:	61d3      	str	r3, [r2, #28]
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_I2C_MspInit+0x74>)
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c8c:	bf00      	nop
 8000c8e:	3720      	adds	r7, #32
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40005400 	.word	0x40005400
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	40010c00 	.word	0x40010c00

08000ca0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a0b      	ldr	r2, [pc, #44]	@ (8000cdc <HAL_RTC_MspInit+0x3c>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d110      	bne.n	8000cd4 <HAL_RTC_MspInit+0x34>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000cb2:	f001 f98f 	bl	8001fd4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <HAL_RTC_MspInit+0x40>)
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	4a09      	ldr	r2, [pc, #36]	@ (8000ce0 <HAL_RTC_MspInit+0x40>)
 8000cbc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000cc0:	61d3      	str	r3, [r2, #28]
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <HAL_RTC_MspInit+0x40>)
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000cce:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <HAL_RTC_MspInit+0x44>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40002800 	.word	0x40002800
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	4242043c 	.word	0x4242043c

08000ce8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a20      	ldr	r2, [pc, #128]	@ (8000d84 <HAL_UART_MspInit+0x9c>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d139      	bne.n	8000d7c <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d08:	4b1f      	ldr	r3, [pc, #124]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	4a1e      	ldr	r2, [pc, #120]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d12:	6193      	str	r3, [r2, #24]
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d20:	4b19      	ldr	r3, [pc, #100]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a18      	ldr	r2, [pc, #96]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d26:	f043 0304 	orr.w	r3, r3, #4
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <HAL_UART_MspInit+0xa0>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0304 	and.w	r3, r3, #4
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d46:	f107 0310 	add.w	r3, r7, #16
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480f      	ldr	r0, [pc, #60]	@ (8000d8c <HAL_UART_MspInit+0xa4>)
 8000d4e:	f000 fae7 	bl	8001320 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d60:	f107 0310 	add.w	r3, r7, #16
 8000d64:	4619      	mov	r1, r3
 8000d66:	4809      	ldr	r0, [pc, #36]	@ (8000d8c <HAL_UART_MspInit+0xa4>)
 8000d68:	f000 fada 	bl	8001320 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2106      	movs	r1, #6
 8000d70:	2025      	movs	r0, #37	@ 0x25
 8000d72:	f000 f9f8 	bl	8001166 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d76:	2025      	movs	r0, #37	@ 0x25
 8000d78:	f000 fa11 	bl	800119e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d7c:	bf00      	nop
 8000d7e:	3720      	adds	r7, #32
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40013800 	.word	0x40013800
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	40010800 	.word	0x40010800

08000d90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08e      	sub	sp, #56	@ 0x38
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000da6:	4b34      	ldr	r3, [pc, #208]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	4a33      	ldr	r2, [pc, #204]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	61d3      	str	r3, [r2, #28]
 8000db2:	4b31      	ldr	r3, [pc, #196]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dbe:	f107 0210 	add.w	r2, r7, #16
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 fd01 	bl	80027d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dd8:	f001 fcd2 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8000ddc:	6378      	str	r0, [r7, #52]	@ 0x34
 8000dde:	e004      	b.n	8000dea <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000de0:	f001 fcce 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8000de4:	4603      	mov	r3, r0
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dec:	4a23      	ldr	r2, [pc, #140]	@ (8000e7c <HAL_InitTick+0xec>)
 8000dee:	fba2 2303 	umull	r2, r3, r2, r3
 8000df2:	0c9b      	lsrs	r3, r3, #18
 8000df4:	3b01      	subs	r3, #1
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000df8:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000dfa:	4a22      	ldr	r2, [pc, #136]	@ (8000e84 <HAL_InitTick+0xf4>)
 8000dfc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000dfe:	4b20      	ldr	r3, [pc, #128]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e00:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e04:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e0a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b1b      	ldr	r3, [pc, #108]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e18:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000e1e:	4818      	ldr	r0, [pc, #96]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e20:	f002 fbe4 	bl	80035ec <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000e2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d11b      	bne.n	8000e6a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000e32:	4813      	ldr	r0, [pc, #76]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e34:	f002 fc32 	bl	800369c <HAL_TIM_Base_Start_IT>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000e3e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d111      	bne.n	8000e6a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000e46:	201e      	movs	r0, #30
 8000e48:	f000 f9a9 	bl	800119e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b0f      	cmp	r3, #15
 8000e50:	d808      	bhi.n	8000e64 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000e52:	2200      	movs	r2, #0
 8000e54:	6879      	ldr	r1, [r7, #4]
 8000e56:	201e      	movs	r0, #30
 8000e58:	f000 f985 	bl	8001166 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_InitTick+0xf8>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	e002      	b.n	8000e6a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e6a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3738      	adds	r7, #56	@ 0x38
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	431bde83 	.word	0x431bde83
 8000e80:	20000164 	.word	0x20000164
 8000e84:	40000800 	.word	0x40000800
 8000e88:	20000020 	.word	0x20000020

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <NMI_Handler+0x4>

08000e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <HardFault_Handler+0x4>

08000e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <MemManage_Handler+0x4>

08000ea4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000ec4:	2010      	movs	r0, #16
 8000ec6:	f000 fbc7 	bl	8001658 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <TIM4_IRQHandler+0x10>)
 8000ed6:	f002 fc33 	bl	8003740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000164 	.word	0x20000164

08000ee4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <USART1_IRQHandler+0x10>)
 8000eea:	f002 fe99 	bl	8003c20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000100 	.word	0x20000100

08000ef8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f04:	f7ff fff8 	bl	8000ef8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f08:	480b      	ldr	r0, [pc, #44]	@ (8000f38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f0a:	490c      	ldr	r1, [pc, #48]	@ (8000f3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f10:	e002      	b.n	8000f18 <LoopCopyDataInit>

08000f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f16:	3304      	adds	r3, #4

08000f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f1c:	d3f9      	bcc.n	8000f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f1e:	4a09      	ldr	r2, [pc, #36]	@ (8000f44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f20:	4c09      	ldr	r4, [pc, #36]	@ (8000f48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f24:	e001      	b.n	8000f2a <LoopFillZerobss>

08000f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f28:	3204      	adds	r2, #4

08000f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f2c:	d3fb      	bcc.n	8000f26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f2e:	f005 fd9d 	bl	8006a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f32:	f7ff facd 	bl	80004d0 <main>
  bx lr
 8000f36:	4770      	bx	lr
  ldr r0, =_sdata
 8000f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f3c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000f40:	08006c44 	.word	0x08006c44
  ldr r2, =_sbss
 8000f44:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f48:	20002c3c 	.word	0x20002c3c

08000f4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f4c:	e7fe      	b.n	8000f4c <ADC1_2_IRQHandler>
	...

08000f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_Init+0x28>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a07      	ldr	r2, [pc, #28]	@ (8000f78 <HAL_Init+0x28>)
 8000f5a:	f043 0310 	orr.w	r3, r3, #16
 8000f5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f000 f8f5 	bl	8001150 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f66:	200f      	movs	r0, #15
 8000f68:	f7ff ff12 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fe28 	bl	8000bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40022000 	.word	0x40022000

08000f7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f80:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <HAL_IncTick+0x1c>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	461a      	mov	r2, r3
 8000f86:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <HAL_IncTick+0x20>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	4a03      	ldr	r2, [pc, #12]	@ (8000f9c <HAL_IncTick+0x20>)
 8000f8e:	6013      	str	r3, [r2, #0]
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	20000024 	.word	0x20000024
 8000f9c:	200001ac 	.word	0x200001ac

08000fa0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b02      	ldr	r3, [pc, #8]	@ (8000fb0 <HAL_GetTick+0x10>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr
 8000fb0:	200001ac 	.word	0x200001ac

08000fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fbc:	f7ff fff0 	bl	8000fa0 <HAL_GetTick>
 8000fc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fcc:	d005      	beq.n	8000fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fce:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <HAL_Delay+0x44>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fda:	bf00      	nop
 8000fdc:	f7ff ffe0 	bl	8000fa0 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d8f7      	bhi.n	8000fdc <HAL_Delay+0x28>
  {
  }
}
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000024 	.word	0x20000024

08000ffc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800100c:	4b0c      	ldr	r3, [pc, #48]	@ (8001040 <__NVIC_SetPriorityGrouping+0x44>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001012:	68ba      	ldr	r2, [r7, #8]
 8001014:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001018:	4013      	ands	r3, r2
 800101a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001024:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001028:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800102c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800102e:	4a04      	ldr	r2, [pc, #16]	@ (8001040 <__NVIC_SetPriorityGrouping+0x44>)
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	60d3      	str	r3, [r2, #12]
}
 8001034:	bf00      	nop
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001048:	4b04      	ldr	r3, [pc, #16]	@ (800105c <__NVIC_GetPriorityGrouping+0x18>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	0a1b      	lsrs	r3, r3, #8
 800104e:	f003 0307 	and.w	r3, r3, #7
}
 8001052:	4618      	mov	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	db0b      	blt.n	800108a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	f003 021f 	and.w	r2, r3, #31
 8001078:	4906      	ldr	r1, [pc, #24]	@ (8001094 <__NVIC_EnableIRQ+0x34>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	095b      	lsrs	r3, r3, #5
 8001080:	2001      	movs	r0, #1
 8001082:	fa00 f202 	lsl.w	r2, r0, r2
 8001086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	e000e100 	.word	0xe000e100

08001098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db0a      	blt.n	80010c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	490c      	ldr	r1, [pc, #48]	@ (80010e4 <__NVIC_SetPriority+0x4c>)
 80010b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b6:	0112      	lsls	r2, r2, #4
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	440b      	add	r3, r1
 80010bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010c0:	e00a      	b.n	80010d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4908      	ldr	r1, [pc, #32]	@ (80010e8 <__NVIC_SetPriority+0x50>)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 030f 	and.w	r3, r3, #15
 80010ce:	3b04      	subs	r3, #4
 80010d0:	0112      	lsls	r2, r2, #4
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	440b      	add	r3, r1
 80010d6:	761a      	strb	r2, [r3, #24]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	e000e100 	.word	0xe000e100
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b089      	sub	sp, #36	@ 0x24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f1c3 0307 	rsb	r3, r3, #7
 8001106:	2b04      	cmp	r3, #4
 8001108:	bf28      	it	cs
 800110a:	2304      	movcs	r3, #4
 800110c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3304      	adds	r3, #4
 8001112:	2b06      	cmp	r3, #6
 8001114:	d902      	bls.n	800111c <NVIC_EncodePriority+0x30>
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	3b03      	subs	r3, #3
 800111a:	e000      	b.n	800111e <NVIC_EncodePriority+0x32>
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001120:	f04f 32ff 	mov.w	r2, #4294967295
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43da      	mvns	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	401a      	ands	r2, r3
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001134:	f04f 31ff 	mov.w	r1, #4294967295
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	43d9      	mvns	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001144:	4313      	orrs	r3, r2
         );
}
 8001146:	4618      	mov	r0, r3
 8001148:	3724      	adds	r7, #36	@ 0x24
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff4f 	bl	8000ffc <__NVIC_SetPriorityGrouping>
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001166:	b580      	push	{r7, lr}
 8001168:	b086      	sub	sp, #24
 800116a:	af00      	add	r7, sp, #0
 800116c:	4603      	mov	r3, r0
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
 8001172:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001178:	f7ff ff64 	bl	8001044 <__NVIC_GetPriorityGrouping>
 800117c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	68b9      	ldr	r1, [r7, #8]
 8001182:	6978      	ldr	r0, [r7, #20]
 8001184:	f7ff ffb2 	bl	80010ec <NVIC_EncodePriority>
 8001188:	4602      	mov	r2, r0
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	4611      	mov	r1, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff81 	bl	8001098 <__NVIC_SetPriority>
}
 8001196:	bf00      	nop
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff57 	bl	8001060 <__NVIC_EnableIRQ>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011ba:	b480      	push	{r7}
 80011bc:	b085      	sub	sp, #20
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d008      	beq.n	80011e4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2204      	movs	r2, #4
 80011d6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e020      	b.n	8001226 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f022 020e 	bic.w	r2, r2, #14
 80011f2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f022 0201 	bic.w	r2, r2, #1
 8001202:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2201      	movs	r2, #1
 8001218:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001224:	7bfb      	ldrb	r3, [r7, #15]
}
 8001226:	4618      	mov	r0, r3
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d005      	beq.n	8001254 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2204      	movs	r2, #4
 800124c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	73fb      	strb	r3, [r7, #15]
 8001252:	e051      	b.n	80012f8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f022 020e 	bic.w	r2, r2, #14
 8001262:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f022 0201 	bic.w	r2, r2, #1
 8001272:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a22      	ldr	r2, [pc, #136]	@ (8001304 <HAL_DMA_Abort_IT+0xd4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d029      	beq.n	80012d2 <HAL_DMA_Abort_IT+0xa2>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a21      	ldr	r2, [pc, #132]	@ (8001308 <HAL_DMA_Abort_IT+0xd8>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d022      	beq.n	80012ce <HAL_DMA_Abort_IT+0x9e>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a1f      	ldr	r2, [pc, #124]	@ (800130c <HAL_DMA_Abort_IT+0xdc>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d01a      	beq.n	80012c8 <HAL_DMA_Abort_IT+0x98>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <HAL_DMA_Abort_IT+0xe0>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d012      	beq.n	80012c2 <HAL_DMA_Abort_IT+0x92>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001314 <HAL_DMA_Abort_IT+0xe4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d00a      	beq.n	80012bc <HAL_DMA_Abort_IT+0x8c>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001318 <HAL_DMA_Abort_IT+0xe8>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d102      	bne.n	80012b6 <HAL_DMA_Abort_IT+0x86>
 80012b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80012b4:	e00e      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80012ba:	e00b      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012c0:	e008      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c6:	e005      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012cc:	e002      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012ce:	2310      	movs	r3, #16
 80012d0:	e000      	b.n	80012d4 <HAL_DMA_Abort_IT+0xa4>
 80012d2:	2301      	movs	r3, #1
 80012d4:	4a11      	ldr	r2, [pc, #68]	@ (800131c <HAL_DMA_Abort_IT+0xec>)
 80012d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	4798      	blx	r3
    } 
  }
  return status;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40020008 	.word	0x40020008
 8001308:	4002001c 	.word	0x4002001c
 800130c:	40020030 	.word	0x40020030
 8001310:	40020044 	.word	0x40020044
 8001314:	40020058 	.word	0x40020058
 8001318:	4002006c 	.word	0x4002006c
 800131c:	40020000 	.word	0x40020000

08001320 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001320:	b480      	push	{r7}
 8001322:	b08b      	sub	sp, #44	@ 0x2c
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800132a:	2300      	movs	r3, #0
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001332:	e169      	b.n	8001608 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001334:	2201      	movs	r2, #1
 8001336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	69fa      	ldr	r2, [r7, #28]
 8001344:	4013      	ands	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	429a      	cmp	r2, r3
 800134e:	f040 8158 	bne.w	8001602 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	4a9a      	ldr	r2, [pc, #616]	@ (80015c0 <HAL_GPIO_Init+0x2a0>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d05e      	beq.n	800141a <HAL_GPIO_Init+0xfa>
 800135c:	4a98      	ldr	r2, [pc, #608]	@ (80015c0 <HAL_GPIO_Init+0x2a0>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d875      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 8001362:	4a98      	ldr	r2, [pc, #608]	@ (80015c4 <HAL_GPIO_Init+0x2a4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d058      	beq.n	800141a <HAL_GPIO_Init+0xfa>
 8001368:	4a96      	ldr	r2, [pc, #600]	@ (80015c4 <HAL_GPIO_Init+0x2a4>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d86f      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 800136e:	4a96      	ldr	r2, [pc, #600]	@ (80015c8 <HAL_GPIO_Init+0x2a8>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d052      	beq.n	800141a <HAL_GPIO_Init+0xfa>
 8001374:	4a94      	ldr	r2, [pc, #592]	@ (80015c8 <HAL_GPIO_Init+0x2a8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d869      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 800137a:	4a94      	ldr	r2, [pc, #592]	@ (80015cc <HAL_GPIO_Init+0x2ac>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d04c      	beq.n	800141a <HAL_GPIO_Init+0xfa>
 8001380:	4a92      	ldr	r2, [pc, #584]	@ (80015cc <HAL_GPIO_Init+0x2ac>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d863      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 8001386:	4a92      	ldr	r2, [pc, #584]	@ (80015d0 <HAL_GPIO_Init+0x2b0>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d046      	beq.n	800141a <HAL_GPIO_Init+0xfa>
 800138c:	4a90      	ldr	r2, [pc, #576]	@ (80015d0 <HAL_GPIO_Init+0x2b0>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d85d      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 8001392:	2b12      	cmp	r3, #18
 8001394:	d82a      	bhi.n	80013ec <HAL_GPIO_Init+0xcc>
 8001396:	2b12      	cmp	r3, #18
 8001398:	d859      	bhi.n	800144e <HAL_GPIO_Init+0x12e>
 800139a:	a201      	add	r2, pc, #4	@ (adr r2, 80013a0 <HAL_GPIO_Init+0x80>)
 800139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a0:	0800141b 	.word	0x0800141b
 80013a4:	080013f5 	.word	0x080013f5
 80013a8:	08001407 	.word	0x08001407
 80013ac:	08001449 	.word	0x08001449
 80013b0:	0800144f 	.word	0x0800144f
 80013b4:	0800144f 	.word	0x0800144f
 80013b8:	0800144f 	.word	0x0800144f
 80013bc:	0800144f 	.word	0x0800144f
 80013c0:	0800144f 	.word	0x0800144f
 80013c4:	0800144f 	.word	0x0800144f
 80013c8:	0800144f 	.word	0x0800144f
 80013cc:	0800144f 	.word	0x0800144f
 80013d0:	0800144f 	.word	0x0800144f
 80013d4:	0800144f 	.word	0x0800144f
 80013d8:	0800144f 	.word	0x0800144f
 80013dc:	0800144f 	.word	0x0800144f
 80013e0:	0800144f 	.word	0x0800144f
 80013e4:	080013fd 	.word	0x080013fd
 80013e8:	08001411 	.word	0x08001411
 80013ec:	4a79      	ldr	r2, [pc, #484]	@ (80015d4 <HAL_GPIO_Init+0x2b4>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d013      	beq.n	800141a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013f2:	e02c      	b.n	800144e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	623b      	str	r3, [r7, #32]
          break;
 80013fa:	e029      	b.n	8001450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	3304      	adds	r3, #4
 8001402:	623b      	str	r3, [r7, #32]
          break;
 8001404:	e024      	b.n	8001450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	68db      	ldr	r3, [r3, #12]
 800140a:	3308      	adds	r3, #8
 800140c:	623b      	str	r3, [r7, #32]
          break;
 800140e:	e01f      	b.n	8001450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	330c      	adds	r3, #12
 8001416:	623b      	str	r3, [r7, #32]
          break;
 8001418:	e01a      	b.n	8001450 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d102      	bne.n	8001428 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001422:	2304      	movs	r3, #4
 8001424:	623b      	str	r3, [r7, #32]
          break;
 8001426:	e013      	b.n	8001450 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d105      	bne.n	800143c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001430:	2308      	movs	r3, #8
 8001432:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69fa      	ldr	r2, [r7, #28]
 8001438:	611a      	str	r2, [r3, #16]
          break;
 800143a:	e009      	b.n	8001450 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800143c:	2308      	movs	r3, #8
 800143e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	69fa      	ldr	r2, [r7, #28]
 8001444:	615a      	str	r2, [r3, #20]
          break;
 8001446:	e003      	b.n	8001450 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
          break;
 800144c:	e000      	b.n	8001450 <HAL_GPIO_Init+0x130>
          break;
 800144e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	2bff      	cmp	r3, #255	@ 0xff
 8001454:	d801      	bhi.n	800145a <HAL_GPIO_Init+0x13a>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	e001      	b.n	800145e <HAL_GPIO_Init+0x13e>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	3304      	adds	r3, #4
 800145e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	2bff      	cmp	r3, #255	@ 0xff
 8001464:	d802      	bhi.n	800146c <HAL_GPIO_Init+0x14c>
 8001466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	e002      	b.n	8001472 <HAL_GPIO_Init+0x152>
 800146c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146e:	3b08      	subs	r3, #8
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	210f      	movs	r1, #15
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	fa01 f303 	lsl.w	r3, r1, r3
 8001480:	43db      	mvns	r3, r3
 8001482:	401a      	ands	r2, r3
 8001484:	6a39      	ldr	r1, [r7, #32]
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	fa01 f303 	lsl.w	r3, r1, r3
 800148c:	431a      	orrs	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	f000 80b1 	beq.w	8001602 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014a0:	4b4d      	ldr	r3, [pc, #308]	@ (80015d8 <HAL_GPIO_Init+0x2b8>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	4a4c      	ldr	r2, [pc, #304]	@ (80015d8 <HAL_GPIO_Init+0x2b8>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6193      	str	r3, [r2, #24]
 80014ac:	4b4a      	ldr	r3, [pc, #296]	@ (80015d8 <HAL_GPIO_Init+0x2b8>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014b8:	4a48      	ldr	r2, [pc, #288]	@ (80015dc <HAL_GPIO_Init+0x2bc>)
 80014ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	220f      	movs	r2, #15
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	4013      	ands	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a40      	ldr	r2, [pc, #256]	@ (80015e0 <HAL_GPIO_Init+0x2c0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d013      	beq.n	800150c <HAL_GPIO_Init+0x1ec>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a3f      	ldr	r2, [pc, #252]	@ (80015e4 <HAL_GPIO_Init+0x2c4>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d00d      	beq.n	8001508 <HAL_GPIO_Init+0x1e8>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a3e      	ldr	r2, [pc, #248]	@ (80015e8 <HAL_GPIO_Init+0x2c8>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d007      	beq.n	8001504 <HAL_GPIO_Init+0x1e4>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4a3d      	ldr	r2, [pc, #244]	@ (80015ec <HAL_GPIO_Init+0x2cc>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d101      	bne.n	8001500 <HAL_GPIO_Init+0x1e0>
 80014fc:	2303      	movs	r3, #3
 80014fe:	e006      	b.n	800150e <HAL_GPIO_Init+0x1ee>
 8001500:	2304      	movs	r3, #4
 8001502:	e004      	b.n	800150e <HAL_GPIO_Init+0x1ee>
 8001504:	2302      	movs	r3, #2
 8001506:	e002      	b.n	800150e <HAL_GPIO_Init+0x1ee>
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <HAL_GPIO_Init+0x1ee>
 800150c:	2300      	movs	r3, #0
 800150e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001510:	f002 0203 	and.w	r2, r2, #3
 8001514:	0092      	lsls	r2, r2, #2
 8001516:	4093      	lsls	r3, r2
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	4313      	orrs	r3, r2
 800151c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800151e:	492f      	ldr	r1, [pc, #188]	@ (80015dc <HAL_GPIO_Init+0x2bc>)
 8001520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001522:	089b      	lsrs	r3, r3, #2
 8001524:	3302      	adds	r3, #2
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d006      	beq.n	8001546 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001538:	4b2d      	ldr	r3, [pc, #180]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	492c      	ldr	r1, [pc, #176]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	4313      	orrs	r3, r2
 8001542:	608b      	str	r3, [r1, #8]
 8001544:	e006      	b.n	8001554 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001546:	4b2a      	ldr	r3, [pc, #168]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001548:	689a      	ldr	r2, [r3, #8]
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	43db      	mvns	r3, r3
 800154e:	4928      	ldr	r1, [pc, #160]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001550:	4013      	ands	r3, r2
 8001552:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d006      	beq.n	800156e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001560:	4b23      	ldr	r3, [pc, #140]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	4922      	ldr	r1, [pc, #136]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	4313      	orrs	r3, r2
 800156a:	60cb      	str	r3, [r1, #12]
 800156c:	e006      	b.n	800157c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800156e:	4b20      	ldr	r3, [pc, #128]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001570:	68da      	ldr	r2, [r3, #12]
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	43db      	mvns	r3, r3
 8001576:	491e      	ldr	r1, [pc, #120]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001578:	4013      	ands	r3, r2
 800157a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d006      	beq.n	8001596 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001588:	4b19      	ldr	r3, [pc, #100]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	4918      	ldr	r1, [pc, #96]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	4313      	orrs	r3, r2
 8001592:	604b      	str	r3, [r1, #4]
 8001594:	e006      	b.n	80015a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001596:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	43db      	mvns	r3, r3
 800159e:	4914      	ldr	r1, [pc, #80]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 80015a0:	4013      	ands	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d021      	beq.n	80015f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	490e      	ldr	r1, [pc, #56]	@ (80015f0 <HAL_GPIO_Init+0x2d0>)
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
 80015bc:	e021      	b.n	8001602 <HAL_GPIO_Init+0x2e2>
 80015be:	bf00      	nop
 80015c0:	10320000 	.word	0x10320000
 80015c4:	10310000 	.word	0x10310000
 80015c8:	10220000 	.word	0x10220000
 80015cc:	10210000 	.word	0x10210000
 80015d0:	10120000 	.word	0x10120000
 80015d4:	10110000 	.word	0x10110000
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010000 	.word	0x40010000
 80015e0:	40010800 	.word	0x40010800
 80015e4:	40010c00 	.word	0x40010c00
 80015e8:	40011000 	.word	0x40011000
 80015ec:	40011400 	.word	0x40011400
 80015f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <HAL_GPIO_Init+0x304>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	43db      	mvns	r3, r3
 80015fc:	4909      	ldr	r1, [pc, #36]	@ (8001624 <HAL_GPIO_Init+0x304>)
 80015fe:	4013      	ands	r3, r2
 8001600:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	3301      	adds	r3, #1
 8001606:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160e:	fa22 f303 	lsr.w	r3, r2, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	f47f ae8e 	bne.w	8001334 <HAL_GPIO_Init+0x14>
  }
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	372c      	adds	r7, #44	@ 0x2c
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	40010400 	.word	0x40010400

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	611a      	str	r2, [r3, #16]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001664:	695a      	ldr	r2, [r3, #20]
 8001666:	88fb      	ldrh	r3, [r7, #6]
 8001668:	4013      	ands	r3, r2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d006      	beq.n	800167c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800166e:	4a05      	ldr	r2, [pc, #20]	@ (8001684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001674:	88fb      	ldrh	r3, [r7, #6]
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f806 	bl	8001688 <HAL_GPIO_EXTI_Callback>
  }
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40010400 	.word	0x40010400

08001688 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e12b      	b.n	8001906 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d106      	bne.n	80016c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff faae 	bl	8000c24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2224      	movs	r2, #36	@ 0x24
 80016cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0201 	bic.w	r2, r2, #1
 80016de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80016fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001700:	f001 f83e 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8001704:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4a81      	ldr	r2, [pc, #516]	@ (8001910 <HAL_I2C_Init+0x274>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d807      	bhi.n	8001720 <HAL_I2C_Init+0x84>
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4a80      	ldr	r2, [pc, #512]	@ (8001914 <HAL_I2C_Init+0x278>)
 8001714:	4293      	cmp	r3, r2
 8001716:	bf94      	ite	ls
 8001718:	2301      	movls	r3, #1
 800171a:	2300      	movhi	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	e006      	b.n	800172e <HAL_I2C_Init+0x92>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4a7d      	ldr	r2, [pc, #500]	@ (8001918 <HAL_I2C_Init+0x27c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	bf94      	ite	ls
 8001728:	2301      	movls	r3, #1
 800172a:	2300      	movhi	r3, #0
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e0e7      	b.n	8001906 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	4a78      	ldr	r2, [pc, #480]	@ (800191c <HAL_I2C_Init+0x280>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	0c9b      	lsrs	r3, r3, #18
 8001740:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	68ba      	ldr	r2, [r7, #8]
 8001752:	430a      	orrs	r2, r1
 8001754:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	4a6a      	ldr	r2, [pc, #424]	@ (8001910 <HAL_I2C_Init+0x274>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d802      	bhi.n	8001770 <HAL_I2C_Init+0xd4>
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	3301      	adds	r3, #1
 800176e:	e009      	b.n	8001784 <HAL_I2C_Init+0xe8>
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001776:	fb02 f303 	mul.w	r3, r2, r3
 800177a:	4a69      	ldr	r2, [pc, #420]	@ (8001920 <HAL_I2C_Init+0x284>)
 800177c:	fba2 2303 	umull	r2, r3, r2, r3
 8001780:	099b      	lsrs	r3, r3, #6
 8001782:	3301      	adds	r3, #1
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6812      	ldr	r2, [r2, #0]
 8001788:	430b      	orrs	r3, r1
 800178a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001796:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	495c      	ldr	r1, [pc, #368]	@ (8001910 <HAL_I2C_Init+0x274>)
 80017a0:	428b      	cmp	r3, r1
 80017a2:	d819      	bhi.n	80017d8 <HAL_I2C_Init+0x13c>
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	1e59      	subs	r1, r3, #1
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80017b2:	1c59      	adds	r1, r3, #1
 80017b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80017b8:	400b      	ands	r3, r1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00a      	beq.n	80017d4 <HAL_I2C_Init+0x138>
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1e59      	subs	r1, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80017cc:	3301      	adds	r3, #1
 80017ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d2:	e051      	b.n	8001878 <HAL_I2C_Init+0x1dc>
 80017d4:	2304      	movs	r3, #4
 80017d6:	e04f      	b.n	8001878 <HAL_I2C_Init+0x1dc>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d111      	bne.n	8001804 <HAL_I2C_Init+0x168>
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1e58      	subs	r0, r3, #1
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6859      	ldr	r1, [r3, #4]
 80017e8:	460b      	mov	r3, r1
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	440b      	add	r3, r1
 80017ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80017f2:	3301      	adds	r3, #1
 80017f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	bf0c      	ite	eq
 80017fc:	2301      	moveq	r3, #1
 80017fe:	2300      	movne	r3, #0
 8001800:	b2db      	uxtb	r3, r3
 8001802:	e012      	b.n	800182a <HAL_I2C_Init+0x18e>
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	1e58      	subs	r0, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6859      	ldr	r1, [r3, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	440b      	add	r3, r1
 8001812:	0099      	lsls	r1, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	fbb0 f3f3 	udiv	r3, r0, r3
 800181a:	3301      	adds	r3, #1
 800181c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf0c      	ite	eq
 8001824:	2301      	moveq	r3, #1
 8001826:	2300      	movne	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_I2C_Init+0x196>
 800182e:	2301      	movs	r3, #1
 8001830:	e022      	b.n	8001878 <HAL_I2C_Init+0x1dc>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10e      	bne.n	8001858 <HAL_I2C_Init+0x1bc>
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	1e58      	subs	r0, r3, #1
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6859      	ldr	r1, [r3, #4]
 8001842:	460b      	mov	r3, r1
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	440b      	add	r3, r1
 8001848:	fbb0 f3f3 	udiv	r3, r0, r3
 800184c:	3301      	adds	r3, #1
 800184e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001856:	e00f      	b.n	8001878 <HAL_I2C_Init+0x1dc>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1e58      	subs	r0, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6859      	ldr	r1, [r3, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	0099      	lsls	r1, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	fbb0 f3f3 	udiv	r3, r0, r3
 800186e:	3301      	adds	r3, #1
 8001870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001874:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	6809      	ldr	r1, [r1, #0]
 800187c:	4313      	orrs	r3, r2
 800187e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	69da      	ldr	r2, [r3, #28]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a1b      	ldr	r3, [r3, #32]
 8001892:	431a      	orrs	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	430a      	orrs	r2, r1
 800189a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80018a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6911      	ldr	r1, [r2, #16]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	68d2      	ldr	r2, [r2, #12]
 80018b2:	4311      	orrs	r1, r2
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	430b      	orrs	r3, r1
 80018ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695a      	ldr	r2, [r3, #20]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2220      	movs	r2, #32
 80018f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	000186a0 	.word	0x000186a0
 8001914:	001e847f 	.word	0x001e847f
 8001918:	003d08ff 	.word	0x003d08ff
 800191c:	431bde83 	.word	0x431bde83
 8001920:	10624dd3 	.word	0x10624dd3

08001924 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af02      	add	r7, sp, #8
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	607a      	str	r2, [r7, #4]
 800192e:	461a      	mov	r2, r3
 8001930:	460b      	mov	r3, r1
 8001932:	817b      	strh	r3, [r7, #10]
 8001934:	4613      	mov	r3, r2
 8001936:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001938:	f7ff fb32 	bl	8000fa0 <HAL_GetTick>
 800193c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b20      	cmp	r3, #32
 8001948:	f040 80e0 	bne.w	8001b0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2319      	movs	r3, #25
 8001952:	2201      	movs	r2, #1
 8001954:	4970      	ldr	r1, [pc, #448]	@ (8001b18 <HAL_I2C_Master_Transmit+0x1f4>)
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	f000 f964 	bl	8001c24 <I2C_WaitOnFlagUntilTimeout>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001962:	2302      	movs	r3, #2
 8001964:	e0d3      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800196c:	2b01      	cmp	r3, #1
 800196e:	d101      	bne.n	8001974 <HAL_I2C_Master_Transmit+0x50>
 8001970:	2302      	movs	r3, #2
 8001972:	e0cc      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b01      	cmp	r3, #1
 8001988:	d007      	beq.n	800199a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f042 0201 	orr.w	r2, r2, #1
 8001998:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2221      	movs	r2, #33	@ 0x21
 80019ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2210      	movs	r2, #16
 80019b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2200      	movs	r2, #0
 80019be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	893a      	ldrh	r2, [r7, #8]
 80019ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4a50      	ldr	r2, [pc, #320]	@ (8001b1c <HAL_I2C_Master_Transmit+0x1f8>)
 80019da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80019dc:	8979      	ldrh	r1, [r7, #10]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	6a3a      	ldr	r2, [r7, #32]
 80019e2:	68f8      	ldr	r0, [r7, #12]
 80019e4:	f000 f89c 	bl	8001b20 <I2C_MasterRequestWrite>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e08d      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	695b      	ldr	r3, [r3, #20]
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001a08:	e066      	b.n	8001ad8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	6a39      	ldr	r1, [r7, #32]
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	f000 fa22 	bl	8001e58 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00d      	beq.n	8001a36 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d107      	bne.n	8001a32 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e06b      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3a:	781a      	ldrb	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a46:	1c5a      	adds	r2, r3, #1
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	3b01      	subs	r3, #1
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b04      	cmp	r3, #4
 8001a72:	d11b      	bne.n	8001aac <HAL_I2C_Master_Transmit+0x188>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d017      	beq.n	8001aac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a80:	781a      	ldrb	r2, [r3, #0]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	6a39      	ldr	r1, [r7, #32]
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f000 fa19 	bl	8001ee8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d00d      	beq.n	8001ad8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d107      	bne.n	8001ad4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ad2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e01a      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d194      	bne.n	8001a0a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001aee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2220      	movs	r2, #32
 8001af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e000      	b.n	8001b0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001b0c:	2302      	movs	r3, #2
  }
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	00100002 	.word	0x00100002
 8001b1c:	ffff0000 	.word	0xffff0000

08001b20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d006      	beq.n	8001b4a <I2C_MasterRequestWrite+0x2a>
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d003      	beq.n	8001b4a <I2C_MasterRequestWrite+0x2a>
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001b48:	d108      	bne.n	8001b5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	e00b      	b.n	8001b74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b60:	2b12      	cmp	r3, #18
 8001b62:	d107      	bne.n	8001b74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	f000 f84f 	bl	8001c24 <I2C_WaitOnFlagUntilTimeout>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d00d      	beq.n	8001ba8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b9a:	d103      	bne.n	8001ba4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ba2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e035      	b.n	8001c14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001bb0:	d108      	bne.n	8001bc4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001bb2:	897b      	ldrh	r3, [r7, #10]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001bc0:	611a      	str	r2, [r3, #16]
 8001bc2:	e01b      	b.n	8001bfc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001bc4:	897b      	ldrh	r3, [r7, #10]
 8001bc6:	11db      	asrs	r3, r3, #7
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	f003 0306 	and.w	r3, r3, #6
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	f063 030f 	orn	r3, r3, #15
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	490e      	ldr	r1, [pc, #56]	@ (8001c1c <I2C_MasterRequestWrite+0xfc>)
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f898 	bl	8001d18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e010      	b.n	8001c14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001bf2:	897b      	ldrh	r3, [r7, #10]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	4907      	ldr	r1, [pc, #28]	@ (8001c20 <I2C_MasterRequestWrite+0x100>)
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 f888 	bl	8001d18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	00010008 	.word	0x00010008
 8001c20:	00010002 	.word	0x00010002

08001c24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	4613      	mov	r3, r2
 8001c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c34:	e048      	b.n	8001cc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d044      	beq.n	8001cc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c3e:	f7ff f9af 	bl	8000fa0 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	683a      	ldr	r2, [r7, #0]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d302      	bcc.n	8001c54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d139      	bne.n	8001cc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	0c1b      	lsrs	r3, r3, #16
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d10d      	bne.n	8001c7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	43da      	mvns	r2, r3
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	bf0c      	ite	eq
 8001c70:	2301      	moveq	r3, #1
 8001c72:	2300      	movne	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	e00c      	b.n	8001c94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	43da      	mvns	r2, r3
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	4013      	ands	r3, r2
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	bf0c      	ite	eq
 8001c8c:	2301      	moveq	r3, #1
 8001c8e:	2300      	movne	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d116      	bne.n	8001cc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	f043 0220 	orr.w	r2, r3, #32
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e023      	b.n	8001d10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	0c1b      	lsrs	r3, r3, #16
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d10d      	bne.n	8001cee <I2C_WaitOnFlagUntilTimeout+0xca>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	43da      	mvns	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	bf0c      	ite	eq
 8001ce4:	2301      	moveq	r3, #1
 8001ce6:	2300      	movne	r3, #0
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	e00c      	b.n	8001d08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	43da      	mvns	r2, r3
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	bf0c      	ite	eq
 8001d00:	2301      	moveq	r3, #1
 8001d02:	2300      	movne	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d093      	beq.n	8001c36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
 8001d24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d26:	e071      	b.n	8001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d123      	bne.n	8001d80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2200      	movs	r2, #0
 8001d56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2220      	movs	r2, #32
 8001d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	f043 0204 	orr.w	r2, r3, #4
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e067      	b.n	8001e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d86:	d041      	beq.n	8001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d88:	f7ff f90a 	bl	8000fa0 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d302      	bcc.n	8001d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d136      	bne.n	8001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	0c1b      	lsrs	r3, r3, #16
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d10c      	bne.n	8001dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	43da      	mvns	r2, r3
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	4013      	ands	r3, r2
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	bf14      	ite	ne
 8001dba:	2301      	movne	r3, #1
 8001dbc:	2300      	moveq	r3, #0
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	e00b      	b.n	8001dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	43da      	mvns	r2, r3
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	bf14      	ite	ne
 8001dd4:	2301      	movne	r3, #1
 8001dd6:	2300      	moveq	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d016      	beq.n	8001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2220      	movs	r2, #32
 8001de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	f043 0220 	orr.w	r2, r3, #32
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e021      	b.n	8001e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	0c1b      	lsrs	r3, r3, #16
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d10c      	bne.n	8001e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	43da      	mvns	r2, r3
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	4013      	ands	r3, r2
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	bf14      	ite	ne
 8001e28:	2301      	movne	r3, #1
 8001e2a:	2300      	moveq	r3, #0
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	e00b      	b.n	8001e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	43da      	mvns	r2, r3
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	bf14      	ite	ne
 8001e42:	2301      	movne	r3, #1
 8001e44:	2300      	moveq	r3, #0
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f47f af6d 	bne.w	8001d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e64:	e034      	b.n	8001ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f000 f886 	bl	8001f78 <I2C_IsAcknowledgeFailed>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e034      	b.n	8001ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7c:	d028      	beq.n	8001ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e7e:	f7ff f88f 	bl	8000fa0 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d302      	bcc.n	8001e94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d11d      	bne.n	8001ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ea0:	d016      	beq.n	8001ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	f043 0220 	orr.w	r2, r3, #32
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e007      	b.n	8001ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eda:	2b80      	cmp	r3, #128	@ 0x80
 8001edc:	d1c3      	bne.n	8001e66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ef4:	e034      	b.n	8001f60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f000 f83e 	bl	8001f78 <I2C_IsAcknowledgeFailed>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e034      	b.n	8001f70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d028      	beq.n	8001f60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f0e:	f7ff f847 	bl	8000fa0 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d302      	bcc.n	8001f24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d11d      	bne.n	8001f60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d016      	beq.n	8001f60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	f043 0220 	orr.w	r2, r3, #32
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e007      	b.n	8001f70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f003 0304 	and.w	r3, r3, #4
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d1c3      	bne.n	8001ef6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8e:	d11b      	bne.n	8001fc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001f98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	f043 0204 	orr.w	r2, r3, #4
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e000      	b.n	8001fca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001fd8:	4b03      	ldr	r3, [pc, #12]	@ (8001fe8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	420e0020 	.word	0x420e0020

08001fec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e272      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 8087 	beq.w	800211a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800200c:	4b92      	ldr	r3, [pc, #584]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b04      	cmp	r3, #4
 8002016:	d00c      	beq.n	8002032 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002018:	4b8f      	ldr	r3, [pc, #572]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 030c 	and.w	r3, r3, #12
 8002020:	2b08      	cmp	r3, #8
 8002022:	d112      	bne.n	800204a <HAL_RCC_OscConfig+0x5e>
 8002024:	4b8c      	ldr	r3, [pc, #560]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002030:	d10b      	bne.n	800204a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002032:	4b89      	ldr	r3, [pc, #548]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d06c      	beq.n	8002118 <HAL_RCC_OscConfig+0x12c>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d168      	bne.n	8002118 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e24c      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002052:	d106      	bne.n	8002062 <HAL_RCC_OscConfig+0x76>
 8002054:	4b80      	ldr	r3, [pc, #512]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a7f      	ldr	r2, [pc, #508]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800205a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	e02e      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10c      	bne.n	8002084 <HAL_RCC_OscConfig+0x98>
 800206a:	4b7b      	ldr	r3, [pc, #492]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a7a      	ldr	r2, [pc, #488]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002074:	6013      	str	r3, [r2, #0]
 8002076:	4b78      	ldr	r3, [pc, #480]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a77      	ldr	r2, [pc, #476]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800207c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	e01d      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0xbc>
 800208e:	4b72      	ldr	r3, [pc, #456]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a71      	ldr	r2, [pc, #452]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002094:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	4b6f      	ldr	r3, [pc, #444]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a6e      	ldr	r2, [pc, #440]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e00b      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 80020a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	4b68      	ldr	r3, [pc, #416]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a67      	ldr	r2, [pc, #412]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7fe ff6a 	bl	8000fa0 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7fe ff66 	bl	8000fa0 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	@ 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e200      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0f0      	beq.n	80020d0 <HAL_RCC_OscConfig+0xe4>
 80020ee:	e014      	b.n	800211a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7fe ff56 	bl	8000fa0 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f8:	f7fe ff52 	bl	8000fa0 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b64      	cmp	r3, #100	@ 0x64
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1ec      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800210a:	4b53      	ldr	r3, [pc, #332]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x10c>
 8002116:	e000      	b.n	800211a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d063      	beq.n	80021ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002126:	4b4c      	ldr	r3, [pc, #304]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00b      	beq.n	800214a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002132:	4b49      	ldr	r3, [pc, #292]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 030c 	and.w	r3, r3, #12
 800213a:	2b08      	cmp	r3, #8
 800213c:	d11c      	bne.n	8002178 <HAL_RCC_OscConfig+0x18c>
 800213e:	4b46      	ldr	r3, [pc, #280]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d116      	bne.n	8002178 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	4b43      	ldr	r3, [pc, #268]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_RCC_OscConfig+0x176>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d001      	beq.n	8002162 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e1c0      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002162:	4b3d      	ldr	r3, [pc, #244]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4939      	ldr	r1, [pc, #228]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002172:	4313      	orrs	r3, r2
 8002174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002176:	e03a      	b.n	80021ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d020      	beq.n	80021c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002180:	4b36      	ldr	r3, [pc, #216]	@ (800225c <HAL_RCC_OscConfig+0x270>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002186:	f7fe ff0b 	bl	8000fa0 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218e:	f7fe ff07 	bl	8000fa0 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e1a1      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	4927      	ldr	r1, [pc, #156]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	600b      	str	r3, [r1, #0]
 80021c0:	e015      	b.n	80021ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c2:	4b26      	ldr	r3, [pc, #152]	@ (800225c <HAL_RCC_OscConfig+0x270>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c8:	f7fe feea 	bl	8000fa0 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d0:	f7fe fee6 	bl	8000fa0 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e180      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d03a      	beq.n	8002270 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d019      	beq.n	8002236 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002202:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <HAL_RCC_OscConfig+0x274>)
 8002204:	2201      	movs	r2, #1
 8002206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002208:	f7fe feca 	bl	8000fa0 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002210:	f7fe fec6 	bl	8000fa0 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e160      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002222:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800222e:	2001      	movs	r0, #1
 8002230:	f000 fafe 	bl	8002830 <RCC_Delay>
 8002234:	e01c      	b.n	8002270 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002236:	4b0a      	ldr	r3, [pc, #40]	@ (8002260 <HAL_RCC_OscConfig+0x274>)
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223c:	f7fe feb0 	bl	8000fa0 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002242:	e00f      	b.n	8002264 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002244:	f7fe feac 	bl	8000fa0 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d908      	bls.n	8002264 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e146      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	42420000 	.word	0x42420000
 8002260:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002264:	4b92      	ldr	r3, [pc, #584]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1e9      	bne.n	8002244 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0304 	and.w	r3, r3, #4
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 80a6 	beq.w	80023ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800227e:	2300      	movs	r3, #0
 8002280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002282:	4b8b      	ldr	r3, [pc, #556]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10d      	bne.n	80022aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800228e:	4b88      	ldr	r3, [pc, #544]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4a87      	ldr	r2, [pc, #540]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002298:	61d3      	str	r3, [r2, #28]
 800229a:	4b85      	ldr	r3, [pc, #532]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a6:	2301      	movs	r3, #1
 80022a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022aa:	4b82      	ldr	r3, [pc, #520]	@ (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d118      	bne.n	80022e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b6:	4b7f      	ldr	r3, [pc, #508]	@ (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a7e      	ldr	r2, [pc, #504]	@ (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c2:	f7fe fe6d 	bl	8000fa0 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7fe fe69 	bl	8000fa0 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b64      	cmp	r3, #100	@ 0x64
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e103      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	4b75      	ldr	r3, [pc, #468]	@ (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x312>
 80022f0:	4b6f      	ldr	r3, [pc, #444]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	4a6e      	ldr	r2, [pc, #440]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6213      	str	r3, [r2, #32]
 80022fc:	e02d      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10c      	bne.n	8002320 <HAL_RCC_OscConfig+0x334>
 8002306:	4b6a      	ldr	r3, [pc, #424]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a69      	ldr	r2, [pc, #420]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	6213      	str	r3, [r2, #32]
 8002312:	4b67      	ldr	r3, [pc, #412]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	4a66      	ldr	r2, [pc, #408]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	f023 0304 	bic.w	r3, r3, #4
 800231c:	6213      	str	r3, [r2, #32]
 800231e:	e01c      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b05      	cmp	r3, #5
 8002326:	d10c      	bne.n	8002342 <HAL_RCC_OscConfig+0x356>
 8002328:	4b61      	ldr	r3, [pc, #388]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	4a60      	ldr	r2, [pc, #384]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	f043 0304 	orr.w	r3, r3, #4
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	4b5e      	ldr	r3, [pc, #376]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	4a5d      	ldr	r2, [pc, #372]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	6213      	str	r3, [r2, #32]
 8002340:	e00b      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 8002342:	4b5b      	ldr	r3, [pc, #364]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	4a5a      	ldr	r2, [pc, #360]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	f023 0301 	bic.w	r3, r3, #1
 800234c:	6213      	str	r3, [r2, #32]
 800234e:	4b58      	ldr	r3, [pc, #352]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	4a57      	ldr	r2, [pc, #348]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	f023 0304 	bic.w	r3, r3, #4
 8002358:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d015      	beq.n	800238e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7fe fe1d 	bl	8000fa0 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236a:	f7fe fe19 	bl	8000fa0 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e0b1      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002380:	4b4b      	ldr	r3, [pc, #300]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0ee      	beq.n	800236a <HAL_RCC_OscConfig+0x37e>
 800238c:	e014      	b.n	80023b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238e:	f7fe fe07 	bl	8000fa0 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002394:	e00a      	b.n	80023ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002396:	f7fe fe03 	bl	8000fa0 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e09b      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ac:	4b40      	ldr	r3, [pc, #256]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1ee      	bne.n	8002396 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d105      	bne.n	80023ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023be:	4b3c      	ldr	r3, [pc, #240]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	4a3b      	ldr	r2, [pc, #236]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 8087 	beq.w	80024e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d4:	4b36      	ldr	r3, [pc, #216]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 030c 	and.w	r3, r3, #12
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d061      	beq.n	80024a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d146      	bne.n	8002476 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e8:	4b33      	ldr	r3, [pc, #204]	@ (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ee:	f7fe fdd7 	bl	8000fa0 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023f4:	e008      	b.n	8002408 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f6:	f7fe fdd3 	bl	8000fa0 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d901      	bls.n	8002408 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e06d      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002408:	4b29      	ldr	r3, [pc, #164]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1f0      	bne.n	80023f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800241c:	d108      	bne.n	8002430 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800241e:	4b24      	ldr	r3, [pc, #144]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	4921      	ldr	r1, [pc, #132]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	4313      	orrs	r3, r2
 800242e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002430:	4b1f      	ldr	r3, [pc, #124]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a19      	ldr	r1, [r3, #32]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002440:	430b      	orrs	r3, r1
 8002442:	491b      	ldr	r1, [pc, #108]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002444:	4313      	orrs	r3, r2
 8002446:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002448:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 800244a:	2201      	movs	r2, #1
 800244c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244e:	f7fe fda7 	bl	8000fa0 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002456:	f7fe fda3 	bl	8000fa0 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e03d      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002468:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0f0      	beq.n	8002456 <HAL_RCC_OscConfig+0x46a>
 8002474:	e035      	b.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002476:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7fe fd90 	bl	8000fa0 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002484:	f7fe fd8c 	bl	8000fa0 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e026      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002496:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0x498>
 80024a2:	e01e      	b.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e019      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40007000 	.word	0x40007000
 80024b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024bc:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <HAL_RCC_OscConfig+0x500>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d106      	bne.n	80024de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	429a      	cmp	r2, r3
 80024dc:	d001      	beq.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40021000 	.word	0x40021000

080024f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0d0      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002504:	4b6a      	ldr	r3, [pc, #424]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d910      	bls.n	8002534 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b67      	ldr	r3, [pc, #412]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 0207 	bic.w	r2, r3, #7
 800251a:	4965      	ldr	r1, [pc, #404]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b63      	ldr	r3, [pc, #396]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0b8      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d020      	beq.n	8002582 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800254c:	4b59      	ldr	r3, [pc, #356]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a58      	ldr	r2, [pc, #352]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002556:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002564:	4b53      	ldr	r3, [pc, #332]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	4a52      	ldr	r2, [pc, #328]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800256a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800256e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002570:	4b50      	ldr	r3, [pc, #320]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	494d      	ldr	r1, [pc, #308]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	4313      	orrs	r3, r2
 8002580:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d040      	beq.n	8002610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	4b47      	ldr	r3, [pc, #284]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d115      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ae:	4b41      	ldr	r3, [pc, #260]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d109      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e073      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025be:	4b3d      	ldr	r3, [pc, #244]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e06b      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ce:	4b39      	ldr	r3, [pc, #228]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f023 0203 	bic.w	r2, r3, #3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4936      	ldr	r1, [pc, #216]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025e0:	f7fe fcde 	bl	8000fa0 <HAL_GetTick>
 80025e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e8:	f7fe fcda 	bl	8000fa0 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e053      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	4b2d      	ldr	r3, [pc, #180]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 020c 	and.w	r2, r3, #12
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	429a      	cmp	r2, r3
 800260e:	d1eb      	bne.n	80025e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002610:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d210      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f023 0207 	bic.w	r2, r3, #7
 8002626:	4922      	ldr	r1, [pc, #136]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	4313      	orrs	r3, r2
 800262c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e032      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800264c:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4916      	ldr	r1, [pc, #88]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	4313      	orrs	r3, r2
 800265c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	490e      	ldr	r1, [pc, #56]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800267e:	f000 f821 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8002682:	4602      	mov	r2, r0
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	490a      	ldr	r1, [pc, #40]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002690:	5ccb      	ldrb	r3, [r1, r3]
 8002692:	fa22 f303 	lsr.w	r3, r2, r3
 8002696:	4a09      	ldr	r2, [pc, #36]	@ (80026bc <HAL_RCC_ClockConfig+0x1cc>)
 8002698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <HAL_RCC_ClockConfig+0x1d0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe fb76 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40022000 	.word	0x40022000
 80026b4:	40021000 	.word	0x40021000
 80026b8:	08006bf8 	.word	0x08006bf8
 80026bc:	2000001c 	.word	0x2000001c
 80026c0:	20000020 	.word	0x20000020

080026c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	2300      	movs	r3, #0
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	2300      	movs	r3, #0
 80026d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026de:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <HAL_RCC_GetSysClockFreq+0x94>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 030c 	and.w	r3, r3, #12
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d002      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0x30>
 80026ee:	2b08      	cmp	r3, #8
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_GetSysClockFreq+0x36>
 80026f2:	e027      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026f4:	4b19      	ldr	r3, [pc, #100]	@ (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 80026f6:	613b      	str	r3, [r7, #16]
      break;
 80026f8:	e027      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	0c9b      	lsrs	r3, r3, #18
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	4a17      	ldr	r2, [pc, #92]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002704:	5cd3      	ldrb	r3, [r2, r3]
 8002706:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d010      	beq.n	8002734 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002712:	4b11      	ldr	r3, [pc, #68]	@ (8002758 <HAL_RCC_GetSysClockFreq+0x94>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	0c5b      	lsrs	r3, r3, #17
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	4a11      	ldr	r2, [pc, #68]	@ (8002764 <HAL_RCC_GetSysClockFreq+0xa0>)
 800271e:	5cd3      	ldrb	r3, [r2, r3]
 8002720:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a0d      	ldr	r2, [pc, #52]	@ (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 8002726:	fb03 f202 	mul.w	r2, r3, r2
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	e004      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a0c      	ldr	r2, [pc, #48]	@ (8002768 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002738:	fb02 f303 	mul.w	r3, r2, r3
 800273c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	613b      	str	r3, [r7, #16]
      break;
 8002742:	e002      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002744:	4b05      	ldr	r3, [pc, #20]	@ (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 8002746:	613b      	str	r3, [r7, #16]
      break;
 8002748:	bf00      	nop
    }
  }
  return sysclockfreq;
 800274a:	693b      	ldr	r3, [r7, #16]
}
 800274c:	4618      	mov	r0, r3
 800274e:	371c      	adds	r7, #28
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000
 800275c:	007a1200 	.word	0x007a1200
 8002760:	08006c10 	.word	0x08006c10
 8002764:	08006c20 	.word	0x08006c20
 8002768:	003d0900 	.word	0x003d0900

0800276c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002770:	4b02      	ldr	r3, [pc, #8]	@ (800277c <HAL_RCC_GetHCLKFreq+0x10>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	2000001c 	.word	0x2000001c

08002780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002784:	f7ff fff2 	bl	800276c <HAL_RCC_GetHCLKFreq>
 8002788:	4602      	mov	r2, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	0a1b      	lsrs	r3, r3, #8
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4903      	ldr	r1, [pc, #12]	@ (80027a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002796:	5ccb      	ldrb	r3, [r1, r3]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	08006c08 	.word	0x08006c08

080027a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027ac:	f7ff ffde 	bl	800276c <HAL_RCC_GetHCLKFreq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	0adb      	lsrs	r3, r3, #11
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4903      	ldr	r1, [pc, #12]	@ (80027cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027be:	5ccb      	ldrb	r3, [r1, r3]
 80027c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000
 80027cc:	08006c08 	.word	0x08006c08

080027d0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	220f      	movs	r2, #15
 80027de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <HAL_RCC_GetClockConfig+0x58>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0203 	and.w	r2, r3, #3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80027ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002828 <HAL_RCC_GetClockConfig+0x58>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80027f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <HAL_RCC_GetClockConfig+0x58>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002804:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <HAL_RCC_GetClockConfig+0x58>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	08db      	lsrs	r3, r3, #3
 800280a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002812:	4b06      	ldr	r3, [pc, #24]	@ (800282c <HAL_RCC_GetClockConfig+0x5c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0207 	and.w	r2, r3, #7
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	40021000 	.word	0x40021000
 800282c:	40022000 	.word	0x40022000

08002830 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002838:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <RCC_Delay+0x34>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a0a      	ldr	r2, [pc, #40]	@ (8002868 <RCC_Delay+0x38>)
 800283e:	fba2 2303 	umull	r2, r3, r2, r3
 8002842:	0a5b      	lsrs	r3, r3, #9
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	fb02 f303 	mul.w	r3, r2, r3
 800284a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800284c:	bf00      	nop
  }
  while (Delay --);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1e5a      	subs	r2, r3, #1
 8002852:	60fa      	str	r2, [r7, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1f9      	bne.n	800284c <RCC_Delay+0x1c>
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr
 8002864:	2000001c 	.word	0x2000001c
 8002868:	10624dd3 	.word	0x10624dd3

0800286c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d07d      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002888:	2300      	movs	r3, #0
 800288a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800288c:	4b4f      	ldr	r3, [pc, #316]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800288e:	69db      	ldr	r3, [r3, #28]
 8002890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10d      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002898:	4b4c      	ldr	r3, [pc, #304]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	4a4b      	ldr	r2, [pc, #300]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800289e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a2:	61d3      	str	r3, [r2, #28]
 80028a4:	4b49      	ldr	r3, [pc, #292]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a6:	69db      	ldr	r3, [r3, #28]
 80028a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028b0:	2301      	movs	r3, #1
 80028b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b4:	4b46      	ldr	r3, [pc, #280]	@ (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d118      	bne.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028c0:	4b43      	ldr	r3, [pc, #268]	@ (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a42      	ldr	r2, [pc, #264]	@ (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028cc:	f7fe fb68 	bl	8000fa0 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d2:	e008      	b.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d4:	f7fe fb64 	bl	8000fa0 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e06d      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e6:	4b3a      	ldr	r3, [pc, #232]	@ (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028f2:	4b36      	ldr	r3, [pc, #216]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d02e      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	429a      	cmp	r2, r3
 800290e:	d027      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002910:	4b2e      	ldr	r3, [pc, #184]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002918:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800291a:	4b2e      	ldr	r3, [pc, #184]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800291c:	2201      	movs	r2, #1
 800291e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002920:	4b2c      	ldr	r3, [pc, #176]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002926:	4a29      	ldr	r2, [pc, #164]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d014      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002936:	f7fe fb33 	bl	8000fa0 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293c:	e00a      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293e:	f7fe fb2f 	bl	8000fa0 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e036      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002954:	4b1d      	ldr	r3, [pc, #116]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0ee      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002960:	4b1a      	ldr	r3, [pc, #104]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4917      	ldr	r1, [pc, #92]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296e:	4313      	orrs	r3, r2
 8002970:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002972:	7dfb      	ldrb	r3, [r7, #23]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d105      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002978:	4b14      	ldr	r3, [pc, #80]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	4a13      	ldr	r2, [pc, #76]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002982:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d008      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002990:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	490b      	ldr	r1, [pc, #44]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d008      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029ae:	4b07      	ldr	r3, [pc, #28]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	4904      	ldr	r1, [pc, #16]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40021000 	.word	0x40021000
 80029d0:	40007000 	.word	0x40007000
 80029d4:	42420440 	.word	0x42420440

080029d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
 80029e8:	2300      	movs	r3, #0
 80029ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	2300      	movs	r3, #0
 80029f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b10      	cmp	r3, #16
 80029f8:	d00a      	beq.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	f200 808a 	bhi.w	8002b16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d045      	beq.n	8002a94 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d075      	beq.n	8002afa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002a0e:	e082      	b.n	8002b16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002a10:	4b46      	ldr	r3, [pc, #280]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002a16:	4b45      	ldr	r3, [pc, #276]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d07b      	beq.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	0c9b      	lsrs	r3, r3, #18
 8002a26:	f003 030f 	and.w	r3, r3, #15
 8002a2a:	4a41      	ldr	r2, [pc, #260]	@ (8002b30 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002a2c:	5cd3      	ldrb	r3, [r2, r3]
 8002a2e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d015      	beq.n	8002a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	0c5b      	lsrs	r3, r3, #17
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	4a3b      	ldr	r2, [pc, #236]	@ (8002b34 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002a46:	5cd3      	ldrb	r3, [r2, r3]
 8002a48:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00d      	beq.n	8002a70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002a54:	4a38      	ldr	r2, [pc, #224]	@ (8002b38 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	fb02 f303 	mul.w	r3, r2, r3
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	e004      	b.n	8002a70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4a34      	ldr	r2, [pc, #208]	@ (8002b3c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002a70:	4b2e      	ldr	r3, [pc, #184]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a7c:	d102      	bne.n	8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	61bb      	str	r3, [r7, #24]
      break;
 8002a82:	e04a      	b.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4a2d      	ldr	r2, [pc, #180]	@ (8002b40 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8e:	085b      	lsrs	r3, r3, #1
 8002a90:	61bb      	str	r3, [r7, #24]
      break;
 8002a92:	e042      	b.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002a94:	4b25      	ldr	r3, [pc, #148]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002aa4:	d108      	bne.n	8002ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002ab0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	e01f      	b.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ac2:	d109      	bne.n	8002ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002ac4:	4b19      	ldr	r3, [pc, #100]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002ad0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	e00f      	b.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ade:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ae2:	d11c      	bne.n	8002b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002ae4:	4b11      	ldr	r3, [pc, #68]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d016      	beq.n	8002b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002af0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002af4:	61bb      	str	r3, [r7, #24]
      break;
 8002af6:	e012      	b.n	8002b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002af8:	e011      	b.n	8002b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002afa:	f7ff fe55 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8002afe:	4602      	mov	r2, r0
 8002b00:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	0b9b      	lsrs	r3, r3, #14
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b12:	61bb      	str	r3, [r7, #24]
      break;
 8002b14:	e004      	b.n	8002b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002b16:	bf00      	nop
 8002b18:	e002      	b.n	8002b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002b1a:	bf00      	nop
 8002b1c:	e000      	b.n	8002b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002b1e:	bf00      	nop
    }
  }
  return (frequency);
 8002b20:	69bb      	ldr	r3, [r7, #24]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	08006c24 	.word	0x08006c24
 8002b34:	08006c34 	.word	0x08006c34
 8002b38:	007a1200 	.word	0x007a1200
 8002b3c:	003d0900 	.word	0x003d0900
 8002b40:	aaaaaaab 	.word	0xaaaaaaab

08002b44 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e07a      	b.n	8002c50 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	7c5b      	ldrb	r3, [r3, #17]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d105      	bne.n	8002b70 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7fe f898 	bl	8000ca0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2202      	movs	r2, #2
 8002b74:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 fa96 	bl	80030a8 <HAL_RTC_WaitForSynchro>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d004      	beq.n	8002b8c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2204      	movs	r2, #4
 8002b86:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e061      	b.n	8002c50 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fb4f 	bl	8003230 <RTC_EnterInitMode>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d004      	beq.n	8002ba2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2204      	movs	r2, #4
 8002b9c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e056      	b.n	8002c50 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0207 	bic.w	r2, r2, #7
 8002bb0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8002bba:	4b27      	ldr	r3, [pc, #156]	@ (8002c58 <HAL_RTC_Init+0x114>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	4a26      	ldr	r2, [pc, #152]	@ (8002c58 <HAL_RTC_Init+0x114>)
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002bc6:	4b24      	ldr	r3, [pc, #144]	@ (8002c58 <HAL_RTC_Init+0x114>)
 8002bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bca:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	4921      	ldr	r1, [pc, #132]	@ (8002c58 <HAL_RTC_Init+0x114>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be0:	d003      	beq.n	8002bea <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	e00e      	b.n	8002c08 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002bea:	2001      	movs	r0, #1
 8002bec:	f7ff fef4 	bl	80029d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002bf0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d104      	bne.n	8002c02 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2204      	movs	r2, #4
 8002bfc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e026      	b.n	8002c50 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	0c1a      	lsrs	r2, r3, #16
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f002 020f 	and.w	r2, r2, #15
 8002c14:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	b292      	uxth	r2, r2
 8002c1e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fb2d 	bl	8003280 <RTC_ExitInitMode>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d004      	beq.n	8002c36 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e00c      	b.n	8002c50 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
  }
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40006c00 	.word	0x40006c00

08002c5c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c5c:	b590      	push	{r4, r7, lr}
 8002c5e:	b087      	sub	sp, #28
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <HAL_RTC_SetTime+0x20>
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e080      	b.n	8002d82 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	7c1b      	ldrb	r3, [r3, #16]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_RTC_SetTime+0x30>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e07a      	b.n	8002d82 <HAL_RTC_SetTime+0x126>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2202      	movs	r2, #2
 8002c96:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d113      	bne.n	8002cc6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002ca8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	785b      	ldrb	r3, [r3, #1]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a5b      	subs	r3, r3, r1
 8002cb8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002cba:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002cc0:	4413      	add	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e01e      	b.n	8002d04 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 fb1d 	bl	800330a <RTC_Bcd2ToByte>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002cd8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	785b      	ldrb	r3, [r3, #1]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fb12 	bl	800330a <RTC_Bcd2ToByte>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4613      	mov	r3, r2
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	1a9b      	subs	r3, r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002cf2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	789b      	ldrb	r3, [r3, #2]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fb06 	bl	800330a <RTC_Bcd2ToByte>
 8002cfe:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002d00:	4423      	add	r3, r4
 8002d02:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002d04:	6979      	ldr	r1, [r7, #20]
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 fa2b 	bl	8003162 <RTC_WriteTimeCounter>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2204      	movs	r2, #4
 8002d16:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e02f      	b.n	8002d82 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0205 	bic.w	r2, r2, #5
 8002d30:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 fa3c 	bl	80031b0 <RTC_ReadAlarmCounter>
 8002d38:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d40:	d018      	beq.n	8002d74 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d214      	bcs.n	8002d74 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002d50:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002d54:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002d56:	6939      	ldr	r1, [r7, #16]
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 fa42 	bl	80031e2 <RTC_WriteAlarmCounter>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d007      	beq.n	8002d74 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2204      	movs	r2, #4
 8002d68:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e006      	b.n	8002d82 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2201      	movs	r2, #1
 8002d78:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002d80:	2300      	movs	r3, #0
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	371c      	adds	r7, #28
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd90      	pop	{r4, r7, pc}
	...

08002d8c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	61bb      	str	r3, [r7, #24]
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61fb      	str	r3, [r7, #28]
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	2300      	movs	r3, #0
 8002da6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <HAL_RTC_GetTime+0x28>
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e0b5      	b.n	8002f24 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e0ac      	b.n	8002f24 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 f999 	bl	8003102 <RTC_ReadTimeCounter>
 8002dd0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	4a55      	ldr	r2, [pc, #340]	@ (8002f2c <HAL_RTC_GetTime+0x1a0>)
 8002dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dda:	0adb      	lsrs	r3, r3, #11
 8002ddc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4b52      	ldr	r3, [pc, #328]	@ (8002f2c <HAL_RTC_GetTime+0x1a0>)
 8002de2:	fba3 1302 	umull	r1, r3, r3, r2
 8002de6:	0adb      	lsrs	r3, r3, #11
 8002de8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002dec:	fb01 f303 	mul.w	r3, r1, r3
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	4a4f      	ldr	r2, [pc, #316]	@ (8002f30 <HAL_RTC_GetTime+0x1a4>)
 8002df4:	fba2 2303 	umull	r2, r3, r2, r3
 8002df8:	095b      	lsrs	r3, r3, #5
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	4a4a      	ldr	r2, [pc, #296]	@ (8002f2c <HAL_RTC_GetTime+0x1a0>)
 8002e04:	fba2 1203 	umull	r1, r2, r2, r3
 8002e08:	0ad2      	lsrs	r2, r2, #11
 8002e0a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002e0e:	fb01 f202 	mul.w	r2, r1, r2
 8002e12:	1a9a      	subs	r2, r3, r2
 8002e14:	4b46      	ldr	r3, [pc, #280]	@ (8002f30 <HAL_RTC_GetTime+0x1a4>)
 8002e16:	fba3 1302 	umull	r1, r3, r3, r2
 8002e1a:	0959      	lsrs	r1, r3, #5
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a5b      	subs	r3, r3, r1
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	1ad1      	subs	r1, r2, r3
 8002e26:	b2ca      	uxtb	r2, r1
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	2b17      	cmp	r3, #23
 8002e30:	d955      	bls.n	8002ede <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	4a3f      	ldr	r2, [pc, #252]	@ (8002f34 <HAL_RTC_GetTime+0x1a8>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	091b      	lsrs	r3, r3, #4
 8002e3c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8002e3e:	6939      	ldr	r1, [r7, #16]
 8002e40:	4b3c      	ldr	r3, [pc, #240]	@ (8002f34 <HAL_RTC_GetTime+0x1a8>)
 8002e42:	fba3 2301 	umull	r2, r3, r3, r1
 8002e46:	091a      	lsrs	r2, r3, #4
 8002e48:	4613      	mov	r3, r2
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	4413      	add	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	1aca      	subs	r2, r1, r3
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 f9a9 	bl	80031b0 <RTC_ReadAlarmCounter>
 8002e5e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e66:	d008      	beq.n	8002e7a <HAL_RTC_GetTime+0xee>
 8002e68:	69fa      	ldr	r2, [r7, #28]
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d904      	bls.n	8002e7a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	61fb      	str	r3, [r7, #28]
 8002e78:	e002      	b.n	8002e80 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8002e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	4a2d      	ldr	r2, [pc, #180]	@ (8002f38 <HAL_RTC_GetTime+0x1ac>)
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002e8e:	69b9      	ldr	r1, [r7, #24]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f966 	bl	8003162 <RTC_WriteTimeCounter>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e041      	b.n	8002f24 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea6:	d00c      	beq.n	8002ec2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002ea8:	69fa      	ldr	r2, [r7, #28]
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	4413      	add	r3, r2
 8002eae:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002eb0:	69f9      	ldr	r1, [r7, #28]
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f000 f995 	bl	80031e2 <RTC_WriteAlarmCounter>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00a      	beq.n	8002ed4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e030      	b.n	8002f24 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002ec2:	69f9      	ldr	r1, [r7, #28]
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 f98c 	bl	80031e2 <RTC_WriteAlarmCounter>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e027      	b.n	8002f24 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002ed4:	6979      	ldr	r1, [r7, #20]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fa34 	bl	8003344 <RTC_DateUpdate>
 8002edc:	e003      	b.n	8002ee6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d01a      	beq.n	8002f22 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f000 f9ed 	bl	80032d0 <RTC_ByteToBcd2>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	461a      	mov	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	785b      	ldrb	r3, [r3, #1]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 f9e4 	bl	80032d0 <RTC_ByteToBcd2>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	789b      	ldrb	r3, [r3, #2]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 f9db 	bl	80032d0 <RTC_ByteToBcd2>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3720      	adds	r7, #32
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	91a2b3c5 	.word	0x91a2b3c5
 8002f30:	88888889 	.word	0x88888889
 8002f34:	aaaaaaab 	.word	0xaaaaaaab
 8002f38:	00015180 	.word	0x00015180

08002f3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	61fb      	str	r3, [r7, #28]
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <HAL_RTC_SetDate+0x24>
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e097      	b.n	8003094 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	7c1b      	ldrb	r3, [r3, #16]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_RTC_SetDate+0x34>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e091      	b.n	8003094 <HAL_RTC_SetDate+0x158>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2202      	movs	r2, #2
 8002f7a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10c      	bne.n	8002f9c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	78da      	ldrb	r2, [r3, #3]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	785a      	ldrb	r2, [r3, #1]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	789a      	ldrb	r2, [r3, #2]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	739a      	strb	r2, [r3, #14]
 8002f9a:	e01a      	b.n	8002fd2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	78db      	ldrb	r3, [r3, #3]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f000 f9b2 	bl	800330a <RTC_Bcd2ToByte>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	461a      	mov	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	785b      	ldrb	r3, [r3, #1]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 f9a9 	bl	800330a <RTC_Bcd2ToByte>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	789b      	ldrb	r3, [r3, #2]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f000 f9a0 	bl	800330a <RTC_Bcd2ToByte>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	7bdb      	ldrb	r3, [r3, #15]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	7b59      	ldrb	r1, [r3, #13]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	7b9b      	ldrb	r3, [r3, #14]
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	f000 fa8b 	bl	80034fc <RTC_WeekDayNum>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	461a      	mov	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	7b1a      	ldrb	r2, [r3, #12]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f883 	bl	8003102 <RTC_ReadTimeCounter>
 8002ffc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	4a26      	ldr	r2, [pc, #152]	@ (800309c <HAL_RTC_SetDate+0x160>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	0adb      	lsrs	r3, r3, #11
 8003008:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b18      	cmp	r3, #24
 800300e:	d93a      	bls.n	8003086 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	4a23      	ldr	r2, [pc, #140]	@ (80030a0 <HAL_RTC_SetDate+0x164>)
 8003014:	fba2 2303 	umull	r2, r3, r2, r3
 8003018:	091b      	lsrs	r3, r3, #4
 800301a:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <HAL_RTC_SetDate+0x168>)
 800301c:	fb02 f303 	mul.w	r3, r2, r3
 8003020:	69fa      	ldr	r2, [r7, #28]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003026:	69f9      	ldr	r1, [r7, #28]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f89a 	bl	8003162 <RTC_WriteTimeCounter>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2204      	movs	r2, #4
 8003038:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e027      	b.n	8003094 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f8b3 	bl	80031b0 <RTC_ReadAlarmCounter>
 800304a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003052:	d018      	beq.n	8003086 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	429a      	cmp	r2, r3
 800305a:	d214      	bcs.n	8003086 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003062:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003066:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003068:	69b9      	ldr	r1, [r7, #24]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f8b9 	bl	80031e2 <RTC_WriteAlarmCounter>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d007      	beq.n	8003086 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2204      	movs	r2, #4
 800307a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e006      	b.n	8003094 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2201      	movs	r2, #1
 800308a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3720      	adds	r7, #32
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	91a2b3c5 	.word	0x91a2b3c5
 80030a0:	aaaaaaab 	.word	0xaaaaaaab
 80030a4:	00015180 	.word	0x00015180

080030a8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e01d      	b.n	80030fa <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 0208 	bic.w	r2, r2, #8
 80030cc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80030ce:	f7fd ff67 	bl	8000fa0 <HAL_GetTick>
 80030d2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80030d4:	e009      	b.n	80030ea <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80030d6:	f7fd ff63 	bl	8000fa0 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030e4:	d901      	bls.n	80030ea <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e007      	b.n	80030fa <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0ee      	beq.n	80030d6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003102:	b480      	push	{r7}
 8003104:	b087      	sub	sp, #28
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800310a:	2300      	movs	r3, #0
 800310c:	827b      	strh	r3, [r7, #18]
 800310e:	2300      	movs	r3, #0
 8003110:	823b      	strh	r3, [r7, #16]
 8003112:	2300      	movs	r3, #0
 8003114:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003132:	8a7a      	ldrh	r2, [r7, #18]
 8003134:	8a3b      	ldrh	r3, [r7, #16]
 8003136:	429a      	cmp	r2, r3
 8003138:	d008      	beq.n	800314c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800313a:	8a3b      	ldrh	r3, [r7, #16]
 800313c:	041a      	lsls	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	69db      	ldr	r3, [r3, #28]
 8003144:	b29b      	uxth	r3, r3
 8003146:	4313      	orrs	r3, r2
 8003148:	617b      	str	r3, [r7, #20]
 800314a:	e004      	b.n	8003156 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800314c:	8a7b      	ldrh	r3, [r7, #18]
 800314e:	041a      	lsls	r2, r3, #16
 8003150:	89fb      	ldrh	r3, [r7, #14]
 8003152:	4313      	orrs	r3, r2
 8003154:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003156:	697b      	ldr	r3, [r7, #20]
}
 8003158:	4618      	mov	r0, r3
 800315a:	371c      	adds	r7, #28
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
 800316a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 f85d 	bl	8003230 <RTC_EnterInitMode>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
 8003180:	e011      	b.n	80031a6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	0c12      	lsrs	r2, r2, #16
 800318a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	b292      	uxth	r2, r2
 8003194:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f872 	bl	8003280 <RTC_ExitInitMode>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	81fb      	strh	r3, [r7, #14]
 80031bc:	2300      	movs	r3, #0
 80031be:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80031d0:	89fb      	ldrh	r3, [r7, #14]
 80031d2:	041a      	lsls	r2, r3, #16
 80031d4:	89bb      	ldrh	r3, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b084      	sub	sp, #16
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f81d 	bl	8003230 <RTC_EnterInitMode>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
 8003200:	e011      	b.n	8003226 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	0c12      	lsrs	r2, r2, #16
 800320a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	b292      	uxth	r2, r2
 8003214:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f832 	bl	8003280 <RTC_ExitInitMode>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003226:	7bfb      	ldrb	r3, [r7, #15]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800323c:	f7fd feb0 	bl	8000fa0 <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003242:	e009      	b.n	8003258 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003244:	f7fd feac 	bl	8000fa0 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003252:	d901      	bls.n	8003258 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e00f      	b.n	8003278 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 0320 	and.w	r3, r3, #32
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0ee      	beq.n	8003244 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 0210 	orr.w	r2, r2, #16
 8003274:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0210 	bic.w	r2, r2, #16
 800329a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800329c:	f7fd fe80 	bl	8000fa0 <HAL_GetTick>
 80032a0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80032a2:	e009      	b.n	80032b8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80032a4:	f7fd fe7c 	bl	8000fa0 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032b2:	d901      	bls.n	80032b8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e007      	b.n	80032c8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0320 	and.w	r3, r3, #32
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0ee      	beq.n	80032a4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80032de:	e005      	b.n	80032ec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3301      	adds	r3, #1
 80032e4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	3b0a      	subs	r3, #10
 80032ea:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	2b09      	cmp	r3, #9
 80032f0:	d8f6      	bhi.n	80032e0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	b2db      	uxtb	r3, r3
}
 8003300:	4618      	mov	r0, r3
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	bc80      	pop	{r7}
 8003308:	4770      	bx	lr

0800330a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800330a:	b480      	push	{r7}
 800330c:	b085      	sub	sp, #20
 800330e:	af00      	add	r7, sp, #0
 8003310:	4603      	mov	r3, r0
 8003312:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	091b      	lsrs	r3, r3, #4
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800332a:	79fb      	ldrb	r3, [r7, #7]
 800332c:	f003 030f 	and.w	r3, r3, #15
 8003330:	b2da      	uxtb	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	4413      	add	r3, r2
 8003338:	b2db      	uxtb	r3, r3
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	7bdb      	ldrb	r3, [r3, #15]
 8003362:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	7b5b      	ldrb	r3, [r3, #13]
 8003368:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	7b9b      	ldrb	r3, [r3, #14]
 800336e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003370:	2300      	movs	r3, #0
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	e06f      	b.n	8003456 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d011      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	2b03      	cmp	r3, #3
 8003380:	d00e      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b05      	cmp	r3, #5
 8003386:	d00b      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	2b07      	cmp	r3, #7
 800338c:	d008      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b08      	cmp	r3, #8
 8003392:	d005      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	2b0a      	cmp	r3, #10
 8003398:	d002      	beq.n	80033a0 <RTC_DateUpdate+0x5c>
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	2b0c      	cmp	r3, #12
 800339e:	d117      	bne.n	80033d0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2b1e      	cmp	r3, #30
 80033a4:	d803      	bhi.n	80033ae <RTC_DateUpdate+0x6a>
      {
        day++;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	3301      	adds	r3, #1
 80033aa:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80033ac:	e050      	b.n	8003450 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	d005      	beq.n	80033c0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	3301      	adds	r3, #1
 80033b8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80033ba:	2301      	movs	r3, #1
 80033bc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80033be:	e047      	b.n	8003450 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80033c0:	2301      	movs	r3, #1
 80033c2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80033c4:	2301      	movs	r3, #1
 80033c6:	60fb      	str	r3, [r7, #12]
          year++;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	3301      	adds	r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80033ce:	e03f      	b.n	8003450 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d008      	beq.n	80033e8 <RTC_DateUpdate+0xa4>
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	2b06      	cmp	r3, #6
 80033da:	d005      	beq.n	80033e8 <RTC_DateUpdate+0xa4>
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b09      	cmp	r3, #9
 80033e0:	d002      	beq.n	80033e8 <RTC_DateUpdate+0xa4>
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b0b      	cmp	r3, #11
 80033e6:	d10c      	bne.n	8003402 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b1d      	cmp	r3, #29
 80033ec:	d803      	bhi.n	80033f6 <RTC_DateUpdate+0xb2>
      {
        day++;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	3301      	adds	r3, #1
 80033f2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80033f4:	e02c      	b.n	8003450 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	3301      	adds	r3, #1
 80033fa:	613b      	str	r3, [r7, #16]
        day = 1U;
 80033fc:	2301      	movs	r3, #1
 80033fe:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003400:	e026      	b.n	8003450 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b02      	cmp	r3, #2
 8003406:	d123      	bne.n	8003450 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b1b      	cmp	r3, #27
 800340c:	d803      	bhi.n	8003416 <RTC_DateUpdate+0xd2>
      {
        day++;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3301      	adds	r3, #1
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	e01c      	b.n	8003450 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b1c      	cmp	r3, #28
 800341a:	d111      	bne.n	8003440 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	b29b      	uxth	r3, r3
 8003420:	4618      	mov	r0, r3
 8003422:	f000 f839 	bl	8003498 <RTC_IsLeapYear>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <RTC_DateUpdate+0xf0>
        {
          day++;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	3301      	adds	r3, #1
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	e00d      	b.n	8003450 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	3301      	adds	r3, #1
 8003438:	613b      	str	r3, [r7, #16]
          day = 1U;
 800343a:	2301      	movs	r3, #1
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e007      	b.n	8003450 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b1d      	cmp	r3, #29
 8003444:	d104      	bne.n	8003450 <RTC_DateUpdate+0x10c>
      {
        month++;
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3301      	adds	r3, #1
 800344a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800344c:	2301      	movs	r3, #1
 800344e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	3301      	adds	r3, #1
 8003454:	60bb      	str	r3, [r7, #8]
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d38b      	bcc.n	8003376 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	b2da      	uxtb	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	b2da      	uxtb	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	b2da      	uxtb	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	4619      	mov	r1, r3
 8003480:	6978      	ldr	r0, [r7, #20]
 8003482:	f000 f83b 	bl	80034fc <RTC_WeekDayNum>
 8003486:	4603      	mov	r3, r0
 8003488:	461a      	mov	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	731a      	strb	r2, [r3, #12]
}
 800348e:	bf00      	nop
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e01d      	b.n	80034ee <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	4a10      	ldr	r2, [pc, #64]	@ (80034f8 <RTC_IsLeapYear+0x60>)
 80034b6:	fba2 1203 	umull	r1, r2, r2, r3
 80034ba:	0952      	lsrs	r2, r2, #5
 80034bc:	2164      	movs	r1, #100	@ 0x64
 80034be:	fb01 f202 	mul.w	r2, r1, r2
 80034c2:	1a9b      	subs	r3, r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e00f      	b.n	80034ee <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	4a09      	ldr	r2, [pc, #36]	@ (80034f8 <RTC_IsLeapYear+0x60>)
 80034d2:	fba2 1203 	umull	r1, r2, r2, r3
 80034d6:	09d2      	lsrs	r2, r2, #7
 80034d8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80034dc:	fb01 f202 	mul.w	r2, r1, r2
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e000      	b.n	80034ee <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80034ec:	2300      	movs	r3, #0
  }
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr
 80034f8:	51eb851f 	.word	0x51eb851f

080034fc <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	70fb      	strb	r3, [r7, #3]
 8003508:	4613      	mov	r3, r2
 800350a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800351a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800351c:	78fb      	ldrb	r3, [r7, #3]
 800351e:	2b02      	cmp	r3, #2
 8003520:	d82d      	bhi.n	800357e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	4613      	mov	r3, r2
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	4413      	add	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	4a2c      	ldr	r2, [pc, #176]	@ (80035e0 <RTC_WeekDayNum+0xe4>)
 8003530:	fba2 2303 	umull	r2, r3, r2, r3
 8003534:	085a      	lsrs	r2, r3, #1
 8003536:	78bb      	ldrb	r3, [r7, #2]
 8003538:	441a      	add	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	441a      	add	r2, r3
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	3b01      	subs	r3, #1
 8003542:	089b      	lsrs	r3, r3, #2
 8003544:	441a      	add	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	3b01      	subs	r3, #1
 800354a:	4926      	ldr	r1, [pc, #152]	@ (80035e4 <RTC_WeekDayNum+0xe8>)
 800354c:	fba1 1303 	umull	r1, r3, r1, r3
 8003550:	095b      	lsrs	r3, r3, #5
 8003552:	1ad2      	subs	r2, r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	3b01      	subs	r3, #1
 8003558:	4922      	ldr	r1, [pc, #136]	@ (80035e4 <RTC_WeekDayNum+0xe8>)
 800355a:	fba1 1303 	umull	r1, r3, r1, r3
 800355e:	09db      	lsrs	r3, r3, #7
 8003560:	4413      	add	r3, r2
 8003562:	1d1a      	adds	r2, r3, #4
 8003564:	4b20      	ldr	r3, [pc, #128]	@ (80035e8 <RTC_WeekDayNum+0xec>)
 8003566:	fba3 1302 	umull	r1, r3, r3, r2
 800356a:	1ad1      	subs	r1, r2, r3
 800356c:	0849      	lsrs	r1, r1, #1
 800356e:	440b      	add	r3, r1
 8003570:	0899      	lsrs	r1, r3, #2
 8003572:	460b      	mov	r3, r1
 8003574:	00db      	lsls	r3, r3, #3
 8003576:	1a5b      	subs	r3, r3, r1
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	e029      	b.n	80035d2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	4613      	mov	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4413      	add	r3, r2
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	4a15      	ldr	r2, [pc, #84]	@ (80035e0 <RTC_WeekDayNum+0xe4>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	085a      	lsrs	r2, r3, #1
 8003592:	78bb      	ldrb	r3, [r7, #2]
 8003594:	441a      	add	r2, r3
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	441a      	add	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	089b      	lsrs	r3, r3, #2
 800359e:	441a      	add	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4910      	ldr	r1, [pc, #64]	@ (80035e4 <RTC_WeekDayNum+0xe8>)
 80035a4:	fba1 1303 	umull	r1, r3, r1, r3
 80035a8:	095b      	lsrs	r3, r3, #5
 80035aa:	1ad2      	subs	r2, r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	490d      	ldr	r1, [pc, #52]	@ (80035e4 <RTC_WeekDayNum+0xe8>)
 80035b0:	fba1 1303 	umull	r1, r3, r1, r3
 80035b4:	09db      	lsrs	r3, r3, #7
 80035b6:	4413      	add	r3, r2
 80035b8:	1c9a      	adds	r2, r3, #2
 80035ba:	4b0b      	ldr	r3, [pc, #44]	@ (80035e8 <RTC_WeekDayNum+0xec>)
 80035bc:	fba3 1302 	umull	r1, r3, r3, r2
 80035c0:	1ad1      	subs	r1, r2, r3
 80035c2:	0849      	lsrs	r1, r1, #1
 80035c4:	440b      	add	r3, r1
 80035c6:	0899      	lsrs	r1, r3, #2
 80035c8:	460b      	mov	r3, r1
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	1a5b      	subs	r3, r3, r1
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	b2db      	uxtb	r3, r3
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	38e38e39 	.word	0x38e38e39
 80035e4:	51eb851f 	.word	0x51eb851f
 80035e8:	24924925 	.word	0x24924925

080035ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e041      	b.n	8003682 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d106      	bne.n	8003618 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f839 	bl	800368a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2202      	movs	r2, #2
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3304      	adds	r3, #4
 8003628:	4619      	mov	r1, r3
 800362a:	4610      	mov	r0, r2
 800362c:	f000 f99c 	bl	8003968 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr

0800369c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d001      	beq.n	80036b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e03a      	b.n	800372a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2202      	movs	r2, #2
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a18      	ldr	r2, [pc, #96]	@ (8003734 <HAL_TIM_Base_Start_IT+0x98>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00e      	beq.n	80036f4 <HAL_TIM_Base_Start_IT+0x58>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036de:	d009      	beq.n	80036f4 <HAL_TIM_Base_Start_IT+0x58>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a14      	ldr	r2, [pc, #80]	@ (8003738 <HAL_TIM_Base_Start_IT+0x9c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d004      	beq.n	80036f4 <HAL_TIM_Base_Start_IT+0x58>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a13      	ldr	r2, [pc, #76]	@ (800373c <HAL_TIM_Base_Start_IT+0xa0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d111      	bne.n	8003718 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2b06      	cmp	r3, #6
 8003704:	d010      	beq.n	8003728 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 0201 	orr.w	r2, r2, #1
 8003714:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003716:	e007      	b.n	8003728 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f042 0201 	orr.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr
 8003734:	40012c00 	.word	0x40012c00
 8003738:	40000400 	.word	0x40000400
 800373c:	40000800 	.word	0x40000800

08003740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d020      	beq.n	80037a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d01b      	beq.n	80037a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f06f 0202 	mvn.w	r2, #2
 8003774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f8d1 	bl	8003932 <HAL_TIM_IC_CaptureCallback>
 8003790:	e005      	b.n	800379e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f8c4 	bl	8003920 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f8d3 	bl	8003944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d020      	beq.n	80037f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d01b      	beq.n	80037f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f06f 0204 	mvn.w	r2, #4
 80037c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2202      	movs	r2, #2
 80037c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f8ab 	bl	8003932 <HAL_TIM_IC_CaptureCallback>
 80037dc:	e005      	b.n	80037ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 f89e 	bl	8003920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f8ad 	bl	8003944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d020      	beq.n	800383c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f003 0308 	and.w	r3, r3, #8
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01b      	beq.n	800383c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f06f 0208 	mvn.w	r2, #8
 800380c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2204      	movs	r2, #4
 8003812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	69db      	ldr	r3, [r3, #28]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f885 	bl	8003932 <HAL_TIM_IC_CaptureCallback>
 8003828:	e005      	b.n	8003836 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 f878 	bl	8003920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f887 	bl	8003944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f003 0310 	and.w	r3, r3, #16
 8003842:	2b00      	cmp	r3, #0
 8003844:	d020      	beq.n	8003888 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	2b00      	cmp	r3, #0
 800384e:	d01b      	beq.n	8003888 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f06f 0210 	mvn.w	r2, #16
 8003858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2208      	movs	r2, #8
 800385e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 f85f 	bl	8003932 <HAL_TIM_IC_CaptureCallback>
 8003874:	e005      	b.n	8003882 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f852 	bl	8003920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 f861 	bl	8003944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00c      	beq.n	80038ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d007      	beq.n	80038ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f06f 0201 	mvn.w	r2, #1
 80038a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7fd f972 	bl	8000b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00c      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80038c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f8c3 	bl	8003a56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00c      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d007      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80038ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f831 	bl	8003956 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0320 	and.w	r3, r3, #32
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00c      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f003 0320 	and.w	r3, r3, #32
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0220 	mvn.w	r2, #32
 8003910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f896 	bl	8003a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003918:	bf00      	nop
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	bc80      	pop	{r7}
 8003930:	4770      	bx	lr

08003932 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr

08003944 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr

08003956 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a38 <TIM_Base_SetConfig+0xd0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00b      	beq.n	8003998 <TIM_Base_SetConfig+0x30>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003986:	d007      	beq.n	8003998 <TIM_Base_SetConfig+0x30>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a3c <TIM_Base_SetConfig+0xd4>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d003      	beq.n	8003998 <TIM_Base_SetConfig+0x30>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a2b      	ldr	r2, [pc, #172]	@ (8003a40 <TIM_Base_SetConfig+0xd8>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d108      	bne.n	80039aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800399e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a22      	ldr	r2, [pc, #136]	@ (8003a38 <TIM_Base_SetConfig+0xd0>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00b      	beq.n	80039ca <TIM_Base_SetConfig+0x62>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039b8:	d007      	beq.n	80039ca <TIM_Base_SetConfig+0x62>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a1f      	ldr	r2, [pc, #124]	@ (8003a3c <TIM_Base_SetConfig+0xd4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d003      	beq.n	80039ca <TIM_Base_SetConfig+0x62>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003a40 <TIM_Base_SetConfig+0xd8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d108      	bne.n	80039dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	4313      	orrs	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a0d      	ldr	r2, [pc, #52]	@ (8003a38 <TIM_Base_SetConfig+0xd0>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d103      	bne.n	8003a10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f023 0201 	bic.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	611a      	str	r2, [r3, #16]
  }
}
 8003a2e:	bf00      	nop
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40000400 	.word	0x40000400
 8003a40:	40000800 	.word	0x40000800

08003a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr

08003a56 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e042      	b.n	8003b00 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d106      	bne.n	8003a94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7fd f92a 	bl	8000ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2224      	movs	r2, #36	@ 0x24
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fd63 	bl	8004578 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ac0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ad0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ae0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2220      	movs	r2, #32
 8003aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08a      	sub	sp, #40	@ 0x28
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	4613      	mov	r3, r2
 8003b16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b20      	cmp	r3, #32
 8003b26:	d175      	bne.n	8003c14 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_UART_Transmit+0x2c>
 8003b2e:	88fb      	ldrh	r3, [r7, #6]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e06e      	b.n	8003c16 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2221      	movs	r2, #33	@ 0x21
 8003b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b46:	f7fd fa2b 	bl	8000fa0 <HAL_GetTick>
 8003b4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	88fa      	ldrh	r2, [r7, #6]
 8003b50:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	88fa      	ldrh	r2, [r7, #6]
 8003b56:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b60:	d108      	bne.n	8003b74 <HAL_UART_Transmit+0x6c>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d104      	bne.n	8003b74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	e003      	b.n	8003b7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b7c:	e02e      	b.n	8003bdc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2200      	movs	r2, #0
 8003b86:	2180      	movs	r1, #128	@ 0x80
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fb01 	bl	8004190 <UART_WaitOnFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e03a      	b.n	8003c16 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10b      	bne.n	8003bbe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	881b      	ldrh	r3, [r3, #0]
 8003baa:	461a      	mov	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	3302      	adds	r3, #2
 8003bba:	61bb      	str	r3, [r7, #24]
 8003bbc:	e007      	b.n	8003bce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	781a      	ldrb	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1cb      	bne.n	8003b7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2200      	movs	r2, #0
 8003bee:	2140      	movs	r1, #64	@ 0x40
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 facd 	bl	8004190 <UART_WaitOnFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e006      	b.n	8003c16 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	e000      	b.n	8003c16 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c14:	2302      	movs	r3, #2
  }
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3720      	adds	r7, #32
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b0ba      	sub	sp, #232	@ 0xe8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003c5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10f      	bne.n	8003c86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d009      	beq.n	8003c86 <HAL_UART_IRQHandler+0x66>
 8003c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fbbc 	bl	80043fc <UART_Receive_IT>
      return;
 8003c84:	e25b      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 80de 	beq.w	8003e4c <HAL_UART_IRQHandler+0x22c>
 8003c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d106      	bne.n	8003caa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ca0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80d1 	beq.w	8003e4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <HAL_UART_IRQHandler+0xae>
 8003cb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00b      	beq.n	8003cf2 <HAL_UART_IRQHandler+0xd2>
 8003cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f043 0202 	orr.w	r2, r3, #2
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <HAL_UART_IRQHandler+0xf6>
 8003cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0e:	f043 0204 	orr.w	r2, r3, #4
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d011      	beq.n	8003d46 <HAL_UART_IRQHandler+0x126>
 8003d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d26:	f003 0320 	and.w	r3, r3, #32
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d105      	bne.n	8003d3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	f043 0208 	orr.w	r2, r3, #8
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 81f2 	beq.w	8004134 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d54:	f003 0320 	and.w	r3, r3, #32
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_UART_IRQHandler+0x14e>
 8003d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 fb47 	bl	80043fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	bf14      	ite	ne
 8003d7c:	2301      	movne	r3, #1
 8003d7e:	2300      	moveq	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <HAL_UART_IRQHandler+0x17a>
 8003d92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d04f      	beq.n	8003e3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fa51 	bl	8004242 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d041      	beq.n	8003e32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003dc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3314      	adds	r3, #20
 8003dd6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003dda:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003dde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003de6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003dea:	e841 2300 	strex	r3, r2, [r1]
 8003dee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003df2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1d9      	bne.n	8003dae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d013      	beq.n	8003e2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e06:	4a7e      	ldr	r2, [pc, #504]	@ (8004000 <HAL_UART_IRQHandler+0x3e0>)
 8003e08:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fd fa0e 	bl	8001230 <HAL_DMA_Abort_IT>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d016      	beq.n	8003e48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e24:	4610      	mov	r0, r2
 8003e26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e28:	e00e      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f99c 	bl	8004168 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e30:	e00a      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f998 	bl	8004168 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e38:	e006      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f994 	bl	8004168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003e46:	e175      	b.n	8004134 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e48:	bf00      	nop
    return;
 8003e4a:	e173      	b.n	8004134 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	f040 814f 	bne.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5a:	f003 0310 	and.w	r3, r3, #16
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 8148 	beq.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e68:	f003 0310 	and.w	r3, r3, #16
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 8141 	beq.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e72:	2300      	movs	r3, #0
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	60bb      	str	r3, [r7, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 80b6 	beq.w	8004004 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ea4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8145 	beq.w	8004138 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	f080 813e 	bcs.w	8004138 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ec2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b20      	cmp	r3, #32
 8003ecc:	f000 8088 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	330c      	adds	r3, #12
 8003ed6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ede:	e853 3f00 	ldrex	r3, [r3]
 8003ee2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ee6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003eea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003eee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	330c      	adds	r3, #12
 8003ef8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003efc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f04:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f08:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f0c:	e841 2300 	strex	r3, r2, [r1]
 8003f10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1d9      	bne.n	8003ed0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3314      	adds	r3, #20
 8003f22:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f26:	e853 3f00 	ldrex	r3, [r3]
 8003f2a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003f2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f2e:	f023 0301 	bic.w	r3, r3, #1
 8003f32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3314      	adds	r3, #20
 8003f3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f40:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003f44:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f46:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003f48:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003f52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e1      	bne.n	8003f1c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	3314      	adds	r3, #20
 8003f5e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f62:	e853 3f00 	ldrex	r3, [r3]
 8003f66:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003f68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	3314      	adds	r3, #20
 8003f78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f7c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f7e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f80:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f84:	e841 2300 	strex	r3, r2, [r1]
 8003f88:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e3      	bne.n	8003f58 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	330c      	adds	r3, #12
 8003fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fa8:	e853 3f00 	ldrex	r3, [r3]
 8003fac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fb0:	f023 0310 	bic.w	r3, r3, #16
 8003fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	330c      	adds	r3, #12
 8003fbe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003fc2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003fc4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003fc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fca:	e841 2300 	strex	r3, r2, [r1]
 8003fce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003fd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1e3      	bne.n	8003f9e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fd f8ed 	bl	80011ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f8bf 	bl	800417a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ffc:	e09c      	b.n	8004138 <HAL_UART_IRQHandler+0x518>
 8003ffe:	bf00      	nop
 8004000:	08004307 	.word	0x08004307
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800400c:	b29b      	uxth	r3, r3
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 808e 	beq.w	800413c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004020:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 8089 	beq.w	800413c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	330c      	adds	r3, #12
 8004030:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800403a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800403c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004040:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	330c      	adds	r3, #12
 800404a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800404e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004050:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800405c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e3      	bne.n	800402a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3314      	adds	r3, #20
 8004068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406c:	e853 3f00 	ldrex	r3, [r3]
 8004070:	623b      	str	r3, [r7, #32]
   return(result);
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3314      	adds	r3, #20
 8004082:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004086:	633a      	str	r2, [r7, #48]	@ 0x30
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800408c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800408e:	e841 2300 	strex	r3, r2, [r1]
 8004092:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1e3      	bne.n	8004062 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2220      	movs	r2, #32
 800409e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0310 	bic.w	r3, r3, #16
 80040be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	330c      	adds	r3, #12
 80040c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80040cc:	61fa      	str	r2, [r7, #28]
 80040ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d0:	69b9      	ldr	r1, [r7, #24]
 80040d2:	69fa      	ldr	r2, [r7, #28]
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	617b      	str	r3, [r7, #20]
   return(result);
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e3      	bne.n	80040a8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040ea:	4619      	mov	r1, r3
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f844 	bl	800417a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040f2:	e023      	b.n	800413c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d009      	beq.n	8004114 <HAL_UART_IRQHandler+0x4f4>
 8004100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f90e 	bl	800432e <UART_Transmit_IT>
    return;
 8004112:	e014      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00e      	beq.n	800413e <HAL_UART_IRQHandler+0x51e>
 8004120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f94d 	bl	80043cc <UART_EndTransmit_IT>
    return;
 8004132:	e004      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
    return;
 8004134:	bf00      	nop
 8004136:	e002      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
      return;
 8004138:	bf00      	nop
 800413a:	e000      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
      return;
 800413c:	bf00      	nop
  }
}
 800413e:	37e8      	adds	r7, #232	@ 0xe8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr

08004156 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004156:	b480      	push	{r7}
 8004158:	b083      	sub	sp, #12
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr

08004168 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr

0800417a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800417a:	b480      	push	{r7}
 800417c:	b083      	sub	sp, #12
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
 8004182:	460b      	mov	r3, r1
 8004184:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	bc80      	pop	{r7}
 800418e:	4770      	bx	lr

08004190 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	603b      	str	r3, [r7, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041a0:	e03b      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a8:	d037      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041aa:	f7fc fef9 	bl	8000fa0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	6a3a      	ldr	r2, [r7, #32]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d302      	bcc.n	80041c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e03a      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d023      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2b80      	cmp	r3, #128	@ 0x80
 80041d6:	d020      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	2b40      	cmp	r3, #64	@ 0x40
 80041dc:	d01d      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0308 	and.w	r3, r3, #8
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d116      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	617b      	str	r3, [r7, #20]
 8004200:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 f81d 	bl	8004242 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2208      	movs	r2, #8
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e00f      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	4013      	ands	r3, r2
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	429a      	cmp	r2, r3
 8004228:	bf0c      	ite	eq
 800422a:	2301      	moveq	r3, #1
 800422c:	2300      	movne	r3, #0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	461a      	mov	r2, r3
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	429a      	cmp	r2, r3
 8004236:	d0b4      	beq.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004242:	b480      	push	{r7}
 8004244:	b095      	sub	sp, #84	@ 0x54
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004254:	e853 3f00 	ldrex	r3, [r3]
 8004258:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800425a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004260:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	330c      	adds	r3, #12
 8004268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800426a:	643a      	str	r2, [r7, #64]	@ 0x40
 800426c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004270:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e5      	bne.n	800424a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	3314      	adds	r3, #20
 8004284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	e853 3f00 	ldrex	r3, [r3]
 800428c:	61fb      	str	r3, [r7, #28]
   return(result);
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	f023 0301 	bic.w	r3, r3, #1
 8004294:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	3314      	adds	r3, #20
 800429c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800429e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042a6:	e841 2300 	strex	r3, r2, [r1]
 80042aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1e5      	bne.n	800427e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d119      	bne.n	80042ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	330c      	adds	r3, #12
 80042c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	e853 3f00 	ldrex	r3, [r3]
 80042c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f023 0310 	bic.w	r3, r3, #16
 80042d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	330c      	adds	r3, #12
 80042d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042da:	61ba      	str	r2, [r7, #24]
 80042dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042de:	6979      	ldr	r1, [r7, #20]
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	e841 2300 	strex	r3, r2, [r1]
 80042e6:	613b      	str	r3, [r7, #16]
   return(result);
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1e5      	bne.n	80042ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80042fc:	bf00      	nop
 80042fe:	3754      	adds	r7, #84	@ 0x54
 8004300:	46bd      	mov	sp, r7
 8004302:	bc80      	pop	{r7}
 8004304:	4770      	bx	lr

08004306 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f7ff ff21 	bl	8004168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004326:	bf00      	nop
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800432e:	b480      	push	{r7}
 8004330:	b085      	sub	sp, #20
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b21      	cmp	r3, #33	@ 0x21
 8004340:	d13e      	bne.n	80043c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434a:	d114      	bne.n	8004376 <UART_Transmit_IT+0x48>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d110      	bne.n	8004376 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	881b      	ldrh	r3, [r3, #0]
 800435e:	461a      	mov	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004368:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	1c9a      	adds	r2, r3, #2
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	621a      	str	r2, [r3, #32]
 8004374:	e008      	b.n	8004388 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	1c59      	adds	r1, r3, #1
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6211      	str	r1, [r2, #32]
 8004380:	781a      	ldrb	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b29b      	uxth	r3, r3
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	4619      	mov	r1, r3
 8004396:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10f      	bne.n	80043bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e000      	b.n	80043c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043c0:	2302      	movs	r3, #2
  }
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7ff fea9 	bl	8004144 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08c      	sub	sp, #48	@ 0x30
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b22      	cmp	r3, #34	@ 0x22
 800440e:	f040 80ae 	bne.w	800456e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441a:	d117      	bne.n	800444c <UART_Receive_IT+0x50>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d113      	bne.n	800444c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004424:	2300      	movs	r3, #0
 8004426:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800442c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	b29b      	uxth	r3, r3
 8004436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443a:	b29a      	uxth	r2, r3
 800443c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800443e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004444:	1c9a      	adds	r2, r3, #2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	629a      	str	r2, [r3, #40]	@ 0x28
 800444a:	e026      	b.n	800449a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004452:	2300      	movs	r3, #0
 8004454:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800445e:	d007      	beq.n	8004470 <UART_Receive_IT+0x74>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10a      	bne.n	800447e <UART_Receive_IT+0x82>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d106      	bne.n	800447e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	b2da      	uxtb	r2, r3
 8004478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	e008      	b.n	8004490 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800448a:	b2da      	uxtb	r2, r3
 800448c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	4619      	mov	r1, r3
 80044a8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d15d      	bne.n	800456a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0220 	bic.w	r2, r2, #32
 80044bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695a      	ldr	r2, [r3, #20]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0201 	bic.w	r2, r2, #1
 80044dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d135      	bne.n	8004560 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	330c      	adds	r3, #12
 8004500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	e853 3f00 	ldrex	r3, [r3]
 8004508:	613b      	str	r3, [r7, #16]
   return(result);
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f023 0310 	bic.w	r3, r3, #16
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	330c      	adds	r3, #12
 8004518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451a:	623a      	str	r2, [r7, #32]
 800451c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451e:	69f9      	ldr	r1, [r7, #28]
 8004520:	6a3a      	ldr	r2, [r7, #32]
 8004522:	e841 2300 	strex	r3, r2, [r1]
 8004526:	61bb      	str	r3, [r7, #24]
   return(result);
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1e5      	bne.n	80044fa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b10      	cmp	r3, #16
 800453a:	d10a      	bne.n	8004552 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004556:	4619      	mov	r1, r3
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f7ff fe0e 	bl	800417a <HAL_UARTEx_RxEventCallback>
 800455e:	e002      	b.n	8004566 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f7ff fdf8 	bl	8004156 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e002      	b.n	8004570 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800456a:	2300      	movs	r3, #0
 800456c:	e000      	b.n	8004570 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800456e:	2302      	movs	r3, #2
  }
}
 8004570:	4618      	mov	r0, r3
 8004572:	3730      	adds	r7, #48	@ 0x30
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	431a      	orrs	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80045b2:	f023 030c 	bic.w	r3, r3, #12
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6812      	ldr	r2, [r2, #0]
 80045ba:	68b9      	ldr	r1, [r7, #8]
 80045bc:	430b      	orrs	r3, r1
 80045be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a2c      	ldr	r2, [pc, #176]	@ (800468c <UART_SetConfig+0x114>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d103      	bne.n	80045e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045e0:	f7fe f8e2 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80045e4:	60f8      	str	r0, [r7, #12]
 80045e6:	e002      	b.n	80045ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045e8:	f7fe f8ca 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80045ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	4613      	mov	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	009a      	lsls	r2, r3, #2
 80045f8:	441a      	add	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	fbb2 f3f3 	udiv	r3, r2, r3
 8004604:	4a22      	ldr	r2, [pc, #136]	@ (8004690 <UART_SetConfig+0x118>)
 8004606:	fba2 2303 	umull	r2, r3, r2, r3
 800460a:	095b      	lsrs	r3, r3, #5
 800460c:	0119      	lsls	r1, r3, #4
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	009a      	lsls	r2, r3, #2
 8004618:	441a      	add	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	fbb2 f2f3 	udiv	r2, r2, r3
 8004624:	4b1a      	ldr	r3, [pc, #104]	@ (8004690 <UART_SetConfig+0x118>)
 8004626:	fba3 0302 	umull	r0, r3, r3, r2
 800462a:	095b      	lsrs	r3, r3, #5
 800462c:	2064      	movs	r0, #100	@ 0x64
 800462e:	fb00 f303 	mul.w	r3, r0, r3
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	3332      	adds	r3, #50	@ 0x32
 8004638:	4a15      	ldr	r2, [pc, #84]	@ (8004690 <UART_SetConfig+0x118>)
 800463a:	fba2 2303 	umull	r2, r3, r2, r3
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004644:	4419      	add	r1, r3
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	4613      	mov	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	4413      	add	r3, r2
 800464e:	009a      	lsls	r2, r3, #2
 8004650:	441a      	add	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	fbb2 f2f3 	udiv	r2, r2, r3
 800465c:	4b0c      	ldr	r3, [pc, #48]	@ (8004690 <UART_SetConfig+0x118>)
 800465e:	fba3 0302 	umull	r0, r3, r3, r2
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	2064      	movs	r0, #100	@ 0x64
 8004666:	fb00 f303 	mul.w	r3, r0, r3
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	3332      	adds	r3, #50	@ 0x32
 8004670:	4a07      	ldr	r2, [pc, #28]	@ (8004690 <UART_SetConfig+0x118>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	095b      	lsrs	r3, r3, #5
 8004678:	f003 020f 	and.w	r2, r3, #15
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	440a      	add	r2, r1
 8004682:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004684:	bf00      	nop
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40013800 	.word	0x40013800
 8004690:	51eb851f 	.word	0x51eb851f

08004694 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f103 0208 	add.w	r2, r3, #8
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f04f 32ff 	mov.w	r2, #4294967295
 80046ac:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f103 0208 	add.w	r2, r3, #8
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f103 0208 	add.w	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bc80      	pop	{r7}
 80046d0:	4770      	bx	lr

080046d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr

080046ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80046ea:	b480      	push	{r7}
 80046ec:	b085      	sub	sp, #20
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	601a      	str	r2, [r3, #0]
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr

08004730 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004746:	d103      	bne.n	8004750 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e00c      	b.n	800476a <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3308      	adds	r3, #8
 8004754:	60fb      	str	r3, [r7, #12]
 8004756:	e002      	b.n	800475e <vListInsert+0x2e>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	60fb      	str	r3, [r7, #12]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	429a      	cmp	r2, r3
 8004768:	d2f6      	bcs.n	8004758 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	601a      	str	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr

080047a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6892      	ldr	r2, [r2, #8]
 80047b6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6852      	ldr	r2, [r2, #4]
 80047c0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d103      	bne.n	80047d4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	1e5a      	subs	r2, r3, #1
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr
	...

080047f4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10b      	bne.n	8004820 <xQueueGenericReset+0x2c>
        __asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	60bb      	str	r3, [r7, #8]
    }
 800481a:	bf00      	nop
 800481c:	bf00      	nop
 800481e:	e7fd      	b.n	800481c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8004820:	f001 fdfc 	bl	800641c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482c:	68f9      	ldr	r1, [r7, #12]
 800482e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004830:	fb01 f303 	mul.w	r3, r1, r3
 8004834:	441a      	add	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004850:	3b01      	subs	r3, #1
 8004852:	68f9      	ldr	r1, [r7, #12]
 8004854:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004856:	fb01 f303 	mul.w	r3, r1, r3
 800485a:	441a      	add	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	22ff      	movs	r2, #255	@ 0xff
 8004864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	22ff      	movs	r2, #255	@ 0xff
 800486c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d114      	bne.n	80048a0 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d01a      	beq.n	80048b4 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	3310      	adds	r3, #16
 8004882:	4618      	mov	r0, r3
 8004884:	f000 fffe 	bl	8005884 <xTaskRemoveFromEventList>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d012      	beq.n	80048b4 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800488e:	4b0d      	ldr	r3, [pc, #52]	@ (80048c4 <xQueueGenericReset+0xd0>)
 8004890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	e009      	b.n	80048b4 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3310      	adds	r3, #16
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff fef5 	bl	8004694 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3324      	adds	r3, #36	@ 0x24
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7ff fef0 	bl	8004694 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80048b4:	f001 fde2 	bl	800647c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80048b8:	2301      	movs	r3, #1
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	e000ed04 	.word	0xe000ed04

080048c8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08c      	sub	sp, #48	@ 0x30
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	4613      	mov	r3, r2
 80048d4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10b      	bne.n	80048f4 <xQueueGenericCreate+0x2c>
        __asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	61bb      	str	r3, [r7, #24]
    }
 80048ee:	bf00      	nop
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	fb02 f303 	mul.w	r3, r2, r3
 80048fc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d006      	beq.n	8004912 <xQueueGenericCreate+0x4a>
 8004904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	fbb2 f3f3 	udiv	r3, r2, r3
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	429a      	cmp	r2, r3
 8004910:	d101      	bne.n	8004916 <xQueueGenericCreate+0x4e>
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <xQueueGenericCreate+0x50>
 8004916:	2300      	movs	r3, #0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10b      	bne.n	8004934 <xQueueGenericCreate+0x6c>
        __asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	617b      	str	r3, [r7, #20]
    }
 800492e:	bf00      	nop
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 800493a:	d90b      	bls.n	8004954 <xQueueGenericCreate+0x8c>
        __asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	613b      	str	r3, [r7, #16]
    }
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	3348      	adds	r3, #72	@ 0x48
 8004958:	4618      	mov	r0, r3
 800495a:	f001 fe21 	bl	80065a0 <pvPortMalloc>
 800495e:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00d      	beq.n	8004982 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004966:	6a3b      	ldr	r3, [r7, #32]
 8004968:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	3348      	adds	r3, #72	@ 0x48
 800496e:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004970:	79fa      	ldrb	r2, [r7, #7]
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	4613      	mov	r3, r2
 8004978:	69fa      	ldr	r2, [r7, #28]
 800497a:	68b9      	ldr	r1, [r7, #8]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 f805 	bl	800498c <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004982:	6a3b      	ldr	r3, [r7, #32]
    }
 8004984:	4618      	mov	r0, r3
 8004986:	3728      	adds	r7, #40	@ 0x28
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d103      	bne.n	80049a8 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	e002      	b.n	80049ae <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049ba:	2101      	movs	r1, #1
 80049bc:	69b8      	ldr	r0, [r7, #24]
 80049be:	f7ff ff19 	bl	80047f4 <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80049c2:	bf00      	nop
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00e      	beq.n	80049f6 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80049ea:	2300      	movs	r3, #0
 80049ec:	2200      	movs	r2, #0
 80049ee:	2100      	movs	r1, #0
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f81d 	bl	8004a30 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b086      	sub	sp, #24
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	4603      	mov	r3, r0
 8004a06:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	461a      	mov	r2, r3
 8004a14:	6939      	ldr	r1, [r7, #16]
 8004a16:	6978      	ldr	r0, [r7, #20]
 8004a18:	f7ff ff56 	bl	80048c8 <xQueueGenericCreate>
 8004a1c:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f7ff ffd3 	bl	80049ca <prvInitialiseMutex>

        return xNewQueue;
 8004a24:	68fb      	ldr	r3, [r7, #12]
    }
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
	...

08004a30 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b08e      	sub	sp, #56	@ 0x38
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10b      	bne.n	8004a64 <xQueueGenericSend+0x34>
        __asm volatile
 8004a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a50:	f383 8811 	msr	BASEPRI, r3
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8004a5e:	bf00      	nop
 8004a60:	bf00      	nop
 8004a62:	e7fd      	b.n	8004a60 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d103      	bne.n	8004a72 <xQueueGenericSend+0x42>
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <xQueueGenericSend+0x46>
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <xQueueGenericSend+0x48>
 8004a76:	2300      	movs	r3, #0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10b      	bne.n	8004a94 <xQueueGenericSend+0x64>
        __asm volatile
 8004a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a80:	f383 8811 	msr	BASEPRI, r3
 8004a84:	f3bf 8f6f 	isb	sy
 8004a88:	f3bf 8f4f 	dsb	sy
 8004a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8004a8e:	bf00      	nop
 8004a90:	bf00      	nop
 8004a92:	e7fd      	b.n	8004a90 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d103      	bne.n	8004aa2 <xQueueGenericSend+0x72>
 8004a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <xQueueGenericSend+0x76>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e000      	b.n	8004aa8 <xQueueGenericSend+0x78>
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10b      	bne.n	8004ac4 <xQueueGenericSend+0x94>
        __asm volatile
 8004aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	623b      	str	r3, [r7, #32]
    }
 8004abe:	bf00      	nop
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ac4:	f001 f882 	bl	8005bcc <xTaskGetSchedulerState>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d102      	bne.n	8004ad4 <xQueueGenericSend+0xa4>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <xQueueGenericSend+0xa8>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <xQueueGenericSend+0xaa>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10b      	bne.n	8004af6 <xQueueGenericSend+0xc6>
        __asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	61fb      	str	r3, [r7, #28]
    }
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	e7fd      	b.n	8004af2 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004af6:	f001 fc91 	bl	800641c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d302      	bcc.n	8004b0c <xQueueGenericSend+0xdc>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d129      	bne.n	8004b60 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b12:	f000 f9b6 	bl	8004e82 <prvCopyDataToQueue>
 8004b16:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d010      	beq.n	8004b42 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b22:	3324      	adds	r3, #36	@ 0x24
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 fead 	bl	8005884 <xTaskRemoveFromEventList>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d013      	beq.n	8004b58 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8004b30:	4b3f      	ldr	r3, [pc, #252]	@ (8004c30 <xQueueGenericSend+0x200>)
 8004b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	f3bf 8f4f 	dsb	sy
 8004b3c:	f3bf 8f6f 	isb	sy
 8004b40:	e00a      	b.n	8004b58 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8004b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d007      	beq.n	8004b58 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004b48:	4b39      	ldr	r3, [pc, #228]	@ (8004c30 <xQueueGenericSend+0x200>)
 8004b4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	f3bf 8f4f 	dsb	sy
 8004b54:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004b58:	f001 fc90 	bl	800647c <vPortExitCritical>
                return pdPASS;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e063      	b.n	8004c28 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d103      	bne.n	8004b6e <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004b66:	f001 fc89 	bl	800647c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	e05c      	b.n	8004c28 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d106      	bne.n	8004b82 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004b74:	f107 0314 	add.w	r3, r7, #20
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 fee7 	bl	800594c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004b82:	f001 fc7b 	bl	800647c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004b86:	f000 fc8f 	bl	80054a8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004b8a:	f001 fc47 	bl	800641c <vPortEnterCritical>
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b94:	b25b      	sxtb	r3, r3
 8004b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9a:	d103      	bne.n	8004ba4 <xQueueGenericSend+0x174>
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004baa:	b25b      	sxtb	r3, r3
 8004bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb0:	d103      	bne.n	8004bba <xQueueGenericSend+0x18a>
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bba:	f001 fc5f 	bl	800647c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bbe:	1d3a      	adds	r2, r7, #4
 8004bc0:	f107 0314 	add.w	r3, r7, #20
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 fed6 	bl	8005978 <xTaskCheckForTimeOut>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d124      	bne.n	8004c1c <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004bd2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bd4:	f000 fa27 	bl	8005026 <prvIsQueueFull>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d018      	beq.n	8004c10 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be0:	3310      	adds	r3, #16
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	4611      	mov	r1, r2
 8004be6:	4618      	mov	r0, r3
 8004be8:	f000 fe26 	bl	8005838 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004bec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bee:	f000 f9b2 	bl	8004f56 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004bf2:	f000 fc67 	bl	80054c4 <xTaskResumeAll>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f47f af7c 	bne.w	8004af6 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8004bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8004c30 <xQueueGenericSend+0x200>)
 8004c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c04:	601a      	str	r2, [r3, #0]
 8004c06:	f3bf 8f4f 	dsb	sy
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	e772      	b.n	8004af6 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004c10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c12:	f000 f9a0 	bl	8004f56 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004c16:	f000 fc55 	bl	80054c4 <xTaskResumeAll>
 8004c1a:	e76c      	b.n	8004af6 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004c1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c1e:	f000 f99a 	bl	8004f56 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004c22:	f000 fc4f 	bl	80054c4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8004c26:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3738      	adds	r7, #56	@ 0x38
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <xQueueSemaphoreTake>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08e      	sub	sp, #56	@ 0x38
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8004c46:	2300      	movs	r3, #0
 8004c48:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10b      	bne.n	8004c68 <xQueueSemaphoreTake+0x34>
        __asm volatile
 8004c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c54:	f383 8811 	msr	BASEPRI, r3
 8004c58:	f3bf 8f6f 	isb	sy
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	623b      	str	r3, [r7, #32]
    }
 8004c62:	bf00      	nop
 8004c64:	bf00      	nop
 8004c66:	e7fd      	b.n	8004c64 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8004c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00b      	beq.n	8004c88 <xQueueSemaphoreTake+0x54>
        __asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	61fb      	str	r3, [r7, #28]
    }
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	e7fd      	b.n	8004c84 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c88:	f000 ffa0 	bl	8005bcc <xTaskGetSchedulerState>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d102      	bne.n	8004c98 <xQueueSemaphoreTake+0x64>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <xQueueSemaphoreTake+0x68>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <xQueueSemaphoreTake+0x6a>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10b      	bne.n	8004cba <xQueueSemaphoreTake+0x86>
        __asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	61bb      	str	r3, [r7, #24]
    }
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004cba:	f001 fbaf 	bl	800641c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d024      	beq.n	8004d14 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ccc:	1e5a      	subs	r2, r3, #1
 8004cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd0:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d104      	bne.n	8004ce4 <xQueueSemaphoreTake+0xb0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004cda:	f001 f917 	bl	8005f0c <pvTaskIncrementMutexHeldCount>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce2:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00f      	beq.n	8004d0c <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cee:	3310      	adds	r3, #16
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fdc7 	bl	8005884 <xTaskRemoveFromEventList>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d007      	beq.n	8004d0c <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004cfc:	4b54      	ldr	r3, [pc, #336]	@ (8004e50 <xQueueSemaphoreTake+0x21c>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004d0c:	f001 fbb6 	bl	800647c <vPortExitCritical>
                return pdPASS;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e098      	b.n	8004e46 <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d112      	bne.n	8004d40 <xQueueSemaphoreTake+0x10c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8004d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00b      	beq.n	8004d38 <xQueueSemaphoreTake+0x104>
        __asm volatile
 8004d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d24:	f383 8811 	msr	BASEPRI, r3
 8004d28:	f3bf 8f6f 	isb	sy
 8004d2c:	f3bf 8f4f 	dsb	sy
 8004d30:	617b      	str	r3, [r7, #20]
    }
 8004d32:	bf00      	nop
 8004d34:	bf00      	nop
 8004d36:	e7fd      	b.n	8004d34 <xQueueSemaphoreTake+0x100>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8004d38:	f001 fba0 	bl	800647c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e082      	b.n	8004e46 <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004d46:	f107 030c 	add.w	r3, r7, #12
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f000 fdfe 	bl	800594c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004d50:	2301      	movs	r3, #1
 8004d52:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004d54:	f001 fb92 	bl	800647c <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004d58:	f000 fba6 	bl	80054a8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004d5c:	f001 fb5e 	bl	800641c <vPortEnterCritical>
 8004d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d66:	b25b      	sxtb	r3, r3
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d103      	bne.n	8004d76 <xQueueSemaphoreTake+0x142>
 8004d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d7c:	b25b      	sxtb	r3, r3
 8004d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d82:	d103      	bne.n	8004d8c <xQueueSemaphoreTake+0x158>
 8004d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d8c:	f001 fb76 	bl	800647c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d90:	463a      	mov	r2, r7
 8004d92:	f107 030c 	add.w	r3, r7, #12
 8004d96:	4611      	mov	r1, r2
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fded 	bl	8005978 <xTaskCheckForTimeOut>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d132      	bne.n	8004e0a <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004da4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004da6:	f000 f928 	bl	8004ffa <prvIsQueueEmpty>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d026      	beq.n	8004dfe <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d109      	bne.n	8004dcc <xQueueSemaphoreTake+0x198>
                        {
                            taskENTER_CRITICAL();
 8004db8:	f001 fb30 	bl	800641c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 ff21 	bl	8005c08 <xTaskPriorityInherit>
 8004dc6:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8004dc8:	f001 fb58 	bl	800647c <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dce:	3324      	adds	r3, #36	@ 0x24
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	4611      	mov	r1, r2
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f000 fd2f 	bl	8005838 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004dda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ddc:	f000 f8bb 	bl	8004f56 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004de0:	f000 fb70 	bl	80054c4 <xTaskResumeAll>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f47f af67 	bne.w	8004cba <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8004dec:	4b18      	ldr	r3, [pc, #96]	@ (8004e50 <xQueueSemaphoreTake+0x21c>)
 8004dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	e75d      	b.n	8004cba <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004dfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e00:	f000 f8a9 	bl	8004f56 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004e04:	f000 fb5e 	bl	80054c4 <xTaskResumeAll>
 8004e08:	e757      	b.n	8004cba <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8004e0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e0c:	f000 f8a3 	bl	8004f56 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004e10:	f000 fb58 	bl	80054c4 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e16:	f000 f8f0 	bl	8004ffa <prvIsQueueEmpty>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f43f af4c 	beq.w	8004cba <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8004e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00d      	beq.n	8004e44 <xQueueSemaphoreTake+0x210>
                        {
                            taskENTER_CRITICAL();
 8004e28:	f001 faf8 	bl	800641c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004e2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e2e:	f000 f811 	bl	8004e54 <prvGetDisinheritPriorityAfterTimeout>
 8004e32:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 ffd6 	bl	8005dec <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8004e40:	f001 fb1c 	bl	800647c <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004e44:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3738      	adds	r7, #56	@ 0x38
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	e000ed04 	.word	0xe000ed04

08004e54 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d006      	beq.n	8004e72 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1c3 0307 	rsb	r3, r3, #7
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	e001      	b.n	8004e76 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8004e76:	68fb      	ldr	r3, [r7, #12]
    }
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bc80      	pop	{r7}
 8004e80:	4770      	bx	lr

08004e82 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b086      	sub	sp, #24
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e96:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10d      	bne.n	8004ebc <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d14d      	bne.n	8004f44 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 ff21 	bl	8005cf4 <xTaskPriorityDisinherit>
 8004eb2:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	609a      	str	r2, [r3, #8]
 8004eba:	e043      	b.n	8004f44 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d119      	bne.n	8004ef6 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6858      	ldr	r0, [r3, #4]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eca:	461a      	mov	r2, r3
 8004ecc:	68b9      	ldr	r1, [r7, #8]
 8004ece:	f001 fdf3 	bl	8006ab8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685a      	ldr	r2, [r3, #4]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eda:	441a      	add	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d32b      	bcc.n	8004f44 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	605a      	str	r2, [r3, #4]
 8004ef4:	e026      	b.n	8004f44 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	68d8      	ldr	r0, [r3, #12]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efe:	461a      	mov	r2, r3
 8004f00:	68b9      	ldr	r1, [r7, #8]
 8004f02:	f001 fdd9 	bl	8006ab8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	68da      	ldr	r2, [r3, #12]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	425b      	negs	r3, r3
 8004f10:	441a      	add	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d207      	bcs.n	8004f32 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689a      	ldr	r2, [r3, #8]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2a:	425b      	negs	r3, r3
 8004f2c:	441a      	add	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d105      	bne.n	8004f44 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004f4c:	697b      	ldr	r3, [r7, #20]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004f5e:	f001 fa5d 	bl	800641c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f68:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f6a:	e011      	b.n	8004f90 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d012      	beq.n	8004f9a <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3324      	adds	r3, #36	@ 0x24
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 fc83 	bl	8005884 <xTaskRemoveFromEventList>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004f84:	f000 fd60 	bl	8005a48 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	dce9      	bgt.n	8004f6c <prvUnlockQueue+0x16>
 8004f98:	e000      	b.n	8004f9c <prvUnlockQueue+0x46>
                        break;
 8004f9a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	22ff      	movs	r2, #255	@ 0xff
 8004fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004fa4:	f001 fa6a 	bl	800647c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004fa8:	f001 fa38 	bl	800641c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fb2:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fb4:	e011      	b.n	8004fda <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d012      	beq.n	8004fe4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	3310      	adds	r3, #16
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 fc5e 	bl	8005884 <xTaskRemoveFromEventList>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004fce:	f000 fd3b 	bl	8005a48 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004fd2:	7bbb      	ldrb	r3, [r7, #14]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	dce9      	bgt.n	8004fb6 <prvUnlockQueue+0x60>
 8004fe2:	e000      	b.n	8004fe6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004fe4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	22ff      	movs	r2, #255	@ 0xff
 8004fea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004fee:	f001 fa45 	bl	800647c <vPortExitCritical>
}
 8004ff2:	bf00      	nop
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b084      	sub	sp, #16
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005002:	f001 fa0b 	bl	800641c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500a:	2b00      	cmp	r3, #0
 800500c:	d102      	bne.n	8005014 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800500e:	2301      	movs	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	e001      	b.n	8005018 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005014:	2300      	movs	r3, #0
 8005016:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005018:	f001 fa30 	bl	800647c <vPortExitCritical>

    return xReturn;
 800501c:	68fb      	ldr	r3, [r7, #12]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b084      	sub	sp, #16
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800502e:	f001 f9f5 	bl	800641c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503a:	429a      	cmp	r2, r3
 800503c:	d102      	bne.n	8005044 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800503e:	2301      	movs	r3, #1
 8005040:	60fb      	str	r3, [r7, #12]
 8005042:	e001      	b.n	8005048 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005044:	2300      	movs	r3, #0
 8005046:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005048:	f001 fa18 	bl	800647c <vPortExitCritical>

    return xReturn;
 800504c:	68fb      	ldr	r3, [r7, #12]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005056:	b580      	push	{r7, lr}
 8005058:	b08c      	sub	sp, #48	@ 0x30
 800505a:	af04      	add	r7, sp, #16
 800505c:	60f8      	str	r0, [r7, #12]
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	603b      	str	r3, [r7, #0]
 8005062:	4613      	mov	r3, r2
 8005064:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4618      	mov	r0, r3
 800506c:	f001 fa98 	bl	80065a0 <pvPortMalloc>
 8005070:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00e      	beq.n	8005096 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005078:	20a0      	movs	r0, #160	@ 0xa0
 800507a:	f001 fa91 	bl	80065a0 <pvPortMalloc>
 800507e:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	631a      	str	r2, [r3, #48]	@ 0x30
 800508c:	e005      	b.n	800509a <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800508e:	6978      	ldr	r0, [r7, #20]
 8005090:	f001 fb68 	bl	8006764 <vPortFree>
 8005094:	e001      	b.n	800509a <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8005096:	2300      	movs	r3, #0
 8005098:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d013      	beq.n	80050c8 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050a0:	88fa      	ldrh	r2, [r7, #6]
 80050a2:	2300      	movs	r3, #0
 80050a4:	9303      	str	r3, [sp, #12]
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	9302      	str	r3, [sp, #8]
 80050aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ac:	9301      	str	r3, [sp, #4]
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	68b9      	ldr	r1, [r7, #8]
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f80e 	bl	80050d8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80050bc:	69f8      	ldr	r0, [r7, #28]
 80050be:	f000 f8b1 	bl	8005224 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80050c2:	2301      	movs	r3, #1
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	e002      	b.n	80050ce <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050c8:	f04f 33ff 	mov.w	r3, #4294967295
 80050cc:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80050ce:	69bb      	ldr	r3, [r7, #24]
    }
 80050d0:	4618      	mov	r0, r3
 80050d2:	3720      	adds	r7, #32
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80050f0:	3b01      	subs	r3, #1
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	f023 0307 	bic.w	r3, r3, #7
 80050fe:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00b      	beq.n	8005122 <prvInitialiseNewTask+0x4a>
        __asm volatile
 800510a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510e:	f383 8811 	msr	BASEPRI, r3
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	617b      	str	r3, [r7, #20]
    }
 800511c:	bf00      	nop
 800511e:	bf00      	nop
 8005120:	e7fd      	b.n	800511e <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d01f      	beq.n	8005168 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005128:	2300      	movs	r3, #0
 800512a:	61fb      	str	r3, [r7, #28]
 800512c:	e012      	b.n	8005154 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	4413      	add	r3, r2
 8005134:	7819      	ldrb	r1, [r3, #0]
 8005136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	4413      	add	r3, r2
 800513c:	3334      	adds	r3, #52	@ 0x34
 800513e:	460a      	mov	r2, r1
 8005140:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	4413      	add	r3, r2
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d006      	beq.n	800515c <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	3301      	adds	r3, #1
 8005152:	61fb      	str	r3, [r7, #28]
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	2b0f      	cmp	r3, #15
 8005158:	d9e9      	bls.n	800512e <prvInitialiseNewTask+0x56>
 800515a:	e000      	b.n	800515e <prvInitialiseNewTask+0x86>
            {
                break;
 800515c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005166:	e003      	b.n	8005170 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005172:	2b06      	cmp	r3, #6
 8005174:	d901      	bls.n	800517a <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005176:	2306      	movs	r3, #6
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800517e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8005180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8005186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005188:	2200      	movs	r2, #0
 800518a:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800518c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518e:	3304      	adds	r3, #4
 8005190:	4618      	mov	r0, r3
 8005192:	f7ff fa9e 	bl	80046d2 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	3318      	adds	r3, #24
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff fa99 	bl	80046d2 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051a4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a8:	f1c3 0207 	rsb	r2, r3, #7
 80051ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ae:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051b4:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80051b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b8:	3398      	adds	r3, #152	@ 0x98
 80051ba:	2204      	movs	r2, #4
 80051bc:	2100      	movs	r1, #0
 80051be:	4618      	mov	r0, r3
 80051c0:	f001 fbee 	bl	80069a0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80051c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c6:	339c      	adds	r3, #156	@ 0x9c
 80051c8:	2201      	movs	r2, #1
 80051ca:	2100      	movs	r1, #0
 80051cc:	4618      	mov	r0, r3
 80051ce:	f001 fbe7 	bl	80069a0 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d4:	334c      	adds	r3, #76	@ 0x4c
 80051d6:	224c      	movs	r2, #76	@ 0x4c
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f001 fbe0 	bl	80069a0 <memset>
 80051e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e2:	4a0d      	ldr	r2, [pc, #52]	@ (8005218 <prvInitialiseNewTask+0x140>)
 80051e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80051e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e8:	4a0c      	ldr	r2, [pc, #48]	@ (800521c <prvInitialiseNewTask+0x144>)
 80051ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80051ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005220 <prvInitialiseNewTask+0x148>)
 80051f0:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	68f9      	ldr	r1, [r7, #12]
 80051f6:	69b8      	ldr	r0, [r7, #24]
 80051f8:	f001 f866 	bl	80062c8 <pxPortInitialiseStack>
 80051fc:	4602      	mov	r2, r0
 80051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005200:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800520a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800520c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800520e:	bf00      	nop
 8005210:	3720      	adds	r7, #32
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20002afc 	.word	0x20002afc
 800521c:	20002b64 	.word	0x20002b64
 8005220:	20002bcc 	.word	0x20002bcc

08005224 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800522c:	f001 f8f6 	bl	800641c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005230:	4b2a      	ldr	r3, [pc, #168]	@ (80052dc <prvAddNewTaskToReadyList+0xb8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	3301      	adds	r3, #1
 8005236:	4a29      	ldr	r2, [pc, #164]	@ (80052dc <prvAddNewTaskToReadyList+0xb8>)
 8005238:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800523a:	4b29      	ldr	r3, [pc, #164]	@ (80052e0 <prvAddNewTaskToReadyList+0xbc>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d109      	bne.n	8005256 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005242:	4a27      	ldr	r2, [pc, #156]	@ (80052e0 <prvAddNewTaskToReadyList+0xbc>)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005248:	4b24      	ldr	r3, [pc, #144]	@ (80052dc <prvAddNewTaskToReadyList+0xb8>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d110      	bne.n	8005272 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005250:	f000 fc1e 	bl	8005a90 <prvInitialiseTaskLists>
 8005254:	e00d      	b.n	8005272 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005256:	4b23      	ldr	r3, [pc, #140]	@ (80052e4 <prvAddNewTaskToReadyList+0xc0>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d109      	bne.n	8005272 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800525e:	4b20      	ldr	r3, [pc, #128]	@ (80052e0 <prvAddNewTaskToReadyList+0xbc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005268:	429a      	cmp	r2, r3
 800526a:	d802      	bhi.n	8005272 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800526c:	4a1c      	ldr	r2, [pc, #112]	@ (80052e0 <prvAddNewTaskToReadyList+0xbc>)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005272:	4b1d      	ldr	r3, [pc, #116]	@ (80052e8 <prvAddNewTaskToReadyList+0xc4>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3301      	adds	r3, #1
 8005278:	4a1b      	ldr	r2, [pc, #108]	@ (80052e8 <prvAddNewTaskToReadyList+0xc4>)
 800527a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005280:	2201      	movs	r2, #1
 8005282:	409a      	lsls	r2, r3
 8005284:	4b19      	ldr	r3, [pc, #100]	@ (80052ec <prvAddNewTaskToReadyList+0xc8>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4313      	orrs	r3, r2
 800528a:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <prvAddNewTaskToReadyList+0xc8>)
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005292:	4613      	mov	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4a15      	ldr	r2, [pc, #84]	@ (80052f0 <prvAddNewTaskToReadyList+0xcc>)
 800529c:	441a      	add	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	3304      	adds	r3, #4
 80052a2:	4619      	mov	r1, r3
 80052a4:	4610      	mov	r0, r2
 80052a6:	f7ff fa20 	bl	80046ea <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80052aa:	f001 f8e7 	bl	800647c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80052ae:	4b0d      	ldr	r3, [pc, #52]	@ (80052e4 <prvAddNewTaskToReadyList+0xc0>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00e      	beq.n	80052d4 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80052b6:	4b0a      	ldr	r3, [pc, #40]	@ (80052e0 <prvAddNewTaskToReadyList+0xbc>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d207      	bcs.n	80052d4 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80052c4:	4b0b      	ldr	r3, [pc, #44]	@ (80052f4 <prvAddNewTaskToReadyList+0xd0>)
 80052c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80052d4:	bf00      	nop
 80052d6:	3708      	adds	r7, #8
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	200002b0 	.word	0x200002b0
 80052e0:	200001b0 	.word	0x200001b0
 80052e4:	200002bc 	.word	0x200002bc
 80052e8:	200002cc 	.word	0x200002cc
 80052ec:	200002b8 	.word	0x200002b8
 80052f0:	200001b4 	.word	0x200001b4
 80052f4:	e000ed04 	.word	0xe000ed04

080052f8 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	@ 0x28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005302:	2300      	movs	r3, #0
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <xTaskDelayUntil+0x2c>
        __asm volatile
 800530c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	617b      	str	r3, [r7, #20]
    }
 800531e:	bf00      	nop
 8005320:	bf00      	nop
 8005322:	e7fd      	b.n	8005320 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <xTaskDelayUntil+0x4a>
        __asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	613b      	str	r3, [r7, #16]
    }
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	e7fd      	b.n	800533e <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 8005342:	4b2b      	ldr	r3, [pc, #172]	@ (80053f0 <xTaskDelayUntil+0xf8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00b      	beq.n	8005362 <xTaskDelayUntil+0x6a>
        __asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	60fb      	str	r3, [r7, #12]
    }
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	e7fd      	b.n	800535e <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 8005362:	f000 f8a1 	bl	80054a8 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8005366:	4b23      	ldr	r3, [pc, #140]	@ (80053f4 <xTaskDelayUntil+0xfc>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	4413      	add	r3, r2
 8005374:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6a3a      	ldr	r2, [r7, #32]
 800537c:	429a      	cmp	r2, r3
 800537e:	d20b      	bcs.n	8005398 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	69fa      	ldr	r2, [r7, #28]
 8005386:	429a      	cmp	r2, r3
 8005388:	d211      	bcs.n	80053ae <xTaskDelayUntil+0xb6>
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	429a      	cmp	r2, r3
 8005390:	d90d      	bls.n	80053ae <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8005392:	2301      	movs	r3, #1
 8005394:	627b      	str	r3, [r7, #36]	@ 0x24
 8005396:	e00a      	b.n	80053ae <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d303      	bcc.n	80053aa <xTaskDelayUntil+0xb2>
 80053a2:	69fa      	ldr	r2, [r7, #28]
 80053a4:	6a3b      	ldr	r3, [r7, #32]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d901      	bls.n	80053ae <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80053aa:	2301      	movs	r3, #1
 80053ac:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69fa      	ldr	r2, [r7, #28]
 80053b2:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80053b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d006      	beq.n	80053c8 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2100      	movs	r1, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 ff1a 	bl	80061fc <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80053c8:	f000 f87c 	bl	80054c4 <xTaskResumeAll>
 80053cc:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d107      	bne.n	80053e4 <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 80053d4:	4b08      	ldr	r3, [pc, #32]	@ (80053f8 <xTaskDelayUntil+0x100>)
 80053d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80053e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80053e6:	4618      	mov	r0, r3
 80053e8:	3728      	adds	r7, #40	@ 0x28
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	200002d8 	.word	0x200002d8
 80053f4:	200002b4 	.word	0x200002b4
 80053f8:	e000ed04 	.word	0xe000ed04

080053fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8005402:	4b20      	ldr	r3, [pc, #128]	@ (8005484 <vTaskStartScheduler+0x88>)
 8005404:	9301      	str	r3, [sp, #4]
 8005406:	2300      	movs	r3, #0
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	2300      	movs	r3, #0
 800540c:	2280      	movs	r2, #128	@ 0x80
 800540e:	491e      	ldr	r1, [pc, #120]	@ (8005488 <vTaskStartScheduler+0x8c>)
 8005410:	481e      	ldr	r0, [pc, #120]	@ (800548c <vTaskStartScheduler+0x90>)
 8005412:	f7ff fe20 	bl	8005056 <xTaskCreate>
 8005416:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d11b      	bne.n	8005456 <vTaskStartScheduler+0x5a>
        __asm volatile
 800541e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	60bb      	str	r3, [r7, #8]
    }
 8005430:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005432:	4b17      	ldr	r3, [pc, #92]	@ (8005490 <vTaskStartScheduler+0x94>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	334c      	adds	r3, #76	@ 0x4c
 8005438:	4a16      	ldr	r2, [pc, #88]	@ (8005494 <vTaskStartScheduler+0x98>)
 800543a:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800543c:	4b16      	ldr	r3, [pc, #88]	@ (8005498 <vTaskStartScheduler+0x9c>)
 800543e:	f04f 32ff 	mov.w	r2, #4294967295
 8005442:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005444:	4b15      	ldr	r3, [pc, #84]	@ (800549c <vTaskStartScheduler+0xa0>)
 8005446:	2201      	movs	r2, #1
 8005448:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800544a:	4b15      	ldr	r3, [pc, #84]	@ (80054a0 <vTaskStartScheduler+0xa4>)
 800544c:	2200      	movs	r2, #0
 800544e:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8005450:	f000 ffc4 	bl	80063dc <xPortStartScheduler>
 8005454:	e00f      	b.n	8005476 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545c:	d10b      	bne.n	8005476 <vTaskStartScheduler+0x7a>
        __asm volatile
 800545e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005462:	f383 8811 	msr	BASEPRI, r3
 8005466:	f3bf 8f6f 	isb	sy
 800546a:	f3bf 8f4f 	dsb	sy
 800546e:	607b      	str	r3, [r7, #4]
    }
 8005470:	bf00      	nop
 8005472:	bf00      	nop
 8005474:	e7fd      	b.n	8005472 <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005476:	4b0b      	ldr	r3, [pc, #44]	@ (80054a4 <vTaskStartScheduler+0xa8>)
 8005478:	681b      	ldr	r3, [r3, #0]
}
 800547a:	bf00      	nop
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	200002d4 	.word	0x200002d4
 8005488:	08006bf0 	.word	0x08006bf0
 800548c:	08005a61 	.word	0x08005a61
 8005490:	200001b0 	.word	0x200001b0
 8005494:	2000002c 	.word	0x2000002c
 8005498:	200002d0 	.word	0x200002d0
 800549c:	200002bc 	.word	0x200002bc
 80054a0:	200002b4 	.word	0x200002b4
 80054a4:	08006c38 	.word	0x08006c38

080054a8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80054ac:	4b04      	ldr	r3, [pc, #16]	@ (80054c0 <vTaskSuspendAll+0x18>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	3301      	adds	r3, #1
 80054b2:	4a03      	ldr	r2, [pc, #12]	@ (80054c0 <vTaskSuspendAll+0x18>)
 80054b4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80054b6:	bf00      	nop
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	200002d8 	.word	0x200002d8

080054c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80054ca:	2300      	movs	r3, #0
 80054cc:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80054ce:	2300      	movs	r3, #0
 80054d0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80054d2:	4b42      	ldr	r3, [pc, #264]	@ (80055dc <xTaskResumeAll+0x118>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <xTaskResumeAll+0x2e>
        __asm volatile
 80054da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054de:	f383 8811 	msr	BASEPRI, r3
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	f3bf 8f4f 	dsb	sy
 80054ea:	603b      	str	r3, [r7, #0]
    }
 80054ec:	bf00      	nop
 80054ee:	bf00      	nop
 80054f0:	e7fd      	b.n	80054ee <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80054f2:	f000 ff93 	bl	800641c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80054f6:	4b39      	ldr	r3, [pc, #228]	@ (80055dc <xTaskResumeAll+0x118>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	4a37      	ldr	r2, [pc, #220]	@ (80055dc <xTaskResumeAll+0x118>)
 80054fe:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005500:	4b36      	ldr	r3, [pc, #216]	@ (80055dc <xTaskResumeAll+0x118>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d161      	bne.n	80055cc <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005508:	4b35      	ldr	r3, [pc, #212]	@ (80055e0 <xTaskResumeAll+0x11c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d05d      	beq.n	80055cc <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005510:	e02e      	b.n	8005570 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005512:	4b34      	ldr	r3, [pc, #208]	@ (80055e4 <xTaskResumeAll+0x120>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	3318      	adds	r3, #24
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff f93e 	bl	80047a0 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3304      	adds	r3, #4
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff f939 	bl	80047a0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005532:	2201      	movs	r2, #1
 8005534:	409a      	lsls	r2, r3
 8005536:	4b2c      	ldr	r3, [pc, #176]	@ (80055e8 <xTaskResumeAll+0x124>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4313      	orrs	r3, r2
 800553c:	4a2a      	ldr	r2, [pc, #168]	@ (80055e8 <xTaskResumeAll+0x124>)
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005544:	4613      	mov	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4a27      	ldr	r2, [pc, #156]	@ (80055ec <xTaskResumeAll+0x128>)
 800554e:	441a      	add	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	3304      	adds	r3, #4
 8005554:	4619      	mov	r1, r3
 8005556:	4610      	mov	r0, r2
 8005558:	f7ff f8c7 	bl	80046ea <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005560:	4b23      	ldr	r3, [pc, #140]	@ (80055f0 <xTaskResumeAll+0x12c>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	429a      	cmp	r2, r3
 8005568:	d302      	bcc.n	8005570 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 800556a:	4b22      	ldr	r3, [pc, #136]	@ (80055f4 <xTaskResumeAll+0x130>)
 800556c:	2201      	movs	r2, #1
 800556e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005570:	4b1c      	ldr	r3, [pc, #112]	@ (80055e4 <xTaskResumeAll+0x120>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1cc      	bne.n	8005512 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800557e:	f000 fb0b 	bl	8005b98 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005582:	4b1d      	ldr	r3, [pc, #116]	@ (80055f8 <xTaskResumeAll+0x134>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d010      	beq.n	80055b0 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800558e:	f000 f845 	bl	800561c <xTaskIncrementTick>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8005598:	4b16      	ldr	r3, [pc, #88]	@ (80055f4 <xTaskResumeAll+0x130>)
 800559a:	2201      	movs	r2, #1
 800559c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	3b01      	subs	r3, #1
 80055a2:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f1      	bne.n	800558e <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 80055aa:	4b13      	ldr	r3, [pc, #76]	@ (80055f8 <xTaskResumeAll+0x134>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80055b0:	4b10      	ldr	r3, [pc, #64]	@ (80055f4 <xTaskResumeAll+0x130>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d009      	beq.n	80055cc <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80055b8:	2301      	movs	r3, #1
 80055ba:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80055bc:	4b0f      	ldr	r3, [pc, #60]	@ (80055fc <xTaskResumeAll+0x138>)
 80055be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80055cc:	f000 ff56 	bl	800647c <vPortExitCritical>

    return xAlreadyYielded;
 80055d0:	68bb      	ldr	r3, [r7, #8]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	200002d8 	.word	0x200002d8
 80055e0:	200002b0 	.word	0x200002b0
 80055e4:	20000270 	.word	0x20000270
 80055e8:	200002b8 	.word	0x200002b8
 80055ec:	200001b4 	.word	0x200001b4
 80055f0:	200001b0 	.word	0x200001b0
 80055f4:	200002c4 	.word	0x200002c4
 80055f8:	200002c0 	.word	0x200002c0
 80055fc:	e000ed04 	.word	0xe000ed04

08005600 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005606:	4b04      	ldr	r3, [pc, #16]	@ (8005618 <xTaskGetTickCount+0x18>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800560c:	687b      	ldr	r3, [r7, #4]
}
 800560e:	4618      	mov	r0, r3
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	bc80      	pop	{r7}
 8005616:	4770      	bx	lr
 8005618:	200002b4 	.word	0x200002b4

0800561c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005622:	2300      	movs	r3, #0
 8005624:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005626:	4b48      	ldr	r3, [pc, #288]	@ (8005748 <xTaskIncrementTick+0x12c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	f040 8081 	bne.w	8005732 <xTaskIncrementTick+0x116>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005630:	4b46      	ldr	r3, [pc, #280]	@ (800574c <xTaskIncrementTick+0x130>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005638:	4a44      	ldr	r2, [pc, #272]	@ (800574c <xTaskIncrementTick+0x130>)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d121      	bne.n	8005688 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8005644:	4b42      	ldr	r3, [pc, #264]	@ (8005750 <xTaskIncrementTick+0x134>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <xTaskIncrementTick+0x4a>
        __asm volatile
 800564e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	f3bf 8f6f 	isb	sy
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	603b      	str	r3, [r7, #0]
    }
 8005660:	bf00      	nop
 8005662:	bf00      	nop
 8005664:	e7fd      	b.n	8005662 <xTaskIncrementTick+0x46>
 8005666:	4b3a      	ldr	r3, [pc, #232]	@ (8005750 <xTaskIncrementTick+0x134>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	60fb      	str	r3, [r7, #12]
 800566c:	4b39      	ldr	r3, [pc, #228]	@ (8005754 <xTaskIncrementTick+0x138>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a37      	ldr	r2, [pc, #220]	@ (8005750 <xTaskIncrementTick+0x134>)
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	4a37      	ldr	r2, [pc, #220]	@ (8005754 <xTaskIncrementTick+0x138>)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6013      	str	r3, [r2, #0]
 800567a:	4b37      	ldr	r3, [pc, #220]	@ (8005758 <xTaskIncrementTick+0x13c>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3301      	adds	r3, #1
 8005680:	4a35      	ldr	r2, [pc, #212]	@ (8005758 <xTaskIncrementTick+0x13c>)
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	f000 fa88 	bl	8005b98 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005688:	4b34      	ldr	r3, [pc, #208]	@ (800575c <xTaskIncrementTick+0x140>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	429a      	cmp	r2, r3
 8005690:	d348      	bcc.n	8005724 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005692:	4b2f      	ldr	r3, [pc, #188]	@ (8005750 <xTaskIncrementTick+0x134>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d104      	bne.n	80056a6 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800569c:	4b2f      	ldr	r3, [pc, #188]	@ (800575c <xTaskIncrementTick+0x140>)
 800569e:	f04f 32ff 	mov.w	r2, #4294967295
 80056a2:	601a      	str	r2, [r3, #0]
                    break;
 80056a4:	e03e      	b.n	8005724 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005750 <xTaskIncrementTick+0x134>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d203      	bcs.n	80056c6 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80056be:	4a27      	ldr	r2, [pc, #156]	@ (800575c <xTaskIncrementTick+0x140>)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056c4:	e02e      	b.n	8005724 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	3304      	adds	r3, #4
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff f868 	bl	80047a0 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d004      	beq.n	80056e2 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	3318      	adds	r3, #24
 80056dc:	4618      	mov	r0, r3
 80056de:	f7ff f85f 	bl	80047a0 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e6:	2201      	movs	r2, #1
 80056e8:	409a      	lsls	r2, r3
 80056ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005760 <xTaskIncrementTick+0x144>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005760 <xTaskIncrementTick+0x144>)
 80056f2:	6013      	str	r3, [r2, #0]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056f8:	4613      	mov	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4a18      	ldr	r2, [pc, #96]	@ (8005764 <xTaskIncrementTick+0x148>)
 8005702:	441a      	add	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	3304      	adds	r3, #4
 8005708:	4619      	mov	r1, r3
 800570a:	4610      	mov	r0, r2
 800570c:	f7fe ffed 	bl	80046ea <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005714:	4b14      	ldr	r3, [pc, #80]	@ (8005768 <xTaskIncrementTick+0x14c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800571a:	429a      	cmp	r2, r3
 800571c:	d3b9      	bcc.n	8005692 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800571e:	2301      	movs	r3, #1
 8005720:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005722:	e7b6      	b.n	8005692 <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8005724:	4b11      	ldr	r3, [pc, #68]	@ (800576c <xTaskIncrementTick+0x150>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 800572c:	2301      	movs	r3, #1
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	e004      	b.n	800573c <xTaskIncrementTick+0x120>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8005732:	4b0f      	ldr	r3, [pc, #60]	@ (8005770 <xTaskIncrementTick+0x154>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	3301      	adds	r3, #1
 8005738:	4a0d      	ldr	r2, [pc, #52]	@ (8005770 <xTaskIncrementTick+0x154>)
 800573a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800573c:	697b      	ldr	r3, [r7, #20]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3718      	adds	r7, #24
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	200002d8 	.word	0x200002d8
 800574c:	200002b4 	.word	0x200002b4
 8005750:	20000268 	.word	0x20000268
 8005754:	2000026c 	.word	0x2000026c
 8005758:	200002c8 	.word	0x200002c8
 800575c:	200002d0 	.word	0x200002d0
 8005760:	200002b8 	.word	0x200002b8
 8005764:	200001b4 	.word	0x200001b4
 8005768:	200001b0 	.word	0x200001b0
 800576c:	200002c4 	.word	0x200002c4
 8005770:	200002c0 	.word	0x200002c0

08005774 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800577a:	4b29      	ldr	r3, [pc, #164]	@ (8005820 <vTaskSwitchContext+0xac>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8005782:	4b28      	ldr	r3, [pc, #160]	@ (8005824 <vTaskSwitchContext+0xb0>)
 8005784:	2201      	movs	r2, #1
 8005786:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8005788:	e045      	b.n	8005816 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 800578a:	4b26      	ldr	r3, [pc, #152]	@ (8005824 <vTaskSwitchContext+0xb0>)
 800578c:	2200      	movs	r2, #0
 800578e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005790:	4b25      	ldr	r3, [pc, #148]	@ (8005828 <vTaskSwitchContext+0xb4>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	fab3 f383 	clz	r3, r3
 800579c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800579e:	7afb      	ldrb	r3, [r7, #11]
 80057a0:	f1c3 031f 	rsb	r3, r3, #31
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	4921      	ldr	r1, [pc, #132]	@ (800582c <vTaskSwitchContext+0xb8>)
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	4613      	mov	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <vTaskSwitchContext+0x5e>
        __asm volatile
 80057ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	607b      	str	r3, [r7, #4]
    }
 80057cc:	bf00      	nop
 80057ce:	bf00      	nop
 80057d0:	e7fd      	b.n	80057ce <vTaskSwitchContext+0x5a>
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	4613      	mov	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4a13      	ldr	r2, [pc, #76]	@ (800582c <vTaskSwitchContext+0xb8>)
 80057de:	4413      	add	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	605a      	str	r2, [r3, #4]
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	685a      	ldr	r2, [r3, #4]
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	3308      	adds	r3, #8
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d104      	bne.n	8005802 <vTaskSwitchContext+0x8e>
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	605a      	str	r2, [r3, #4]
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	4a09      	ldr	r2, [pc, #36]	@ (8005830 <vTaskSwitchContext+0xbc>)
 800580a:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800580c:	4b08      	ldr	r3, [pc, #32]	@ (8005830 <vTaskSwitchContext+0xbc>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	334c      	adds	r3, #76	@ 0x4c
 8005812:	4a08      	ldr	r2, [pc, #32]	@ (8005834 <vTaskSwitchContext+0xc0>)
 8005814:	6013      	str	r3, [r2, #0]
}
 8005816:	bf00      	nop
 8005818:	371c      	adds	r7, #28
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr
 8005820:	200002d8 	.word	0x200002d8
 8005824:	200002c4 	.word	0x200002c4
 8005828:	200002b8 	.word	0x200002b8
 800582c:	200001b4 	.word	0x200001b4
 8005830:	200001b0 	.word	0x200001b0
 8005834:	2000002c 	.word	0x2000002c

08005838 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	60fb      	str	r3, [r7, #12]
    }
 800585a:	bf00      	nop
 800585c:	bf00      	nop
 800585e:	e7fd      	b.n	800585c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005860:	4b07      	ldr	r3, [pc, #28]	@ (8005880 <vTaskPlaceOnEventList+0x48>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3318      	adds	r3, #24
 8005866:	4619      	mov	r1, r3
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7fe ff61 	bl	8004730 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800586e:	2101      	movs	r1, #1
 8005870:	6838      	ldr	r0, [r7, #0]
 8005872:	f000 fcc3 	bl	80061fc <prvAddCurrentTaskToDelayedList>
}
 8005876:	bf00      	nop
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	200001b0 	.word	0x200001b0

08005884 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b086      	sub	sp, #24
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	60fb      	str	r3, [r7, #12]
    }
 80058ac:	bf00      	nop
 80058ae:	bf00      	nop
 80058b0:	e7fd      	b.n	80058ae <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	3318      	adds	r3, #24
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7fe ff72 	bl	80047a0 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005934 <xTaskRemoveFromEventList+0xb0>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d11c      	bne.n	80058fe <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	3304      	adds	r3, #4
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fe ff69 	bl	80047a0 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d2:	2201      	movs	r2, #1
 80058d4:	409a      	lsls	r2, r3
 80058d6:	4b18      	ldr	r3, [pc, #96]	@ (8005938 <xTaskRemoveFromEventList+0xb4>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4313      	orrs	r3, r2
 80058dc:	4a16      	ldr	r2, [pc, #88]	@ (8005938 <xTaskRemoveFromEventList+0xb4>)
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e4:	4613      	mov	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4a13      	ldr	r2, [pc, #76]	@ (800593c <xTaskRemoveFromEventList+0xb8>)
 80058ee:	441a      	add	r2, r3
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7fe fef7 	bl	80046ea <vListInsertEnd>
 80058fc:	e005      	b.n	800590a <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	3318      	adds	r3, #24
 8005902:	4619      	mov	r1, r3
 8005904:	480e      	ldr	r0, [pc, #56]	@ (8005940 <xTaskRemoveFromEventList+0xbc>)
 8005906:	f7fe fef0 	bl	80046ea <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <xTaskRemoveFromEventList+0xc0>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005914:	429a      	cmp	r2, r3
 8005916:	d905      	bls.n	8005924 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005918:	2301      	movs	r3, #1
 800591a:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800591c:	4b0a      	ldr	r3, [pc, #40]	@ (8005948 <xTaskRemoveFromEventList+0xc4>)
 800591e:	2201      	movs	r2, #1
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	e001      	b.n	8005928 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8005924:	2300      	movs	r3, #0
 8005926:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005928:	697b      	ldr	r3, [r7, #20]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3718      	adds	r7, #24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	200002d8 	.word	0x200002d8
 8005938:	200002b8 	.word	0x200002b8
 800593c:	200001b4 	.word	0x200001b4
 8005940:	20000270 	.word	0x20000270
 8005944:	200001b0 	.word	0x200001b0
 8005948:	200002c4 	.word	0x200002c4

0800594c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005954:	4b06      	ldr	r3, [pc, #24]	@ (8005970 <vTaskInternalSetTimeOutState+0x24>)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800595c:	4b05      	ldr	r3, [pc, #20]	@ (8005974 <vTaskInternalSetTimeOutState+0x28>)
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	605a      	str	r2, [r3, #4]
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	bc80      	pop	{r7}
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	200002c8 	.word	0x200002c8
 8005974:	200002b4 	.word	0x200002b4

08005978 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10b      	bne.n	80059a0 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8005988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598c:	f383 8811 	msr	BASEPRI, r3
 8005990:	f3bf 8f6f 	isb	sy
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	613b      	str	r3, [r7, #16]
    }
 800599a:	bf00      	nop
 800599c:	bf00      	nop
 800599e:	e7fd      	b.n	800599c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10b      	bne.n	80059be <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	60fb      	str	r3, [r7, #12]
    }
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	e7fd      	b.n	80059ba <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80059be:	f000 fd2d 	bl	800641c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80059c2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a40 <xTaskCheckForTimeOut+0xc8>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059da:	d102      	bne.n	80059e2 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80059dc:	2300      	movs	r3, #0
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	e026      	b.n	8005a30 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	4b17      	ldr	r3, [pc, #92]	@ (8005a44 <xTaskCheckForTimeOut+0xcc>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d00a      	beq.n	8005a04 <xTaskCheckForTimeOut+0x8c>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d305      	bcc.n	8005a04 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80059f8:	2301      	movs	r3, #1
 80059fa:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2200      	movs	r2, #0
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e015      	b.n	8005a30 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d20b      	bcs.n	8005a26 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	1ad2      	subs	r2, r2, r3
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7ff ff96 	bl	800594c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005a20:	2300      	movs	r3, #0
 8005a22:	61fb      	str	r3, [r7, #28]
 8005a24:	e004      	b.n	8005a30 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005a30:	f000 fd24 	bl	800647c <vPortExitCritical>

    return xReturn;
 8005a34:	69fb      	ldr	r3, [r7, #28]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3720      	adds	r7, #32
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	200002b4 	.word	0x200002b4
 8005a44:	200002c8 	.word	0x200002c8

08005a48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a48:	b480      	push	{r7}
 8005a4a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8005a4c:	4b03      	ldr	r3, [pc, #12]	@ (8005a5c <vTaskMissedYield+0x14>)
 8005a4e:	2201      	movs	r2, #1
 8005a50:	601a      	str	r2, [r3, #0]
}
 8005a52:	bf00      	nop
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bc80      	pop	{r7}
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	200002c4 	.word	0x200002c4

08005a60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005a68:	f000 f852 	bl	8005b10 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a6c:	4b06      	ldr	r3, [pc, #24]	@ (8005a88 <prvIdleTask+0x28>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d9f9      	bls.n	8005a68 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8005a74:	4b05      	ldr	r3, [pc, #20]	@ (8005a8c <prvIdleTask+0x2c>)
 8005a76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8005a84:	e7f0      	b.n	8005a68 <prvIdleTask+0x8>
 8005a86:	bf00      	nop
 8005a88:	200001b4 	.word	0x200001b4
 8005a8c:	e000ed04 	.word	0xe000ed04

08005a90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a96:	2300      	movs	r3, #0
 8005a98:	607b      	str	r3, [r7, #4]
 8005a9a:	e00c      	b.n	8005ab6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4a12      	ldr	r2, [pc, #72]	@ (8005af0 <prvInitialiseTaskLists+0x60>)
 8005aa8:	4413      	add	r3, r2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7fe fdf2 	bl	8004694 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	607b      	str	r3, [r7, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b06      	cmp	r3, #6
 8005aba:	d9ef      	bls.n	8005a9c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005abc:	480d      	ldr	r0, [pc, #52]	@ (8005af4 <prvInitialiseTaskLists+0x64>)
 8005abe:	f7fe fde9 	bl	8004694 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005ac2:	480d      	ldr	r0, [pc, #52]	@ (8005af8 <prvInitialiseTaskLists+0x68>)
 8005ac4:	f7fe fde6 	bl	8004694 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005ac8:	480c      	ldr	r0, [pc, #48]	@ (8005afc <prvInitialiseTaskLists+0x6c>)
 8005aca:	f7fe fde3 	bl	8004694 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8005ace:	480c      	ldr	r0, [pc, #48]	@ (8005b00 <prvInitialiseTaskLists+0x70>)
 8005ad0:	f7fe fde0 	bl	8004694 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8005ad4:	480b      	ldr	r0, [pc, #44]	@ (8005b04 <prvInitialiseTaskLists+0x74>)
 8005ad6:	f7fe fddd 	bl	8004694 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005ada:	4b0b      	ldr	r3, [pc, #44]	@ (8005b08 <prvInitialiseTaskLists+0x78>)
 8005adc:	4a05      	ldr	r2, [pc, #20]	@ (8005af4 <prvInitialiseTaskLists+0x64>)
 8005ade:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8005b0c <prvInitialiseTaskLists+0x7c>)
 8005ae2:	4a05      	ldr	r2, [pc, #20]	@ (8005af8 <prvInitialiseTaskLists+0x68>)
 8005ae4:	601a      	str	r2, [r3, #0]
}
 8005ae6:	bf00      	nop
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	200001b4 	.word	0x200001b4
 8005af4:	20000240 	.word	0x20000240
 8005af8:	20000254 	.word	0x20000254
 8005afc:	20000270 	.word	0x20000270
 8005b00:	20000284 	.word	0x20000284
 8005b04:	2000029c 	.word	0x2000029c
 8005b08:	20000268 	.word	0x20000268
 8005b0c:	2000026c 	.word	0x2000026c

08005b10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b16:	e019      	b.n	8005b4c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8005b18:	f000 fc80 	bl	800641c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b1c:	4b10      	ldr	r3, [pc, #64]	@ (8005b60 <prvCheckTasksWaitingTermination+0x50>)
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	3304      	adds	r3, #4
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7fe fe39 	bl	80047a0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8005b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b64 <prvCheckTasksWaitingTermination+0x54>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	4a0b      	ldr	r2, [pc, #44]	@ (8005b64 <prvCheckTasksWaitingTermination+0x54>)
 8005b36:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005b38:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <prvCheckTasksWaitingTermination+0x58>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005b68 <prvCheckTasksWaitingTermination+0x58>)
 8005b40:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8005b42:	f000 fc9b 	bl	800647c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f810 	bl	8005b6c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b4c:	4b06      	ldr	r3, [pc, #24]	@ (8005b68 <prvCheckTasksWaitingTermination+0x58>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e1      	bne.n	8005b18 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8005b54:	bf00      	nop
 8005b56:	bf00      	nop
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	20000284 	.word	0x20000284
 8005b64:	200002b0 	.word	0x200002b0
 8005b68:	20000298 	.word	0x20000298

08005b6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	334c      	adds	r3, #76	@ 0x4c
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 ff19 	bl	80069b0 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 fdee 	bl	8006764 <vPortFree>
                vPortFree( pxTCB );
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 fdeb 	bl	8006764 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b9c:	4b09      	ldr	r3, [pc, #36]	@ (8005bc4 <prvResetNextTaskUnblockTime+0x2c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d104      	bne.n	8005bb0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005ba6:	4b08      	ldr	r3, [pc, #32]	@ (8005bc8 <prvResetNextTaskUnblockTime+0x30>)
 8005ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bac:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005bae:	e005      	b.n	8005bbc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005bb0:	4b04      	ldr	r3, [pc, #16]	@ (8005bc4 <prvResetNextTaskUnblockTime+0x2c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a03      	ldr	r2, [pc, #12]	@ (8005bc8 <prvResetNextTaskUnblockTime+0x30>)
 8005bba:	6013      	str	r3, [r2, #0]
}
 8005bbc:	bf00      	nop
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bc80      	pop	{r7}
 8005bc2:	4770      	bx	lr
 8005bc4:	20000268 	.word	0x20000268
 8005bc8:	200002d0 	.word	0x200002d0

08005bcc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8005bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8005c00 <xTaskGetSchedulerState+0x34>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d102      	bne.n	8005be0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	607b      	str	r3, [r7, #4]
 8005bde:	e008      	b.n	8005bf2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005be0:	4b08      	ldr	r3, [pc, #32]	@ (8005c04 <xTaskGetSchedulerState+0x38>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d102      	bne.n	8005bee <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8005be8:	2302      	movs	r3, #2
 8005bea:	607b      	str	r3, [r7, #4]
 8005bec:	e001      	b.n	8005bf2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8005bf2:	687b      	ldr	r3, [r7, #4]
    }
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	200002bc 	.word	0x200002bc
 8005c04:	200002d8 	.word	0x200002d8

08005c08 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d05e      	beq.n	8005cdc <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c22:	4b31      	ldr	r3, [pc, #196]	@ (8005ce8 <xTaskPriorityInherit+0xe0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d24e      	bcs.n	8005cca <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	db06      	blt.n	8005c42 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c34:	4b2c      	ldr	r3, [pc, #176]	@ (8005ce8 <xTaskPriorityInherit+0xe0>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3a:	f1c3 0207 	rsb	r2, r3, #7
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	6959      	ldr	r1, [r3, #20]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	4413      	add	r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	4a26      	ldr	r2, [pc, #152]	@ (8005cec <xTaskPriorityInherit+0xe4>)
 8005c54:	4413      	add	r3, r2
 8005c56:	4299      	cmp	r1, r3
 8005c58:	d12f      	bne.n	8005cba <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	3304      	adds	r3, #4
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7fe fd9e 	bl	80047a0 <uxListRemove>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d10a      	bne.n	8005c80 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6e:	2201      	movs	r2, #1
 8005c70:	fa02 f303 	lsl.w	r3, r2, r3
 8005c74:	43da      	mvns	r2, r3
 8005c76:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf0 <xTaskPriorityInherit+0xe8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf0 <xTaskPriorityInherit+0xe8>)
 8005c7e:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c80:	4b19      	ldr	r3, [pc, #100]	@ (8005ce8 <xTaskPriorityInherit+0xe0>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8e:	2201      	movs	r2, #1
 8005c90:	409a      	lsls	r2, r3
 8005c92:	4b17      	ldr	r3, [pc, #92]	@ (8005cf0 <xTaskPriorityInherit+0xe8>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	4a15      	ldr	r2, [pc, #84]	@ (8005cf0 <xTaskPriorityInherit+0xe8>)
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4a10      	ldr	r2, [pc, #64]	@ (8005cec <xTaskPriorityInherit+0xe4>)
 8005caa:	441a      	add	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	3304      	adds	r3, #4
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	f7fe fd19 	bl	80046ea <vListInsertEnd>
 8005cb8:	e004      	b.n	8005cc4 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005cba:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce8 <xTaskPriorityInherit+0xe0>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	e008      	b.n	8005cdc <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cce:	4b06      	ldr	r3, [pc, #24]	@ (8005ce8 <xTaskPriorityInherit+0xe0>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d201      	bcs.n	8005cdc <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
    }
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	200001b0 	.word	0x200001b0
 8005cec:	200001b4 	.word	0x200001b4
 8005cf0:	200002b8 	.word	0x200002b8

08005cf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d065      	beq.n	8005dd6 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005d0a:	4b35      	ldr	r3, [pc, #212]	@ (8005de0 <xTaskPriorityDisinherit+0xec>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d00b      	beq.n	8005d2c <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8005d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60fb      	str	r3, [r7, #12]
    }
 8005d26:	bf00      	nop
 8005d28:	bf00      	nop
 8005d2a:	e7fd      	b.n	8005d28 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8005d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d38:	f383 8811 	msr	BASEPRI, r3
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f3bf 8f4f 	dsb	sy
 8005d44:	60bb      	str	r3, [r7, #8]
    }
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	e7fd      	b.n	8005d48 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d50:	1e5a      	subs	r2, r3, #1
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d039      	beq.n	8005dd6 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d135      	bne.n	8005dd6 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe fd16 	bl	80047a0 <uxListRemove>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10a      	bne.n	8005d90 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7e:	2201      	movs	r2, #1
 8005d80:	fa02 f303 	lsl.w	r3, r2, r3
 8005d84:	43da      	mvns	r2, r3
 8005d86:	4b17      	ldr	r3, [pc, #92]	@ (8005de4 <xTaskPriorityDisinherit+0xf0>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	4a15      	ldr	r2, [pc, #84]	@ (8005de4 <xTaskPriorityDisinherit+0xf0>)
 8005d8e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	f1c3 0207 	rsb	r2, r3, #7
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	2201      	movs	r2, #1
 8005daa:	409a      	lsls	r2, r3
 8005dac:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <xTaskPriorityDisinherit+0xf0>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	4a0c      	ldr	r2, [pc, #48]	@ (8005de4 <xTaskPriorityDisinherit+0xf0>)
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4a09      	ldr	r2, [pc, #36]	@ (8005de8 <xTaskPriorityDisinherit+0xf4>)
 8005dc4:	441a      	add	r2, r3
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	3304      	adds	r3, #4
 8005dca:	4619      	mov	r1, r3
 8005dcc:	4610      	mov	r0, r2
 8005dce:	f7fe fc8c 	bl	80046ea <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005dd6:	697b      	ldr	r3, [r7, #20]
    }
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3718      	adds	r7, #24
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	200001b0 	.word	0x200001b0
 8005de4:	200002b8 	.word	0x200002b8
 8005de8:	200001b4 	.word	0x200001b4

08005dec <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d079      	beq.n	8005ef8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10b      	bne.n	8005e24 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 8005e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	60fb      	str	r3, [r7, #12]
    }
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
 8005e22:	e7fd      	b.n	8005e20 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d902      	bls.n	8005e34 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	61fb      	str	r3, [r7, #28]
 8005e32:	e002      	b.n	8005e3a <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e38:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d059      	beq.n	8005ef8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d154      	bne.n	8005ef8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8005e4e:	4b2c      	ldr	r3, [pc, #176]	@ (8005f00 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d10b      	bne.n	8005e70 <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8005e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	60bb      	str	r3, [r7, #8]
    }
 8005e6a:	bf00      	nop
 8005e6c:	bf00      	nop
 8005e6e:	e7fd      	b.n	8005e6c <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e74:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	69fa      	ldr	r2, [r7, #28]
 8005e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	db04      	blt.n	8005e8e <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	f1c3 0207 	rsb	r2, r3, #7
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	6959      	ldr	r1, [r3, #20]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4a19      	ldr	r2, [pc, #100]	@ (8005f04 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e9e:	4413      	add	r3, r2
 8005ea0:	4299      	cmp	r1, r3
 8005ea2:	d129      	bne.n	8005ef8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7fe fc79 	bl	80047a0 <uxListRemove>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	2201      	movs	r2, #1
 8005eba:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebe:	43da      	mvns	r2, r3
 8005ec0:	4b11      	ldr	r3, [pc, #68]	@ (8005f08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	4a10      	ldr	r2, [pc, #64]	@ (8005f08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005ec8:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ece:	2201      	movs	r2, #1
 8005ed0:	409a      	lsls	r2, r3
 8005ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8005f08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	4a0b      	ldr	r2, [pc, #44]	@ (8005f08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	4413      	add	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4a06      	ldr	r2, [pc, #24]	@ (8005f04 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005eea:	441a      	add	r2, r3
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	3304      	adds	r3, #4
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	4610      	mov	r0, r2
 8005ef4:	f7fe fbf9 	bl	80046ea <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005ef8:	bf00      	nop
 8005efa:	3720      	adds	r7, #32
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	200001b0 	.word	0x200001b0
 8005f04:	200001b4 	.word	0x200001b4
 8005f08:	200002b8 	.word	0x200002b8

08005f0c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8005f10:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d004      	beq.n	8005f22 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005f18:	4b05      	ldr	r3, [pc, #20]	@ (8005f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f1e:	3201      	adds	r2, #1
 8005f20:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        return pxCurrentTCB;
 8005f22:	4b03      	ldr	r3, [pc, #12]	@ (8005f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f24:	681b      	ldr	r3, [r3, #0]
    }
 8005f26:	4618      	mov	r0, r3
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bc80      	pop	{r7}
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	200001b0 	.word	0x200001b0

08005f34 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00b      	beq.n	8005f60 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8005f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	613b      	str	r3, [r7, #16]
    }
 8005f5a:	bf00      	nop
 8005f5c:	bf00      	nop
 8005f5e:	e7fd      	b.n	8005f5c <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8005f60:	f000 fa5c 	bl	800641c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005f64:	4b31      	ldr	r3, [pc, #196]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	339c      	adds	r3, #156	@ 0x9c
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d022      	beq.n	8005fbc <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8005f76:	4b2d      	ldr	r3, [pc, #180]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	3226      	adds	r2, #38	@ 0x26
 8005f7e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f82:	68ba      	ldr	r2, [r7, #8]
 8005f84:	43d2      	mvns	r2, r2
 8005f86:	4011      	ands	r1, r2
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	3226      	adds	r2, #38	@ 0x26
 8005f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8005f90:	4b26      	ldr	r3, [pc, #152]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4413      	add	r3, r2
 8005f98:	339c      	adds	r3, #156	@ 0x9c
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00b      	beq.n	8005fbc <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	6a38      	ldr	r0, [r7, #32]
 8005fa8:	f000 f928 	bl	80061fc <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8005fac:	4b20      	ldr	r3, [pc, #128]	@ (8006030 <xTaskGenericNotifyWait+0xfc>)
 8005fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005fbc:	f000 fa5e 	bl	800647c <vPortExitCritical>

        taskENTER_CRITICAL();
 8005fc0:	f000 fa2c 	bl	800641c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8005fca:	4b18      	ldr	r3, [pc, #96]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	3226      	adds	r2, #38	@ 0x26
 8005fd2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005fda:	4b14      	ldr	r3, [pc, #80]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	4413      	add	r3, r2
 8005fe2:	339c      	adds	r3, #156	@ 0x9c
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d002      	beq.n	8005ff2 <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8005fec:	2300      	movs	r3, #0
 8005fee:	617b      	str	r3, [r7, #20]
 8005ff0:	e00e      	b.n	8006010 <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8005ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	3226      	adds	r2, #38	@ 0x26
 8005ffa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	43d2      	mvns	r2, r2
 8006002:	4011      	ands	r1, r2
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	3226      	adds	r2, #38	@ 0x26
 8006008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800600c:	2301      	movs	r3, #1
 800600e:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8006010:	4b06      	ldr	r3, [pc, #24]	@ (800602c <xTaskGenericNotifyWait+0xf8>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4413      	add	r3, r2
 8006018:	339c      	adds	r3, #156	@ 0x9c
 800601a:	2200      	movs	r2, #0
 800601c:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800601e:	f000 fa2d 	bl	800647c <vPortExitCritical>

        return xReturn;
 8006022:	697b      	ldr	r3, [r7, #20]
    }
 8006024:	4618      	mov	r0, r3
 8006026:	3718      	adds	r7, #24
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	200001b0 	.word	0x200001b0
 8006030:	e000ed04 	.word	0xe000ed04

08006034 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006034:	b580      	push	{r7, lr}
 8006036:	b08c      	sub	sp, #48	@ 0x30
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
 8006040:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8006042:	2301      	movs	r3, #1
 8006044:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00b      	beq.n	8006064 <xTaskGenericNotify+0x30>
        __asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	623b      	str	r3, [r7, #32]
    }
 800605e:	bf00      	nop
 8006060:	bf00      	nop
 8006062:	e7fd      	b.n	8006060 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10b      	bne.n	8006082 <xTaskGenericNotify+0x4e>
        __asm volatile
 800606a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	61fb      	str	r3, [r7, #28]
    }
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	e7fd      	b.n	800607e <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8006086:	f000 f9c9 	bl	800641c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800608a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800608c:	2b00      	cmp	r3, #0
 800608e:	d006      	beq.n	800609e <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	3226      	adds	r2, #38	@ 0x26
 8006096:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800609a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800609e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	4413      	add	r3, r2
 80060a4:	339c      	adds	r3, #156	@ 0x9c
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80060ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	4413      	add	r3, r2
 80060b2:	339c      	adds	r3, #156	@ 0x9c
 80060b4:	2202      	movs	r2, #2
 80060b6:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	d83b      	bhi.n	8006136 <xTaskGenericNotify+0x102>
 80060be:	a201      	add	r2, pc, #4	@ (adr r2, 80060c4 <xTaskGenericNotify+0x90>)
 80060c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c4:	08006157 	.word	0x08006157
 80060c8:	080060d9 	.word	0x080060d9
 80060cc:	080060f5 	.word	0x080060f5
 80060d0:	0800610d 	.word	0x0800610d
 80060d4:	0800611b 	.word	0x0800611b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80060d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	3226      	adds	r2, #38	@ 0x26
 80060de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	ea42 0103 	orr.w	r1, r2, r3
 80060e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	3226      	adds	r2, #38	@ 0x26
 80060ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80060f2:	e033      	b.n	800615c <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80060f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	3226      	adds	r2, #38	@ 0x26
 80060fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060fe:	1c59      	adds	r1, r3, #1
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	3226      	adds	r2, #38	@ 0x26
 8006106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800610a:	e027      	b.n	800615c <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800610c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	3226      	adds	r2, #38	@ 0x26
 8006112:	6879      	ldr	r1, [r7, #4]
 8006114:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006118:	e020      	b.n	800615c <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800611a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800611e:	2b02      	cmp	r3, #2
 8006120:	d006      	beq.n	8006130 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	3226      	adds	r2, #38	@ 0x26
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800612e:	e015      	b.n	800615c <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8006130:	2300      	movs	r3, #0
 8006132:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8006134:	e012      	b.n	800615c <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006136:	4b2c      	ldr	r3, [pc, #176]	@ (80061e8 <xTaskGenericNotify+0x1b4>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00d      	beq.n	800615a <xTaskGenericNotify+0x126>
        __asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	61bb      	str	r3, [r7, #24]
    }
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <xTaskGenericNotify+0x11e>
                    break;
 8006156:	bf00      	nop
 8006158:	e000      	b.n	800615c <xTaskGenericNotify+0x128>

                    break;
 800615a:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800615c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006160:	2b01      	cmp	r3, #1
 8006162:	d13a      	bne.n	80061da <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006166:	3304      	adds	r3, #4
 8006168:	4618      	mov	r0, r3
 800616a:	f7fe fb19 	bl	80047a0 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800616e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	2201      	movs	r2, #1
 8006174:	409a      	lsls	r2, r3
 8006176:	4b1d      	ldr	r3, [pc, #116]	@ (80061ec <xTaskGenericNotify+0x1b8>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4313      	orrs	r3, r2
 800617c:	4a1b      	ldr	r2, [pc, #108]	@ (80061ec <xTaskGenericNotify+0x1b8>)
 800617e:	6013      	str	r3, [r2, #0]
 8006180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006184:	4613      	mov	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	4a18      	ldr	r2, [pc, #96]	@ (80061f0 <xTaskGenericNotify+0x1bc>)
 800618e:	441a      	add	r2, r3
 8006190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006192:	3304      	adds	r3, #4
 8006194:	4619      	mov	r1, r3
 8006196:	4610      	mov	r0, r2
 8006198:	f7fe faa7 	bl	80046ea <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800619c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d00b      	beq.n	80061bc <xTaskGenericNotify+0x188>
        __asm volatile
 80061a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a8:	f383 8811 	msr	BASEPRI, r3
 80061ac:	f3bf 8f6f 	isb	sy
 80061b0:	f3bf 8f4f 	dsb	sy
 80061b4:	617b      	str	r3, [r7, #20]
    }
 80061b6:	bf00      	nop
 80061b8:	bf00      	nop
 80061ba:	e7fd      	b.n	80061b8 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c0:	4b0c      	ldr	r3, [pc, #48]	@ (80061f4 <xTaskGenericNotify+0x1c0>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d907      	bls.n	80061da <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80061ca:	4b0b      	ldr	r3, [pc, #44]	@ (80061f8 <xTaskGenericNotify+0x1c4>)
 80061cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d0:	601a      	str	r2, [r3, #0]
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80061da:	f000 f94f 	bl	800647c <vPortExitCritical>

        return xReturn;
 80061de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 80061e0:	4618      	mov	r0, r3
 80061e2:	3730      	adds	r7, #48	@ 0x30
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	200002b4 	.word	0x200002b4
 80061ec:	200002b8 	.word	0x200002b8
 80061f0:	200001b4 	.word	0x200001b4
 80061f4:	200001b0 	.word	0x200001b0
 80061f8:	e000ed04 	.word	0xe000ed04

080061fc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006206:	4b29      	ldr	r3, [pc, #164]	@ (80062ac <prvAddCurrentTaskToDelayedList+0xb0>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800620c:	4b28      	ldr	r3, [pc, #160]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3304      	adds	r3, #4
 8006212:	4618      	mov	r0, r3
 8006214:	f7fe fac4 	bl	80047a0 <uxListRemove>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800621e:	4b24      	ldr	r3, [pc, #144]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006224:	2201      	movs	r2, #1
 8006226:	fa02 f303 	lsl.w	r3, r2, r3
 800622a:	43da      	mvns	r2, r3
 800622c:	4b21      	ldr	r3, [pc, #132]	@ (80062b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4013      	ands	r3, r2
 8006232:	4a20      	ldr	r2, [pc, #128]	@ (80062b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006234:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623c:	d10a      	bne.n	8006254 <prvAddCurrentTaskToDelayedList+0x58>
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006244:	4b1a      	ldr	r3, [pc, #104]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3304      	adds	r3, #4
 800624a:	4619      	mov	r1, r3
 800624c:	481a      	ldr	r0, [pc, #104]	@ (80062b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800624e:	f7fe fa4c 	bl	80046ea <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006252:	e026      	b.n	80062a2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4413      	add	r3, r2
 800625a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800625c:	4b14      	ldr	r3, [pc, #80]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	429a      	cmp	r2, r3
 800626a:	d209      	bcs.n	8006280 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800626c:	4b13      	ldr	r3, [pc, #76]	@ (80062bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	4b0f      	ldr	r3, [pc, #60]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	3304      	adds	r3, #4
 8006276:	4619      	mov	r1, r3
 8006278:	4610      	mov	r0, r2
 800627a:	f7fe fa59 	bl	8004730 <vListInsert>
}
 800627e:	e010      	b.n	80062a2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006280:	4b0f      	ldr	r3, [pc, #60]	@ (80062c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	4b0a      	ldr	r3, [pc, #40]	@ (80062b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3304      	adds	r3, #4
 800628a:	4619      	mov	r1, r3
 800628c:	4610      	mov	r0, r2
 800628e:	f7fe fa4f 	bl	8004730 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8006292:	4b0c      	ldr	r3, [pc, #48]	@ (80062c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	429a      	cmp	r2, r3
 800629a:	d202      	bcs.n	80062a2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 800629c:	4a09      	ldr	r2, [pc, #36]	@ (80062c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	6013      	str	r3, [r2, #0]
}
 80062a2:	bf00      	nop
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	200002b4 	.word	0x200002b4
 80062b0:	200001b0 	.word	0x200001b0
 80062b4:	200002b8 	.word	0x200002b8
 80062b8:	2000029c 	.word	0x2000029c
 80062bc:	2000026c 	.word	0x2000026c
 80062c0:	20000268 	.word	0x20000268
 80062c4:	200002d0 	.word	0x200002d0

080062c8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	3b04      	subs	r3, #4
 80062d8:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80062e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	3b04      	subs	r3, #4
 80062e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f023 0201 	bic.w	r2, r3, #1
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3b04      	subs	r3, #4
 80062f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80062f8:	4a08      	ldr	r2, [pc, #32]	@ (800631c <pxPortInitialiseStack+0x54>)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	3b14      	subs	r3, #20
 8006302:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3b20      	subs	r3, #32
 800630e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006310:	68fb      	ldr	r3, [r7, #12]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	bc80      	pop	{r7}
 800631a:	4770      	bx	lr
 800631c:	08006321 	.word	0x08006321

08006320 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8006326:	2300      	movs	r3, #0
 8006328:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800632a:	4b12      	ldr	r3, [pc, #72]	@ (8006374 <prvTaskExitError+0x54>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006332:	d00b      	beq.n	800634c <prvTaskExitError+0x2c>
        __asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006338:	f383 8811 	msr	BASEPRI, r3
 800633c:	f3bf 8f6f 	isb	sy
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	60fb      	str	r3, [r7, #12]
    }
 8006346:	bf00      	nop
 8006348:	bf00      	nop
 800634a:	e7fd      	b.n	8006348 <prvTaskExitError+0x28>
        __asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	60bb      	str	r3, [r7, #8]
    }
 800635e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8006360:	bf00      	nop
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0fc      	beq.n	8006362 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	bc80      	pop	{r7}
 8006372:	4770      	bx	lr
 8006374:	20000028 	.word	0x20000028
	...

08006380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006380:	4b07      	ldr	r3, [pc, #28]	@ (80063a0 <pxCurrentTCBConst2>)
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	6808      	ldr	r0, [r1, #0]
 8006386:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800638a:	f380 8809 	msr	PSP, r0
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f04f 0000 	mov.w	r0, #0
 8006396:	f380 8811 	msr	BASEPRI, r0
 800639a:	f04e 0e0d 	orr.w	lr, lr, #13
 800639e:	4770      	bx	lr

080063a0 <pxCurrentTCBConst2>:
 80063a0:	200001b0 	.word	0x200001b0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop

080063a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80063a8:	4806      	ldr	r0, [pc, #24]	@ (80063c4 <prvPortStartFirstTask+0x1c>)
 80063aa:	6800      	ldr	r0, [r0, #0]
 80063ac:	6800      	ldr	r0, [r0, #0]
 80063ae:	f380 8808 	msr	MSP, r0
 80063b2:	b662      	cpsie	i
 80063b4:	b661      	cpsie	f
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	f3bf 8f6f 	isb	sy
 80063be:	df00      	svc	0
 80063c0:	bf00      	nop
 80063c2:	0000      	.short	0x0000
 80063c4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80063c8:	2200      	movs	r2, #0
 80063ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063ce:	4802      	ldr	r0, [pc, #8]	@ (80063d8 <prvPortStartFirstTask+0x30>)
 80063d0:	f7fb f92a 	bl	8001628 <HAL_GPIO_WritePin>
}
 80063d4:	bf00      	nop
 80063d6:	bf00      	nop
 80063d8:	40011000 	.word	0x40011000

080063dc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	af00      	add	r7, sp, #0

        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80063e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006414 <xPortStartScheduler+0x38>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006414 <xPortStartScheduler+0x38>)
 80063e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80063ea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80063ec:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <xPortStartScheduler+0x38>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a08      	ldr	r2, [pc, #32]	@ (8006414 <xPortStartScheduler+0x38>)
 80063f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80063f6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80063f8:	f000 f8b0 	bl	800655c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80063fc:	4b06      	ldr	r3, [pc, #24]	@ (8006418 <xPortStartScheduler+0x3c>)
 80063fe:	2200      	movs	r2, #0
 8006400:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8006402:	f7ff ffd1 	bl	80063a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006406:	f7ff f9b5 	bl	8005774 <vTaskSwitchContext>
    prvTaskExitError();
 800640a:	f7ff ff89 	bl	8006320 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	bd80      	pop	{r7, pc}
 8006414:	e000ed20 	.word	0xe000ed20
 8006418:	20000028 	.word	0x20000028

0800641c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
        __asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	607b      	str	r3, [r7, #4]
    }
 8006434:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006436:	4b0f      	ldr	r3, [pc, #60]	@ (8006474 <vPortEnterCritical+0x58>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3301      	adds	r3, #1
 800643c:	4a0d      	ldr	r2, [pc, #52]	@ (8006474 <vPortEnterCritical+0x58>)
 800643e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006440:	4b0c      	ldr	r3, [pc, #48]	@ (8006474 <vPortEnterCritical+0x58>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d110      	bne.n	800646a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006448:	4b0b      	ldr	r3, [pc, #44]	@ (8006478 <vPortEnterCritical+0x5c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00b      	beq.n	800646a <vPortEnterCritical+0x4e>
        __asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	603b      	str	r3, [r7, #0]
    }
 8006464:	bf00      	nop
 8006466:	bf00      	nop
 8006468:	e7fd      	b.n	8006466 <vPortEnterCritical+0x4a>
    }
}
 800646a:	bf00      	nop
 800646c:	370c      	adds	r7, #12
 800646e:	46bd      	mov	sp, r7
 8006470:	bc80      	pop	{r7}
 8006472:	4770      	bx	lr
 8006474:	20000028 	.word	0x20000028
 8006478:	e000ed04 	.word	0xe000ed04

0800647c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8006482:	4b12      	ldr	r3, [pc, #72]	@ (80064cc <vPortExitCritical+0x50>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10b      	bne.n	80064a2 <vPortExitCritical+0x26>
        __asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	607b      	str	r3, [r7, #4]
    }
 800649c:	bf00      	nop
 800649e:	bf00      	nop
 80064a0:	e7fd      	b.n	800649e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80064a2:	4b0a      	ldr	r3, [pc, #40]	@ (80064cc <vPortExitCritical+0x50>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	4a08      	ldr	r2, [pc, #32]	@ (80064cc <vPortExitCritical+0x50>)
 80064aa:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80064ac:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <vPortExitCritical+0x50>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d105      	bne.n	80064c0 <vPortExitCritical+0x44>
 80064b4:	2300      	movs	r3, #0
 80064b6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80064be:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bc80      	pop	{r7}
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000028 	.word	0x20000028

080064d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80064d0:	f3ef 8009 	mrs	r0, PSP
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006510 <pxCurrentTCBConst>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064e0:	6010      	str	r0, [r2, #0]
 80064e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80064e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80064ea:	f380 8811 	msr	BASEPRI, r0
 80064ee:	f7ff f941 	bl	8005774 <vTaskSwitchContext>
 80064f2:	f04f 0000 	mov.w	r0, #0
 80064f6:	f380 8811 	msr	BASEPRI, r0
 80064fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80064fe:	6819      	ldr	r1, [r3, #0]
 8006500:	6808      	ldr	r0, [r1, #0]
 8006502:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006506:	f380 8809 	msr	PSP, r0
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	4770      	bx	lr

08006510 <pxCurrentTCBConst>:
 8006510:	200001b0 	.word	0x200001b0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
        __asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
    }
 8006530:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006532:	f7ff f873 	bl	800561c <xTaskIncrementTick>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800653c:	4b06      	ldr	r3, [pc, #24]	@ (8006558 <SysTick_Handler+0x40>)
 800653e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	603b      	str	r3, [r7, #0]
        __asm volatile
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	f383 8811 	msr	BASEPRI, r3
    }
 800654e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	e000ed04 	.word	0xe000ed04

0800655c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006560:	4b0a      	ldr	r3, [pc, #40]	@ (800658c <vPortSetupTimerInterrupt+0x30>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006566:	4b0a      	ldr	r3, [pc, #40]	@ (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800656c:	4b09      	ldr	r3, [pc, #36]	@ (8006594 <vPortSetupTimerInterrupt+0x38>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a09      	ldr	r2, [pc, #36]	@ (8006598 <vPortSetupTimerInterrupt+0x3c>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	099b      	lsrs	r3, r3, #6
 8006578:	4a08      	ldr	r2, [pc, #32]	@ (800659c <vPortSetupTimerInterrupt+0x40>)
 800657a:	3b01      	subs	r3, #1
 800657c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800657e:	4b03      	ldr	r3, [pc, #12]	@ (800658c <vPortSetupTimerInterrupt+0x30>)
 8006580:	2207      	movs	r2, #7
 8006582:	601a      	str	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr
 800658c:	e000e010 	.word	0xe000e010
 8006590:	e000e018 	.word	0xe000e018
 8006594:	2000001c 	.word	0x2000001c
 8006598:	10624dd3 	.word	0x10624dd3
 800659c:	e000e014 	.word	0xe000e014

080065a0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08a      	sub	sp, #40	@ 0x28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80065a8:	2300      	movs	r3, #0
 80065aa:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80065ac:	f7fe ff7c 	bl	80054a8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80065b0:	4b66      	ldr	r3, [pc, #408]	@ (800674c <pvPortMalloc+0x1ac>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80065b8:	f000 f938 	bl	800682c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065bc:	4b64      	ldr	r3, [pc, #400]	@ (8006750 <pvPortMalloc+0x1b0>)
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f040 80a9 	bne.w	800671c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d02e      	beq.n	800662e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80065d0:	2208      	movs	r2, #8
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d228      	bcs.n	800662e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80065dc:	2208      	movs	r2, #8
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4413      	add	r3, r2
 80065e2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f003 0307 	and.w	r3, r3, #7
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d022      	beq.n	8006634 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f023 0307 	bic.w	r3, r3, #7
 80065f4:	3308      	adds	r3, #8
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d215      	bcs.n	8006628 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f023 0307 	bic.w	r3, r3, #7
 8006602:	3308      	adds	r3, #8
 8006604:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	2b00      	cmp	r3, #0
 800660e:	d011      	beq.n	8006634 <pvPortMalloc+0x94>
        __asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	617b      	str	r3, [r7, #20]
    }
 8006622:	bf00      	nop
 8006624:	bf00      	nop
 8006626:	e7fd      	b.n	8006624 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006628:	2300      	movs	r3, #0
 800662a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800662c:	e002      	b.n	8006634 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800662e:	2300      	movs	r3, #0
 8006630:	607b      	str	r3, [r7, #4]
 8006632:	e000      	b.n	8006636 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006634:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d06f      	beq.n	800671c <pvPortMalloc+0x17c>
 800663c:	4b45      	ldr	r3, [pc, #276]	@ (8006754 <pvPortMalloc+0x1b4>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	429a      	cmp	r2, r3
 8006644:	d86a      	bhi.n	800671c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006646:	4b44      	ldr	r3, [pc, #272]	@ (8006758 <pvPortMalloc+0x1b8>)
 8006648:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800664a:	4b43      	ldr	r3, [pc, #268]	@ (8006758 <pvPortMalloc+0x1b8>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006650:	e004      	b.n	800665c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8006656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800665c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	429a      	cmp	r2, r3
 8006664:	d903      	bls.n	800666e <pvPortMalloc+0xce>
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1f1      	bne.n	8006652 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800666e:	4b37      	ldr	r3, [pc, #220]	@ (800674c <pvPortMalloc+0x1ac>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006674:	429a      	cmp	r2, r3
 8006676:	d051      	beq.n	800671c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2208      	movs	r2, #8
 800667e:	4413      	add	r3, r2
 8006680:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	1ad2      	subs	r2, r2, r3
 8006692:	2308      	movs	r3, #8
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	429a      	cmp	r2, r3
 8006698:	d920      	bls.n	80066dc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800669a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4413      	add	r3, r2
 80066a0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	f003 0307 	and.w	r3, r3, #7
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00b      	beq.n	80066c4 <pvPortMalloc+0x124>
        __asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	613b      	str	r3, [r7, #16]
    }
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	e7fd      	b.n	80066c0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	1ad2      	subs	r2, r2, r3
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80066d6:	69b8      	ldr	r0, [r7, #24]
 80066d8:	f000 f90a 	bl	80068f0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006754 <pvPortMalloc+0x1b4>)
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	4a1b      	ldr	r2, [pc, #108]	@ (8006754 <pvPortMalloc+0x1b4>)
 80066e8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006754 <pvPortMalloc+0x1b4>)
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	4b1b      	ldr	r3, [pc, #108]	@ (800675c <pvPortMalloc+0x1bc>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d203      	bcs.n	80066fe <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066f6:	4b17      	ldr	r3, [pc, #92]	@ (8006754 <pvPortMalloc+0x1b4>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a18      	ldr	r2, [pc, #96]	@ (800675c <pvPortMalloc+0x1bc>)
 80066fc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	4b13      	ldr	r3, [pc, #76]	@ (8006750 <pvPortMalloc+0x1b0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	431a      	orrs	r2, r3
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800670c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670e:	2200      	movs	r2, #0
 8006710:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006712:	4b13      	ldr	r3, [pc, #76]	@ (8006760 <pvPortMalloc+0x1c0>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3301      	adds	r3, #1
 8006718:	4a11      	ldr	r2, [pc, #68]	@ (8006760 <pvPortMalloc+0x1c0>)
 800671a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800671c:	f7fe fed2 	bl	80054c4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f003 0307 	and.w	r3, r3, #7
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00b      	beq.n	8006742 <pvPortMalloc+0x1a2>
        __asm volatile
 800672a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672e:	f383 8811 	msr	BASEPRI, r3
 8006732:	f3bf 8f6f 	isb	sy
 8006736:	f3bf 8f4f 	dsb	sy
 800673a:	60fb      	str	r3, [r7, #12]
    }
 800673c:	bf00      	nop
 800673e:	bf00      	nop
 8006740:	e7fd      	b.n	800673e <pvPortMalloc+0x19e>
    return pvReturn;
 8006742:	69fb      	ldr	r3, [r7, #28]
}
 8006744:	4618      	mov	r0, r3
 8006746:	3728      	adds	r7, #40	@ 0x28
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	20002ae4 	.word	0x20002ae4
 8006750:	20002af8 	.word	0x20002af8
 8006754:	20002ae8 	.word	0x20002ae8
 8006758:	20002adc 	.word	0x20002adc
 800675c:	20002aec 	.word	0x20002aec
 8006760:	20002af0 	.word	0x20002af0

08006764 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d04f      	beq.n	8006816 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006776:	2308      	movs	r3, #8
 8006778:	425b      	negs	r3, r3
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	4413      	add	r3, r2
 800677e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	4b25      	ldr	r3, [pc, #148]	@ (8006820 <vPortFree+0xbc>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4013      	ands	r3, r2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10b      	bne.n	80067aa <vPortFree+0x46>
        __asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	60fb      	str	r3, [r7, #12]
    }
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop
 80067a8:	e7fd      	b.n	80067a6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00b      	beq.n	80067ca <vPortFree+0x66>
        __asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	60bb      	str	r3, [r7, #8]
    }
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop
 80067c8:	e7fd      	b.n	80067c6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	4b14      	ldr	r3, [pc, #80]	@ (8006820 <vPortFree+0xbc>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4013      	ands	r3, r2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d01e      	beq.n	8006816 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d11a      	bne.n	8006816 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	685a      	ldr	r2, [r3, #4]
 80067e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006820 <vPortFree+0xbc>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	43db      	mvns	r3, r3
 80067ea:	401a      	ands	r2, r3
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80067f0:	f7fe fe5a 	bl	80054a8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	685a      	ldr	r2, [r3, #4]
 80067f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006824 <vPortFree+0xc0>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4413      	add	r3, r2
 80067fe:	4a09      	ldr	r2, [pc, #36]	@ (8006824 <vPortFree+0xc0>)
 8006800:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006802:	6938      	ldr	r0, [r7, #16]
 8006804:	f000 f874 	bl	80068f0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006808:	4b07      	ldr	r3, [pc, #28]	@ (8006828 <vPortFree+0xc4>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	3301      	adds	r3, #1
 800680e:	4a06      	ldr	r2, [pc, #24]	@ (8006828 <vPortFree+0xc4>)
 8006810:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006812:	f7fe fe57 	bl	80054c4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006816:	bf00      	nop
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	20002af8 	.word	0x20002af8
 8006824:	20002ae8 	.word	0x20002ae8
 8006828:	20002af4 	.word	0x20002af4

0800682c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006832:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8006836:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006838:	4b27      	ldr	r3, [pc, #156]	@ (80068d8 <prvHeapInit+0xac>)
 800683a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f003 0307 	and.w	r3, r3, #7
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00c      	beq.n	8006860 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3307      	adds	r3, #7
 800684a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0307 	bic.w	r3, r3, #7
 8006852:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006854:	68ba      	ldr	r2, [r7, #8]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	4a1f      	ldr	r2, [pc, #124]	@ (80068d8 <prvHeapInit+0xac>)
 800685c:	4413      	add	r3, r2
 800685e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006864:	4a1d      	ldr	r2, [pc, #116]	@ (80068dc <prvHeapInit+0xb0>)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800686a:	4b1c      	ldr	r3, [pc, #112]	@ (80068dc <prvHeapInit+0xb0>)
 800686c:	2200      	movs	r2, #0
 800686e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68ba      	ldr	r2, [r7, #8]
 8006874:	4413      	add	r3, r2
 8006876:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006878:	2208      	movs	r2, #8
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	1a9b      	subs	r3, r3, r2
 800687e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 0307 	bic.w	r3, r3, #7
 8006886:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	4a15      	ldr	r2, [pc, #84]	@ (80068e0 <prvHeapInit+0xb4>)
 800688c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800688e:	4b14      	ldr	r3, [pc, #80]	@ (80068e0 <prvHeapInit+0xb4>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2200      	movs	r2, #0
 8006894:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8006896:	4b12      	ldr	r3, [pc, #72]	@ (80068e0 <prvHeapInit+0xb4>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	1ad2      	subs	r2, r2, r3
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80068ac:	4b0c      	ldr	r3, [pc, #48]	@ (80068e0 <prvHeapInit+0xb4>)
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	4a0a      	ldr	r2, [pc, #40]	@ (80068e4 <prvHeapInit+0xb8>)
 80068ba:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	4a09      	ldr	r2, [pc, #36]	@ (80068e8 <prvHeapInit+0xbc>)
 80068c2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80068c4:	4b09      	ldr	r3, [pc, #36]	@ (80068ec <prvHeapInit+0xc0>)
 80068c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80068ca:	601a      	str	r2, [r3, #0]
}
 80068cc:	bf00      	nop
 80068ce:	3714      	adds	r7, #20
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bc80      	pop	{r7}
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	200002dc 	.word	0x200002dc
 80068dc:	20002adc 	.word	0x20002adc
 80068e0:	20002ae4 	.word	0x20002ae4
 80068e4:	20002aec 	.word	0x20002aec
 80068e8:	20002ae8 	.word	0x20002ae8
 80068ec:	20002af8 	.word	0x20002af8

080068f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068f8:	4b27      	ldr	r3, [pc, #156]	@ (8006998 <prvInsertBlockIntoFreeList+0xa8>)
 80068fa:	60fb      	str	r3, [r7, #12]
 80068fc:	e002      	b.n	8006904 <prvInsertBlockIntoFreeList+0x14>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	60fb      	str	r3, [r7, #12]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	429a      	cmp	r2, r3
 800690c:	d8f7      	bhi.n	80068fe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	68ba      	ldr	r2, [r7, #8]
 8006918:	4413      	add	r3, r2
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	429a      	cmp	r2, r3
 800691e:	d108      	bne.n	8006932 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	441a      	add	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	68ba      	ldr	r2, [r7, #8]
 800693c:	441a      	add	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d118      	bne.n	8006978 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	4b14      	ldr	r3, [pc, #80]	@ (800699c <prvInsertBlockIntoFreeList+0xac>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	429a      	cmp	r2, r3
 8006950:	d00d      	beq.n	800696e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	441a      	add	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	e008      	b.n	8006980 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800696e:	4b0b      	ldr	r3, [pc, #44]	@ (800699c <prvInsertBlockIntoFreeList+0xac>)
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	e003      	b.n	8006980 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	429a      	cmp	r2, r3
 8006986:	d002      	beq.n	800698e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800698e:	bf00      	nop
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	bc80      	pop	{r7}
 8006996:	4770      	bx	lr
 8006998:	20002adc 	.word	0x20002adc
 800699c:	20002ae4 	.word	0x20002ae4

080069a0 <memset>:
 80069a0:	4603      	mov	r3, r0
 80069a2:	4402      	add	r2, r0
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d100      	bne.n	80069aa <memset+0xa>
 80069a8:	4770      	bx	lr
 80069aa:	f803 1b01 	strb.w	r1, [r3], #1
 80069ae:	e7f9      	b.n	80069a4 <memset+0x4>

080069b0 <_reclaim_reent>:
 80069b0:	4b2d      	ldr	r3, [pc, #180]	@ (8006a68 <_reclaim_reent+0xb8>)
 80069b2:	b570      	push	{r4, r5, r6, lr}
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4604      	mov	r4, r0
 80069b8:	4283      	cmp	r3, r0
 80069ba:	d053      	beq.n	8006a64 <_reclaim_reent+0xb4>
 80069bc:	69c3      	ldr	r3, [r0, #28]
 80069be:	b31b      	cbz	r3, 8006a08 <_reclaim_reent+0x58>
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	b163      	cbz	r3, 80069de <_reclaim_reent+0x2e>
 80069c4:	2500      	movs	r5, #0
 80069c6:	69e3      	ldr	r3, [r4, #28]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	5959      	ldr	r1, [r3, r5]
 80069cc:	b9b1      	cbnz	r1, 80069fc <_reclaim_reent+0x4c>
 80069ce:	3504      	adds	r5, #4
 80069d0:	2d80      	cmp	r5, #128	@ 0x80
 80069d2:	d1f8      	bne.n	80069c6 <_reclaim_reent+0x16>
 80069d4:	69e3      	ldr	r3, [r4, #28]
 80069d6:	4620      	mov	r0, r4
 80069d8:	68d9      	ldr	r1, [r3, #12]
 80069da:	f000 f87b 	bl	8006ad4 <_free_r>
 80069de:	69e3      	ldr	r3, [r4, #28]
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	b111      	cbz	r1, 80069ea <_reclaim_reent+0x3a>
 80069e4:	4620      	mov	r0, r4
 80069e6:	f000 f875 	bl	8006ad4 <_free_r>
 80069ea:	69e3      	ldr	r3, [r4, #28]
 80069ec:	689d      	ldr	r5, [r3, #8]
 80069ee:	b15d      	cbz	r5, 8006a08 <_reclaim_reent+0x58>
 80069f0:	4629      	mov	r1, r5
 80069f2:	4620      	mov	r0, r4
 80069f4:	682d      	ldr	r5, [r5, #0]
 80069f6:	f000 f86d 	bl	8006ad4 <_free_r>
 80069fa:	e7f8      	b.n	80069ee <_reclaim_reent+0x3e>
 80069fc:	680e      	ldr	r6, [r1, #0]
 80069fe:	4620      	mov	r0, r4
 8006a00:	f000 f868 	bl	8006ad4 <_free_r>
 8006a04:	4631      	mov	r1, r6
 8006a06:	e7e1      	b.n	80069cc <_reclaim_reent+0x1c>
 8006a08:	6961      	ldr	r1, [r4, #20]
 8006a0a:	b111      	cbz	r1, 8006a12 <_reclaim_reent+0x62>
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f000 f861 	bl	8006ad4 <_free_r>
 8006a12:	69e1      	ldr	r1, [r4, #28]
 8006a14:	b111      	cbz	r1, 8006a1c <_reclaim_reent+0x6c>
 8006a16:	4620      	mov	r0, r4
 8006a18:	f000 f85c 	bl	8006ad4 <_free_r>
 8006a1c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006a1e:	b111      	cbz	r1, 8006a26 <_reclaim_reent+0x76>
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 f857 	bl	8006ad4 <_free_r>
 8006a26:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a28:	b111      	cbz	r1, 8006a30 <_reclaim_reent+0x80>
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 f852 	bl	8006ad4 <_free_r>
 8006a30:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006a32:	b111      	cbz	r1, 8006a3a <_reclaim_reent+0x8a>
 8006a34:	4620      	mov	r0, r4
 8006a36:	f000 f84d 	bl	8006ad4 <_free_r>
 8006a3a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006a3c:	b111      	cbz	r1, 8006a44 <_reclaim_reent+0x94>
 8006a3e:	4620      	mov	r0, r4
 8006a40:	f000 f848 	bl	8006ad4 <_free_r>
 8006a44:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006a46:	b111      	cbz	r1, 8006a4e <_reclaim_reent+0x9e>
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f000 f843 	bl	8006ad4 <_free_r>
 8006a4e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006a50:	b111      	cbz	r1, 8006a58 <_reclaim_reent+0xa8>
 8006a52:	4620      	mov	r0, r4
 8006a54:	f000 f83e 	bl	8006ad4 <_free_r>
 8006a58:	6a23      	ldr	r3, [r4, #32]
 8006a5a:	b11b      	cbz	r3, 8006a64 <_reclaim_reent+0xb4>
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a62:	4718      	bx	r3
 8006a64:	bd70      	pop	{r4, r5, r6, pc}
 8006a66:	bf00      	nop
 8006a68:	2000002c 	.word	0x2000002c

08006a6c <__libc_init_array>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	2600      	movs	r6, #0
 8006a70:	4d0c      	ldr	r5, [pc, #48]	@ (8006aa4 <__libc_init_array+0x38>)
 8006a72:	4c0d      	ldr	r4, [pc, #52]	@ (8006aa8 <__libc_init_array+0x3c>)
 8006a74:	1b64      	subs	r4, r4, r5
 8006a76:	10a4      	asrs	r4, r4, #2
 8006a78:	42a6      	cmp	r6, r4
 8006a7a:	d109      	bne.n	8006a90 <__libc_init_array+0x24>
 8006a7c:	f000 f87e 	bl	8006b7c <_init>
 8006a80:	2600      	movs	r6, #0
 8006a82:	4d0a      	ldr	r5, [pc, #40]	@ (8006aac <__libc_init_array+0x40>)
 8006a84:	4c0a      	ldr	r4, [pc, #40]	@ (8006ab0 <__libc_init_array+0x44>)
 8006a86:	1b64      	subs	r4, r4, r5
 8006a88:	10a4      	asrs	r4, r4, #2
 8006a8a:	42a6      	cmp	r6, r4
 8006a8c:	d105      	bne.n	8006a9a <__libc_init_array+0x2e>
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a94:	4798      	blx	r3
 8006a96:	3601      	adds	r6, #1
 8006a98:	e7ee      	b.n	8006a78 <__libc_init_array+0xc>
 8006a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a9e:	4798      	blx	r3
 8006aa0:	3601      	adds	r6, #1
 8006aa2:	e7f2      	b.n	8006a8a <__libc_init_array+0x1e>
 8006aa4:	08006c3c 	.word	0x08006c3c
 8006aa8:	08006c3c 	.word	0x08006c3c
 8006aac:	08006c3c 	.word	0x08006c3c
 8006ab0:	08006c40 	.word	0x08006c40

08006ab4 <__retarget_lock_acquire_recursive>:
 8006ab4:	4770      	bx	lr

08006ab6 <__retarget_lock_release_recursive>:
 8006ab6:	4770      	bx	lr

08006ab8 <memcpy>:
 8006ab8:	440a      	add	r2, r1
 8006aba:	4291      	cmp	r1, r2
 8006abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ac0:	d100      	bne.n	8006ac4 <memcpy+0xc>
 8006ac2:	4770      	bx	lr
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aca:	4291      	cmp	r1, r2
 8006acc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ad0:	d1f9      	bne.n	8006ac6 <memcpy+0xe>
 8006ad2:	bd10      	pop	{r4, pc}

08006ad4 <_free_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4605      	mov	r5, r0
 8006ad8:	2900      	cmp	r1, #0
 8006ada:	d040      	beq.n	8006b5e <_free_r+0x8a>
 8006adc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ae0:	1f0c      	subs	r4, r1, #4
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bfb8      	it	lt
 8006ae6:	18e4      	addlt	r4, r4, r3
 8006ae8:	f000 f83c 	bl	8006b64 <__malloc_lock>
 8006aec:	4a1c      	ldr	r2, [pc, #112]	@ (8006b60 <_free_r+0x8c>)
 8006aee:	6813      	ldr	r3, [r2, #0]
 8006af0:	b933      	cbnz	r3, 8006b00 <_free_r+0x2c>
 8006af2:	6063      	str	r3, [r4, #4]
 8006af4:	6014      	str	r4, [r2, #0]
 8006af6:	4628      	mov	r0, r5
 8006af8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006afc:	f000 b838 	b.w	8006b70 <__malloc_unlock>
 8006b00:	42a3      	cmp	r3, r4
 8006b02:	d908      	bls.n	8006b16 <_free_r+0x42>
 8006b04:	6820      	ldr	r0, [r4, #0]
 8006b06:	1821      	adds	r1, r4, r0
 8006b08:	428b      	cmp	r3, r1
 8006b0a:	bf01      	itttt	eq
 8006b0c:	6819      	ldreq	r1, [r3, #0]
 8006b0e:	685b      	ldreq	r3, [r3, #4]
 8006b10:	1809      	addeq	r1, r1, r0
 8006b12:	6021      	streq	r1, [r4, #0]
 8006b14:	e7ed      	b.n	8006af2 <_free_r+0x1e>
 8006b16:	461a      	mov	r2, r3
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	b10b      	cbz	r3, 8006b20 <_free_r+0x4c>
 8006b1c:	42a3      	cmp	r3, r4
 8006b1e:	d9fa      	bls.n	8006b16 <_free_r+0x42>
 8006b20:	6811      	ldr	r1, [r2, #0]
 8006b22:	1850      	adds	r0, r2, r1
 8006b24:	42a0      	cmp	r0, r4
 8006b26:	d10b      	bne.n	8006b40 <_free_r+0x6c>
 8006b28:	6820      	ldr	r0, [r4, #0]
 8006b2a:	4401      	add	r1, r0
 8006b2c:	1850      	adds	r0, r2, r1
 8006b2e:	4283      	cmp	r3, r0
 8006b30:	6011      	str	r1, [r2, #0]
 8006b32:	d1e0      	bne.n	8006af6 <_free_r+0x22>
 8006b34:	6818      	ldr	r0, [r3, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	4408      	add	r0, r1
 8006b3a:	6010      	str	r0, [r2, #0]
 8006b3c:	6053      	str	r3, [r2, #4]
 8006b3e:	e7da      	b.n	8006af6 <_free_r+0x22>
 8006b40:	d902      	bls.n	8006b48 <_free_r+0x74>
 8006b42:	230c      	movs	r3, #12
 8006b44:	602b      	str	r3, [r5, #0]
 8006b46:	e7d6      	b.n	8006af6 <_free_r+0x22>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	1821      	adds	r1, r4, r0
 8006b4c:	428b      	cmp	r3, r1
 8006b4e:	bf01      	itttt	eq
 8006b50:	6819      	ldreq	r1, [r3, #0]
 8006b52:	685b      	ldreq	r3, [r3, #4]
 8006b54:	1809      	addeq	r1, r1, r0
 8006b56:	6021      	streq	r1, [r4, #0]
 8006b58:	6063      	str	r3, [r4, #4]
 8006b5a:	6054      	str	r4, [r2, #4]
 8006b5c:	e7cb      	b.n	8006af6 <_free_r+0x22>
 8006b5e:	bd38      	pop	{r3, r4, r5, pc}
 8006b60:	20002c38 	.word	0x20002c38

08006b64 <__malloc_lock>:
 8006b64:	4801      	ldr	r0, [pc, #4]	@ (8006b6c <__malloc_lock+0x8>)
 8006b66:	f7ff bfa5 	b.w	8006ab4 <__retarget_lock_acquire_recursive>
 8006b6a:	bf00      	nop
 8006b6c:	20002c34 	.word	0x20002c34

08006b70 <__malloc_unlock>:
 8006b70:	4801      	ldr	r0, [pc, #4]	@ (8006b78 <__malloc_unlock+0x8>)
 8006b72:	f7ff bfa0 	b.w	8006ab6 <__retarget_lock_release_recursive>
 8006b76:	bf00      	nop
 8006b78:	20002c34 	.word	0x20002c34

08006b7c <_init>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	bf00      	nop
 8006b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b82:	bc08      	pop	{r3}
 8006b84:	469e      	mov	lr, r3
 8006b86:	4770      	bx	lr

08006b88 <_fini>:
 8006b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8a:	bf00      	nop
 8006b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b8e:	bc08      	pop	{r3}
 8006b90:	469e      	mov	lr, r3
 8006b92:	4770      	bx	lr
