# compile vhdl design source files
vhdl xil_defaultlib  "../../../decoder_38.srcs/sources_1/new/DECODE.vhd"
vhdl xil_defaultlib  "../../../decoder_38.srcs/sim_1/new/decode_gate_flow.vhd"

# Do not sort compile order
nosort
