# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../HDMI_Demo.srcs/sources_1/ip/RGB_To_Gray_0/sim/RGB_To_Gray.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/RGB_To_Gray_0/sim/RGB_To_Gray_0.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Edge_Check_0/sim/Delay_Signal.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Edge_Check_0/sim/Edge_Check.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Edge_Check_0/sim/Edge_Check_0.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom_1/sim/Picture_B_Rom.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom_1/sim/Picture_G_Rom.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/sim/Picture_R_Rom.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/Delay_Signal.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/Driver_HDMI.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/Image_Process_Edge.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/Video_Generator.v" \
"../../../../HDMI_Demo.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
