

================================================================
== Vitis HLS Report for 'rtIsNaNF'
================================================================
* Date:           Sat Dec 24 04:25:07 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SVM_speech_30
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  22.358 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     37|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_1_no_dsp_1_U21  |fpext_32ns_64_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ap_return             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_42_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1023_fu_48_p2  |      icmp|   0|  0|  24|          52|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          64|           4|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|      rtIsNaNF|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|      rtIsNaNF|  return value|
|value_r    |   in|   32|     ap_none|       value_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 22.3>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %value_r" [../C_for_HLS/rt_nonfinite.c:70]   --->   Operation 2 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (18.4ns)   --->   "%dc = fpext i32 %value_read" [../C_for_HLS/rt_nonfinite.c:72]   --->   Operation 3 'fpext' 'dc' <Predicate = true> <Delay = 18.4> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 18.4> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 4 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%fs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 5 'partselect' 'fs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fs_sig_V = trunc i64 %data_V"   --->   Operation 6 'trunc' 'fs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %fs_exp_V, i11 2047"   --->   Operation 7 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.89ns)   --->   "%icmp_ln1023 = icmp_ne  i52 %fs_sig_V, i52 0"   --->   Operation 8 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln1019, i1 %icmp_ln1023" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 9 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln72 = ret i1 %and_ln18" [../C_for_HLS/rt_nonfinite.c:72]   --->   Operation 10 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
value_read  (read      ) [ 00]
dc          (fpext     ) [ 00]
data_V      (bitcast   ) [ 00]
fs_exp_V    (partselect) [ 00]
fs_sig_V    (trunc     ) [ 00]
icmp_ln1019 (icmp      ) [ 00]
icmp_ln1023 (icmp      ) [ 00]
and_ln18    (and       ) [ 00]
ret_ln72    (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="value_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="value_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="dc_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="data_V_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="0"/>
<pin id="26" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="fs_exp_V_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="11" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="0" index="2" bw="7" slack="0"/>
<pin id="32" dir="0" index="3" bw="7" slack="0"/>
<pin id="33" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fs_exp_V/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="fs_sig_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fs_sig_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="icmp_ln1019_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="icmp_ln1023_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="52" slack="0"/>
<pin id="50" dir="0" index="1" bw="52" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="and_ln18_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="20" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="24" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="41"><net_src comp="24" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="28" pin="4"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="38" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="42" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="48" pin="2"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rtIsNaNF : value_r | {1 }
  - Chain level:
	State 1
		data_V : 1
		fs_exp_V : 2
		fs_sig_V : 2
		icmp_ln1019 : 3
		icmp_ln1023 : 3
		and_ln18 : 4
		ret_ln72 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln1019_fu_42   |    0    |    11   |
|          |   icmp_ln1023_fu_48   |    0    |    24   |
|----------|-----------------------|---------|---------|
|    and   |     and_ln18_fu_54    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | value_read_read_fu_14 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   fpext  |        dc_fu_20       |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     fs_exp_V_fu_28    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     fs_sig_V_fu_38    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    37   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   37   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   37   |
+-----------+--------+--------+
