v 4
file "/home/lowen9/VLSI/Projet/DECODE/" "top/DECODE2.vhdl" "d8c695a359464d12ac106ba50054529e23a9e9ea" "20231208231105.788":
  entity decod at 1( 0) + 0 on 273;
  architecture behavior of decod at 82( 2476) + 0 on 274;
file "/home/lowen9/VLSI/Projet/DECODE/" "top/DECODE.vhdl" "005a9c0a64ed6769779977023b60afec111bf062" "20231208231105.783":
  entity dec at 1( 0) + 0 on 271;
  architecture behavior of dec at 83( 2438) + 0 on 272;
file "/home/lowen9/VLSI/Projet/DECODE/" "src/REG.vhdl" "1893a573f07d0350c836a6a68426142cadd063ca" "20231208231105.717":
  entity reg at 1( 0) + 0 on 267;
  architecture behavior of reg at 69( 1795) + 0 on 268;
file "/home/lowen9/VLSI/Projet/DECODE/" "testbench/REG_tb.vhdl" "cfacb4d57d6dddf5a56c6f1c3777c8a1e0ec3325" "20231208231105.726":
  entity reg_tb at 1( 0) + 0 on 269;
  architecture struct of reg_tb at 8( 100) + 0 on 270;
