Assembler report for IFE_Display_2017
Mon Apr 16 00:11:32 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof
  6. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam
  7. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc
  8. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf
  9. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof
 10. Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf
 11. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Apr 16 00:11:32 2018 ;
; Revision Name         ; IFE_Display_2017                      ;
; Top-level Entity Name ; top                                   ;
; Family                ; Cyclone 10 LP                         ;
; Device                ; 10CL006ZE144I8G                       ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof ;
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam ;
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc ;
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf ;
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof ;
; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf ;
+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                     ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0009B96A                                                                                                                  ;
; Checksum       ; 0x0009B96A                                                                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------+
; Option                  ; Setting                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------+
; JEDEC STAPL ASCII file  ;                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc ;
+-----------------------+----------------------------------------------------------------------------------------------------------------------+
; Option                ; Setting                                                                                                              ;
+-----------------------+----------------------------------------------------------------------------------------------------------------------+
; STAPL Byte Code file  ;                                                                                                                      ;
+-----------------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf ;
+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Option    ; Setting                                                                                                                          ;
+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; SVF file  ;                                                                                                                                  ;
+-----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode      ; 0x00000000                                                                                                              ;
; Checksum           ; 0x0677C431                                                                                                              ;
; Compression Ratio  ; 3                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; Tabular Text File  ;                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 16 00:11:29 2018
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (10CL006ZE144; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof)
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (10CL006ZE144; C:/Users/anges/Documents/IFE/IFE_DISPLAY_2017_18/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof)
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 595 megabytes
    Info: Processing ended: Mon Apr 16 00:11:32 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


