

================================================================
== Vivado HLS Report for 'iq_mult'
================================================================
* Date:           Tue Dec 22 13:01:23 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.050|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 4 [1/1] (3.40ns)   --->   "%ref_i_V_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %ref_i_V)" [../sources/up_conv.cpp:34->../sources/up_conv.cpp:26]   --->   Operation 4 'read' 'ref_i_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.40ns)   --->   "%ref_q_V_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %ref_q_V)" [../sources/up_conv.cpp:35->../sources/up_conv.cpp:26]   --->   Operation 5 'read' 'ref_q_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.40ns)   --->   "%i_tmp_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %i_tmp)" [../sources/up_conv.cpp:26]   --->   Operation 6 'read' 'i_tmp_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%q_tmp_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %q_tmp)" [../sources/up_conv.cpp:26]   --->   Operation 7 'read' 'q_tmp_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i8 %ref_i_V_read to i32" [../sources/up_conv.cpp:34->../sources/up_conv.cpp:26]   --->   Operation 8 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (7.05ns)   --->   "%tmp_i = mul i32 %sext_ln34, %i_tmp_read" [../sources/up_conv.cpp:34->../sources/up_conv.cpp:26]   --->   Operation 9 'mul' 'tmp_i' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ref_q_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ref_i_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str113, i32 0, i32 0, [1 x i8]* @p_str114, [1 x i8]* @p_str115, [1 x i8]* @p_str116, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str117, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_tmp, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %q_tmp, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str108, i32 0, i32 0, [1 x i8]* @p_str109, [1 x i8]* @p_str110, [1 x i8]* @p_str111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str112, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:32->../sources/up_conv.cpp:26]   --->   Operation 14 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%select_ln35 = select i1 %q_tmp_read, i8 -1, i8 0" [../sources/up_conv.cpp:35->../sources/up_conv.cpp:26]   --->   Operation 15 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%tmp_q = and i8 %ref_q_V_read, %select_ln35" [../sources/up_conv.cpp:35->../sources/up_conv.cpp:26]   --->   Operation 16 'and' 'tmp_q' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%sext_ln35 = sext i8 %tmp_q to i32" [../sources/up_conv.cpp:35->../sources/up_conv.cpp:26]   --->   Operation 17 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln36 = add nsw i32 %tmp_i, %sext_ln35" [../sources/up_conv.cpp:36->../sources/up_conv.cpp:26]   --->   Operation 18 'add' 'add_ln36' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %add_ln36)" [../sources/up_conv.cpp:36->../sources/up_conv.cpp:26]   --->   Operation 19 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'ref_i_V' (../sources/up_conv.cpp:34->../sources/up_conv.cpp:26) [10]  (3.4 ns)

 <State 2>: 7.05ns
The critical path consists of the following:
	'mul' operation ('tmp_i', ../sources/up_conv.cpp:34->../sources/up_conv.cpp:26) [16]  (7.05 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'select' operation ('select_ln35', ../sources/up_conv.cpp:35->../sources/up_conv.cpp:26) [17]  (0 ns)
	'and' operation ('tmp_q', ../sources/up_conv.cpp:35->../sources/up_conv.cpp:26) [18]  (0 ns)
	'add' operation ('add_ln36', ../sources/up_conv.cpp:36->../sources/up_conv.cpp:26) [20]  (1.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
