MINION 3

#This file has been automatically generated by TAILOR v0.2
#bug-reports: andrea@cs.st-and.ac.uk

# amount of common subexpressions used:0
# amount of inferred common subexpressions used:0
# amount of original variables saved (over direct equality):0
# amount of constraints:107
# amount of auxiliary variables: 7

**VARIABLES**
DISCRETE V0 {0..199}
DISCRETE V1 {0..199}
DISCRETE V2 {0..199}
DISCRETE V3 {0..199}
DISCRETE V4 {0..199}
DISCRETE V5 {0..199}
DISCRETE V6 {0..199}
DISCRETE V7 {0..199}
DISCRETE V8 {0..199}
DISCRETE V9 {0..199}
DISCRETE V10 {0..199}
DISCRETE V11 {0..199}
DISCRETE V12 {0..199}
DISCRETE V13 {0..199}
DISCRETE V14 {0..199}
DISCRETE V15 {0..199}
DISCRETE V16 {0..199}
DISCRETE V17 {0..199}
DISCRETE V18 {0..199}
DISCRETE V19 {0..199}
DISCRETE V20 {0..199}
DISCRETE V21 {0..199}
DISCRETE V22 {0..199}
DISCRETE V23 {0..199}
DISCRETE V24 {0..199}
DISCRETE V25 {0..199}
DISCRETE V26 {0..199}
DISCRETE V27 {0..199}
DISCRETE V28 {0..199}
DISCRETE V29 {0..199}
DISCRETE V30 {0..199}
DISCRETE V31 {0..199}
DISCRETE V32 {0..199}
DISCRETE V33 {0..199}
DISCRETE V34 {0..199}
DISCRETE V35 {0..199}
DISCRETE V36 {0..199}
DISCRETE V37 {0..199}
DISCRETE V38 {0..199}
DISCRETE V39 {0..199}
DISCRETE V40 {0..199}
DISCRETE V41 {0..199}
DISCRETE V42 {0..199}
DISCRETE V43 {0..199}
DISCRETE V44 {0..199}
DISCRETE V45 {0..199}
DISCRETE V46 {0..199}
DISCRETE V47 {0..199}
DISCRETE V48 {0..199}
DISCRETE V49 {0..199}
DISCRETE V50 {0..199}
DISCRETE V51 {0..199}
DISCRETE V52 {0..199}
DISCRETE V53 {0..199}
DISCRETE V54 {0..199}
DISCRETE V55 {0..199}
DISCRETE V56 {0..199}
DISCRETE V57 {0..199}
DISCRETE V58 {0..199}
DISCRETE V59 {0..199}
DISCRETE V60 {0..199}
DISCRETE V61 {0..199}
DISCRETE V62 {0..199}
DISCRETE V63 {0..199}
DISCRETE V64 {0..199}
DISCRETE V65 {0..199}
DISCRETE V66 {0..199}
DISCRETE V67 {0..199}
DISCRETE V68 {0..199}
DISCRETE V69 {0..199}
DISCRETE V70 {0..199}
DISCRETE V71 {0..199}
DISCRETE V72 {0..199}
DISCRETE V73 {0..199}
DISCRETE V74 {0..199}
DISCRETE V75 {0..199}
DISCRETE V76 {0..199}
DISCRETE V77 {0..199}
DISCRETE V78 {0..199}
DISCRETE V79 {0..199}
DISCRETE V80 {0..199}
DISCRETE V81 {0..199}
DISCRETE V82 {0..199}
DISCRETE V83 {0..199}
DISCRETE V84 {0..199}
DISCRETE V85 {0..199}
DISCRETE V86 {0..199}
DISCRETE V87 {0..199}
DISCRETE V88 {0..199}
DISCRETE V89 {0..199}
DISCRETE V90 {0..199}
DISCRETE V91 {0..199}
DISCRETE V92 {0..199}
DISCRETE V93 {0..199}
DISCRETE V94 {0..199}
DISCRETE V95 {0..199}
DISCRETE V96 {0..199}
DISCRETE V97 {0..199}
DISCRETE V98 {0..199}
DISCRETE V99 {0..199}

# auxiliary variables
BOOL aux0 
BOOL aux1 
BOOL aux2 
BOOL aux3 
BOOL aux4 
BOOL aux5 
BOOL aux6 

# aliases

**SEARCH**

PRINT [
[V0],[V1],[V2],[V3],[V4],[V5],[V6],[V7],
[V8],[V9],[V10],[V11],[V12],[V13],[V14],[V15],
[V16],[V17],[V18],[V19],[V20],[V21],[V22],[V23],
[V24],[V25],[V26],[V27],[V28],[V29],[V30],[V31],
[V32],[V33],[V34],[V35],[V36],[V37],[V38],[V39],
[V40],[V41],[V42],[V43],[V44],[V45],[V46],[V47],
[V48],[V49],[V50],[V51],[V52],[V53],[V54],[V55],
[V56],[V57],[V58],[V59],[V60],[V61],[V62],[V63],
[V64],[V65],[V66],[V67],[V68],[V69],[V70],[V71],
[V72],[V73],[V74],[V75],[V76],[V77],[V78],[V79],
[V80],[V81],[V82],[V83],[V84],[V85],[V86],[V87],
[V88],[V89],[V90],[V91],[V92],[V93],[V94],[V95],
[V96],[V97],[V98],[V99]]

VARORDER [
V0,V1,V2,V3,V4,V5,V6,V7,
V8,V9,V10,V11,V12,V13,V14,V15,
V16,V17,V18,V19,V20,V21,V22,V23,
V24,V25,V26,V27,V28,V29,V30,V31,
V32,V33,V34,V35,V36,V37,V38,V39,
V40,V41,V42,V43,V44,V45,V46,V47,
V48,V49,V50,V51,V52,V53,V54,V55,
V56,V57,V58,V59,V60,V61,V62,V63,
V64,V65,V66,V67,V68,V69,V70,V71,
V72,V73,V74,V75,V76,V77,V78,V79,
V80,V81,V82,V83,V84,V85,V86,V87,
V88,V89,V90,V91,V92,V93,V94,V95,
V96,V97,V98,V99,
aux0,aux1,aux2,aux3,aux4,aux5,aux6]


**CONSTRAINTS**

reify(eq(199, V99), aux0)
reify(eq(199, V0), aux1)
reify(sumgeq([aux1,aux0], 2), aux2)
reify(sumleq([1,V0], V99), aux4)
reify(sumgeq([1,V0], V99), aux5)
product(aux4,aux5, aux6)
eq(aux6, aux3)
watchsumgeq([aux3,aux2], 1)
eq(V98, V99)
eq(V97, V98)
eq(V96, V97)
eq(V95, V96)
eq(V94, V95)
eq(V93, V94)
eq(V92, V93)
eq(V91, V92)
eq(V90, V91)
eq(V89, V90)
eq(V88, V89)
eq(V87, V88)
eq(V86, V87)
eq(V85, V86)
eq(V84, V85)
eq(V83, V84)
eq(V82, V83)
eq(V81, V82)
eq(V80, V81)
eq(V79, V80)
eq(V78, V79)
eq(V77, V78)
eq(V76, V77)
eq(V75, V76)
eq(V74, V75)
eq(V73, V74)
eq(V72, V73)
eq(V71, V72)
eq(V70, V71)
eq(V69, V70)
eq(V68, V69)
eq(V67, V68)
eq(V66, V67)
eq(V65, V66)
eq(V64, V65)
eq(V63, V64)
eq(V62, V63)
eq(V61, V62)
eq(V60, V61)
eq(V59, V60)
eq(V58, V59)
eq(V57, V58)
eq(V56, V57)
eq(V55, V56)
eq(V54, V55)
eq(V53, V54)
eq(V52, V53)
eq(V51, V52)
eq(V50, V51)
eq(V49, V50)
eq(V48, V49)
eq(V47, V48)
eq(V46, V47)
eq(V45, V46)
eq(V44, V45)
eq(V43, V44)
eq(V42, V43)
eq(V41, V42)
eq(V40, V41)
eq(V39, V40)
eq(V38, V39)
eq(V37, V38)
eq(V36, V37)
eq(V35, V36)
eq(V34, V35)
eq(V33, V34)
eq(V32, V33)
eq(V31, V32)
eq(V30, V31)
eq(V29, V30)
eq(V28, V29)
eq(V27, V28)
eq(V26, V27)
eq(V25, V26)
eq(V24, V25)
eq(V23, V24)
eq(V22, V23)
eq(V21, V22)
eq(V20, V21)
eq(V19, V20)
eq(V18, V19)
eq(V17, V18)
eq(V16, V17)
eq(V15, V16)
eq(V14, V15)
eq(V13, V14)
eq(V12, V13)
eq(V11, V12)
eq(V10, V11)
eq(V10, V9)
eq(V8, V9)
eq(V7, V8)
eq(V6, V7)
eq(V5, V6)
eq(V4, V5)
eq(V3, V4)
eq(V2, V3)
eq(V1, V2)
eq(V0, V1)

**EOF**
