// Seed: 4066701215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    inout wire id_1,
    input wire id_2 id_5,
    input tri0 id_3
);
  always_latch @(posedge 1) begin : LABEL_0
    if (1 - 1) id_0 <= 1'd0;
  end
  parameter id_6 = 1;
  logic [1 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
endmodule
