// SPDX-License-Identifier: GPL-2.0-only
#include "hws_audio.h"

#include "hws.h"
#include "hws_reg.h"

#include <sound/core.h>
#include <sound/pcm_params.h>
#include <sound/control.h>
#include <sound/pcm.h>
#include <sound/rawmidi.h>
#include <sound/initval.h>
#include "hws_video.h"

static const struct snd_pcm_hardware audio_pcm_hardware = {
	.info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
		 SNDRV_PCM_INFO_BLOCK_TRANSFER | SNDRV_PCM_INFO_RESUME |
		 SNDRV_PCM_INFO_MMAP_VALID),
	.formats = SNDRV_PCM_FMTBIT_S16_LE,
	.rates = SNDRV_PCM_RATE_48000,
	.rate_min = 48000,
	.rate_max = 48000,
	.channels_min = 2,
	.channels_max = 2,
	.buffer_bytes_max = 64 * 1024,
	.period_bytes_min = 512,
	.period_bytes_max = 16 * 1024,
	.periods_min = 2,
	.periods_max = 64,
};

static void hws_audio_hw_stop(struct hws_pcie_dev *hws, unsigned int ch)
{
	if (!hws || ch >= hws->cur_max_linein_ch)
		return;

	/* Disable the channel */
	hws_enable_audio_capture(hws, ch, false);

	/* Flush posted write */
	readl(hws->bar0_base + HWS_REG_INT_STATUS);

	/* Ack any latched ADONE so we don't get re-triggers */
	{
		u32 abit = HWS_INT_ADONE_BIT(ch);
		u32 st = readl(hws->bar0_base + HWS_REG_INT_STATUS);

		if (st & abit) {
			writel(abit, hws->bar0_base + HWS_REG_INT_ACK);
			readl(hws->bar0_base + HWS_REG_INT_STATUS);
		}
	}
}

void hws_audio_program_next_period(struct hws_pcie_dev *hws, unsigned int ch)
{
	struct hws_audio *a;
	struct snd_pcm_substream *ss;
	struct snd_pcm_runtime *rt;
	u32 period_idx, axi_index;
	dma_addr_t dma;
	u32 addr_low;
	const u32 addr_high = 0; /* 32-bit DMA mask => HIGH always 0 */
	u32 pci_addr_lowmasked, bar_low_masked;
	u32 table_off;
	u32 length_units;

	if (WARN_ON(!hws || ch >= hws->cur_max_linein_ch))
		return;

	a  = &hws->audio[ch];
	ss = READ_ONCE(a->pcm_substream);
	if (WARN_ON(!ss || !ss->runtime || !a->periods || !a->period_bytes))
		return;

	rt = ss->runtime;

	/* Contiguous ALSA DMA buffer; offset = period_idx * period_bytes */
	period_idx = a->next_period % a->periods;
	dma = rt->dma_addr + (dma_addr_t)((size_t)period_idx * a->period_bytes);

	/* 32-bit DMA mask guarantees upper_32_bits(dma) == 0 */
	addr_low = lower_32_bits(dma);

	pci_addr_lowmasked = (addr_low & PCI_E_BAR_ADD_LOWMASK); /* into AXI base */
	bar_low_masked     = (addr_low & PCI_E_BAR_ADD_MASK);    /* into table LOW */

	/* Legacy address-table layout: start 0x208, step 8 per channel */
	table_off = 0x208u + (ch * 8u);

	/* 1) Program PCIe address table: HIGH (0) then LOW (BAR-masked) */
	writel(addr_high, hws->bar0_base + (PCI_ADDR_TABLE_BASE + table_off));
	writel(bar_low_masked,
	       hws->bar0_base + (PCI_ADDR_TABLE_BASE + table_off + PCIE_BARADDROFSIZE));

	/* Optional posted-write flush/readback */
	(void)readl(hws->bar0_base + (PCI_ADDR_TABLE_BASE + table_off));
	(void)readl(hws->bar0_base + (PCI_ADDR_TABLE_BASE + table_off + PCIE_BARADDROFSIZE));

	/* 2) Program AXI-visible base for AUDIO slot (8 + ch) */
	axi_index = 8u + ch;
	writel(((ch + 1u) * PCIEBAR_AXI_BASE) + pci_addr_lowmasked,
	       hws->bar0_base + CVBS_IN_BUF_BASE + (axi_index * PCIE_BARADDROFSIZE));

	/* 3) Program period length (legacy: bytes/16 granularity) */
	length_units = (a->period_bytes / 16u);
	writel(length_units,
	       hws->bar0_base + (CVBS_IN_BUF_BASE2 + (ch * PCIE_BARADDROFSIZE)));

	/* Optional flush */
	(void)readl(hws->bar0_base + (CVBS_IN_BUF_BASE  + (axi_index * PCIE_BARADDROFSIZE)));
	(void)readl(hws->bar0_base + (CVBS_IN_BUF_BASE2 + (ch * PCIE_BARADDROFSIZE)));

	/* 4) Advance ring */
	a->next_period = (period_idx + 1u) % a->periods;
}

int hws_audio_init_channel(struct hws_pcie_dev *pdev, int ch)
{
	struct hws_audio *aud;

	if (!pdev || ch < 0 || ch >= pdev->max_channels)
		return -EINVAL;

	aud = &pdev->audio[ch];
	memset(aud, 0, sizeof(*aud));     /* ok: no embedded locks yet */

	/* identity */
	aud->parent        = pdev;
	aud->channel_index = ch;

	/* defaults */
	aud->output_sample_rate = 48000;
	aud->channel_count      = 2;
	aud->bits_per_sample    = 16;

	/* ALSA linkage */
	aud->pcm_substream = NULL;

	/* ring geometry (set later in .prepare) */
	aud->periods      = 0;
	aud->period_bytes = 0;
	aud->next_period  = 0;

	/* stream state */
	aud->cap_active     = false;
	aud->stream_running = false;
	aud->stop_requested = false;

	/* HW readback sentinel */
	aud->last_period_toggle = 0xFF;

	return 0;
}

void hws_audio_cleanup_channel(struct hws_pcie_dev *pdev, int ch, bool device_removal)
{
	struct hws_audio *aud;

	if (!pdev || ch < 0 || ch >= pdev->cur_max_linein_ch)
		return;

	aud = &pdev->audio[ch];

	/* 1) Make IRQ path a no-op first */
	WRITE_ONCE(aud->stream_running, false);
	WRITE_ONCE(aud->cap_active,     false);
	WRITE_ONCE(aud->stop_requested, true);
	smp_wmb();  /* publish flags before touching HW */

	/* 2) Quiesce hardware (disable ch, flush, ack pending ADONE) */
	hws_audio_hw_stop(pdev, ch);  /* should disable capture and ack pending */

	/* 3) If device is going away and stream was open, tell ALSA */
	if (device_removal && aud->pcm_substream) {
		unsigned long flags;

		snd_pcm_stream_lock_irqsave(aud->pcm_substream, flags);
		if (aud->pcm_substream->runtime)
			snd_pcm_stop(aud->pcm_substream, SNDRV_PCM_STATE_DISCONNECTED);
		snd_pcm_stream_unlock_irqrestore(aud->pcm_substream, flags);
		aud->pcm_substream = NULL;
	}

	/* 4) Clear book-keeping (optional) */
	aud->next_period        = 0;
	aud->last_period_toggle = 0xFF;
	aud->periods            = 0;
	aud->period_bytes       = 0;
}

static inline bool hws_check_audio_capture(struct hws_pcie_dev *hws, unsigned int ch)
{
	u32 reg = readl(hws->bar0_base + HWS_REG_ACAP_ENABLE);

	return !!(reg & BIT(ch));
}

int hws_start_audio_capture(struct hws_pcie_dev *hws, unsigned int ch)
{
	int ret;

	if (!hws || ch >= hws->cur_max_linein_ch)
		return -EINVAL;

	/* Already running? Re-assert HW if needed. */
	if (READ_ONCE(hws->audio[ch].stream_running)) {
		if (!hws_check_audio_capture(hws, ch)) {
			hws_check_card_status(hws);
			hws_enable_audio_capture(hws, ch, true);
		}
		dev_dbg(&hws->pdev->dev, "audio ch%u already running (re-enabled)\n", ch);
		return 0;
	}

	ret = hws_check_card_status(hws);
	if (ret)
		return ret;

	hws->audio[ch].ring_wpos_byframes = 0;

	/* Prime first period before enabling the engine */
	hws->audio[ch].next_period = 0;
	hws_audio_program_next_period(hws, ch);

	/* Flip state visible to IRQ */
	WRITE_ONCE(hws->audio[ch].stop_requested, false);
	WRITE_ONCE(hws->audio[ch].stream_running, true);
	WRITE_ONCE(hws->audio[ch].cap_active, true);

	/* Kick HW */
	hws_enable_audio_capture(hws, ch, true);
	return 0;
}

static inline void hws_audio_ack_pending(struct hws_pcie_dev *hws, unsigned int ch)
{
	u32 abit = HWS_INT_ADONE_BIT(ch);

	u32 st = readl(hws->bar0_base + HWS_REG_INT_STATUS);

	if (st & abit) {
		writel(abit, hws->bar0_base + HWS_REG_INT_ACK);
		/* flush posted write */
		readl(hws->bar0_base + HWS_REG_INT_STATUS);
	}
}

static inline void hws_audio_ack_all(struct hws_pcie_dev *hws)
{
	u32 mask = 0;

	for (unsigned int ch = 0; ch < hws->cur_max_linein_ch; ch++)
		mask |= HWS_INT_ADONE_BIT(ch);
	if (mask) {
		writel(mask, hws->bar0_base + HWS_REG_INT_ACK);
		readl(hws->bar0_base + HWS_REG_INT_STATUS);
	}
}

void hws_stop_audio_capture(struct hws_pcie_dev *hws, unsigned int ch)
{
	if (!hws || ch >= hws->cur_max_linein_ch)
		return;

	if (!READ_ONCE(hws->audio[ch].stream_running))
		return;

	/* 1) Publish software state so IRQ path becomes a no-op */
	WRITE_ONCE(hws->audio[ch].stream_running, false);
	WRITE_ONCE(hws->audio[ch].cap_active,     false);
	WRITE_ONCE(hws->audio[ch].stop_requested, true);
	smp_wmb(); /* make sure flags are visible before HW disable */

	/* 2) Disable channel in HW */
	hws_enable_audio_capture(hws, ch, false);
	/* flush posted write */
	readl(hws->bar0_base + HWS_REG_INT_STATUS);

	/* 3) Ack any latched ADONE to prevent retrigger storms */
	hws_audio_ack_pending(hws, ch);
	hws->audio[ch].ring_wpos_byframes = 0;

	dev_dbg(&hws->pdev->dev, "audio capture stopped on ch %u\n", ch);
}

void hws_enable_audio_capture(struct hws_pcie_dev *hws,
			      unsigned int ch, bool enable)
{
	u32 reg, mask = BIT(ch);

	if (!hws || ch >= hws->cur_max_linein_ch || hws->pci_lost)
		return;

	reg = readl(hws->bar0_base + HWS_REG_ACAP_ENABLE);
	if (enable)
		reg |= mask;
	else
		reg &= ~mask;

	writel(reg, hws->bar0_base + HWS_REG_ACAP_ENABLE);

	dev_dbg(&hws->pdev->dev, "audio capture %s ch%u, reg=0x%08x\n",
		enable ? "enabled" : "disabled", ch, reg);
}

static snd_pcm_uframes_t hws_pcie_audio_pointer(struct snd_pcm_substream *substream)
{
	struct hws_audio *a = snd_pcm_substream_chip(substream);

	return READ_ONCE(a->ring_wpos_byframes);
}

int hws_pcie_audio_open(struct snd_pcm_substream *substream)
{
	struct hws_audio *a = snd_pcm_substream_chip(substream);
	struct snd_pcm_runtime *rt = substream->runtime;

	rt->hw = audio_pcm_hardware;
	a->pcm_substream = substream;

	snd_pcm_hw_constraint_integer(rt, SNDRV_PCM_HW_PARAM_PERIODS);
	snd_pcm_hw_constraint_step(rt, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES, 32);
	snd_pcm_hw_constraint_step(rt, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES, 32);
	return 0;
}

int hws_pcie_audio_close(struct snd_pcm_substream *substream)
{
	struct hws_audio *a = snd_pcm_substream_chip(substream);

	a->pcm_substream = NULL;
	return 0;
}

int hws_pcie_audio_hw_params(struct snd_pcm_substream *substream,
			     struct snd_pcm_hw_params *hw_params)
{
	/* Using preallocation done at registration time; nothing to do. */
	return 0;
}

int hws_pcie_audio_hw_free(struct snd_pcm_substream *substream)
{
	return 0;
}

int hws_pcie_audio_prepare(struct snd_pcm_substream *substream)
{
	struct hws_audio *a = snd_pcm_substream_chip(substream);
	struct hws_pcie_dev *hws = a->parent;
	struct snd_pcm_runtime *rt = substream->runtime;
	unsigned int ch = a->channel_index;

	a->period_bytes = frames_to_bytes(rt, rt->period_size);
	a->periods      = rt->periods;
	a->next_period  = 0;

	a->ring_wpos_byframes = 0;

	/* Optional: clear HW toggle readback */
	a->last_period_toggle = 0;
	return 0;
}

int hws_pcie_audio_trigger(struct snd_pcm_substream *substream, int cmd)
{
	struct hws_audio *a = snd_pcm_substream_chip(substream);
	struct hws_pcie_dev *hws = a->parent;
	unsigned int ch = a->channel_index;

	dev_dbg(&hws->pdev->dev, "audio trigger %d on ch %u\n", cmd, ch);

	switch (cmd) {
	case SNDRV_PCM_TRIGGER_START:
		return hws_start_audio_capture(hws, ch);
	case SNDRV_PCM_TRIGGER_STOP:
		hws_stop_audio_capture(hws, ch);
		return 0;
	case SNDRV_PCM_TRIGGER_RESUME:
	case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
		return hws_start_audio_capture(hws, ch);
	case SNDRV_PCM_TRIGGER_SUSPEND:
	case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
		hws_stop_audio_capture(hws, ch);
		return 0;
	default:
		return -EINVAL;
	}
}

static const struct snd_pcm_ops hws_pcie_pcm_ops = {
	.open      = hws_pcie_audio_open,
	.close     = hws_pcie_audio_close,
	.ioctl     = snd_pcm_lib_ioctl,
	.hw_params = hws_pcie_audio_hw_params,
	.hw_free   = hws_pcie_audio_hw_free,
	.prepare   = hws_pcie_audio_prepare,
	.trigger   = hws_pcie_audio_trigger,
	.pointer   = hws_pcie_audio_pointer,
};

int hws_audio_register(struct hws_pcie_dev *hws)
{
	struct snd_card *card = NULL;
	struct snd_pcm  *pcm  = NULL;
	char card_id[16];
	char card_name[64];
	int i, ret;

	if (!hws)
		return -EINVAL;

	/* ---- Create a single ALSA card for this PCI function ---- */
	snprintf(card_id, sizeof(card_id), "hws%u", hws->port_id);     /* <=16 chars */
	snprintf(card_name, sizeof(card_name), "HWS HDMI Audio %u", hws->port_id);

	ret = snd_card_new(&hws->pdev->dev, -1 /* auto index */,
			   card_id, THIS_MODULE, 0, &card);
	if (ret < 0) {
		dev_err(&hws->pdev->dev, "snd_card_new failed: %d\n", ret);
		return ret;
	}

	snd_card_set_dev(card, &hws->pdev->dev);
	strscpy(card->driver,   KBUILD_MODNAME, sizeof(card->driver));
	strscpy(card->shortname, card_name,      sizeof(card->shortname));
	strscpy(card->longname,  card->shortname, sizeof(card->longname));

	/* ---- Create one PCM capture device per HDMI input ---- */
	for (i = 0; i < hws->cur_max_linein_ch; i++) {
		char pcm_name[32];

		snprintf(pcm_name, sizeof(pcm_name), "HDMI In %d", i);

		/* device number = i → userspace sees hw:X,i */
		ret = snd_pcm_new(card, pcm_name, i,
				  0 /* playback */, 1 /* capture */, &pcm);
		if (ret < 0) {
			dev_err(&hws->pdev->dev, "snd_pcm_new(%d) failed: %d\n", i, ret);
			goto error_card;
		}

		/* Tie this PCM to channel i */
		hws->audio[i].parent        = hws;
		hws->audio[i].channel_index = i;
		hws->audio[i].pcm_substream = NULL;
		hws->audio[i].cap_active    = false;
		hws->audio[i].stream_running = false;
		hws->audio[i].stop_requested = false;
		hws->audio[i].last_period_toggle = 0;
		hws->audio[i].output_sample_rate = 48000;
		hws->audio[i].channel_count      = 2;
		hws->audio[i].bits_per_sample    = 16;

		pcm->private_data = &hws->audio[i];
		strscpy(pcm->name, pcm_name, sizeof(pcm->name));
		snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &hws_pcie_pcm_ops);

		/* ALSA-owned DMA buffer, device-visible (no scratch buffer) */
		snd_pcm_lib_preallocate_pages_for_all(pcm,
						      SNDRV_DMA_TYPE_DEV,
						      &hws->pdev->dev,
						      audio_pcm_hardware.buffer_bytes_max,
						      audio_pcm_hardware.buffer_bytes_max);
	}

	/* Register the card once all PCMs are created */
	ret = snd_card_register(card);
	if (ret < 0) {
		dev_err(&hws->pdev->dev, "snd_card_register failed: %d\n", ret);
		goto error_card;
	}

	/* Store the single card handle (optional: also mirror to each channel if you like) */
	hws->snd_card = card;
	dev_info(&hws->pdev->dev, "audio registration complete (%d HDMI inputs)\n",
		 hws->cur_max_linein_ch);
	return 0;

error_card:
	/* Frees all PCMs created on it as well */
	snd_card_free(card);
	return ret;
}

void hws_audio_unregister(struct hws_pcie_dev *hws)
{
	if (!hws)
		return;

	/* Prevent new opens and mark existing streams disconnected */
	if (hws->snd_card)
		snd_card_disconnect(hws->snd_card);

	for (unsigned int i = 0; i < hws->cur_max_linein_ch; i++) {
		struct hws_audio *a = &hws->audio[i];

		/* Flip flags first so IRQ path won’t call ALSA anymore */
		WRITE_ONCE(a->stream_running, false);
		WRITE_ONCE(a->cap_active,     false);
		WRITE_ONCE(a->stop_requested, true);
		/* Publish stop flags before disabling capture in HW.
		 * Ensures that any CPU/core handling an ADONE IRQ or bottom half
		 * observes stream_running/cap_active=false before it sees the
		 * effect of the MMIO write below. Pairs with READ_ONCE() checks
		 * in the IRQ/BH paths so ALSA callbacks are never invoked after
		 * the stream has been marked stopped.
		 */
		smp_wmb();
		hws_enable_audio_capture(hws, i, false);
	}
	/* Flush and ack any pending audio interrupts across all channels */
	readl(hws->bar0_base + HWS_REG_INT_STATUS);
	hws_audio_ack_all(hws);
	if (hws->snd_card) {
		snd_card_free_when_closed(hws->snd_card);
		hws->snd_card = NULL;
	}

	dev_info(&hws->pdev->dev, "audio unregistered (%u channels)\n",
		 hws->cur_max_linein_ch);
}

int hws_audio_pm_suspend_all(struct hws_pcie_dev *hws)
{
	struct snd_pcm *seen[ARRAY_SIZE(hws->audio)];
	int seen_cnt = 0;
	int i, j, ret = 0;

	if (!hws || !hws->snd_card)
		return 0;

	/* Iterate audio channels and suspend each unique PCM device */
	for (i = 0; i < hws->cur_max_linein_ch && i < ARRAY_SIZE(hws->audio); i++) {
		struct hws_audio *a = &hws->audio[i];
		struct snd_pcm_substream *ss = READ_ONCE(a->pcm_substream);
		struct snd_pcm *pcm;
		bool already = false;

		if (!ss)
			continue;

		pcm = ss->pcm;
		if (!pcm)
			continue;

		/* De-duplicate in case multiple channels share a PCM */
		for (j = 0; j < seen_cnt; j++) {
			if (seen[j] == pcm) {
				already = true;
				break;
			}
		}
		if (already)
			continue;

		if (seen_cnt < ARRAY_SIZE(seen))
			seen[seen_cnt++] = pcm;

		if (!ret) {
			int r = snd_pcm_suspend_all(pcm);

			if (r)
				ret = r;  /* remember first error, keep going */
		}

		if (seen_cnt == ARRAY_SIZE(seen))
			break; /* defensive: shouldn't happen with sane config */
	}

	return ret;
}

