
G431B_ESC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000137bc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014c8  080139a0  080139a0  000239a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014e68  08014e68  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08014e68  08014e68  00024e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014e70  08014e70  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014e70  08014e70  00024e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014e74  08014e74  00024e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08014e78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fa4  20000200  08015078  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200051a4  08015078  000351a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002792b  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005674  00000000  00000000  00057b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f48  00000000  00000000  0005d1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cf8  00000000  00000000  0005f118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026672  00000000  00000000  00060e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027854  00000000  00000000  00087482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e789c  00000000  00000000  000aecd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00196572  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009be4  00000000  00000000  001965c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013984 	.word	0x08013984

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	08013984 	.word	0x08013984

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f00e f80b 	bl	800f07c <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b40      	ldr	r3, [pc, #256]	; (8001168 <MX_ADC1_Init+0x120>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	4b3e      	ldr	r3, [pc, #248]	; (8001168 <MX_ADC1_Init+0x120>)
 8001070:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001076:	4b3c      	ldr	r3, [pc, #240]	; (8001168 <MX_ADC1_Init+0x120>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <MX_ADC1_Init+0x120>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <MX_ADC1_Init+0x120>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001088:	4b37      	ldr	r3, [pc, #220]	; (8001168 <MX_ADC1_Init+0x120>)
 800108a:	2201      	movs	r2, #1
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800108e:	4b36      	ldr	r3, [pc, #216]	; (8001168 <MX_ADC1_Init+0x120>)
 8001090:	2208      	movs	r2, #8
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b34      	ldr	r3, [pc, #208]	; (8001168 <MX_ADC1_Init+0x120>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109a:	4b33      	ldr	r3, [pc, #204]	; (8001168 <MX_ADC1_Init+0x120>)
 800109c:	2200      	movs	r2, #0
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b30      	ldr	r3, [pc, #192]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b4:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <MX_ADC1_Init+0x120>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <MX_ADC1_Init+0x120>)
 80010c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010ca:	4b27      	ldr	r3, [pc, #156]	; (8001168 <MX_ADC1_Init+0x120>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d2:	4825      	ldr	r0, [pc, #148]	; (8001168 <MX_ADC1_Init+0x120>)
 80010d4:	f005 f874 	bl	80061c0 <HAL_ADC_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80010de:	f003 fbe4 	bl	80048aa <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ea:	4619      	mov	r1, r3
 80010ec:	481e      	ldr	r0, [pc, #120]	; (8001168 <MX_ADC1_Init+0x120>)
 80010ee:	f005 ffcf 	bl	8007090 <HAL_ADCEx_MultiModeConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80010f8:	f003 fbd7 	bl	80048aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <MX_ADC1_Init+0x124>)
 80010fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001100:	2306      	movs	r3, #6
 8001102:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001108:	237f      	movs	r3, #127	; 0x7f
 800110a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110c:	2304      	movs	r3, #4
 800110e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4813      	ldr	r0, [pc, #76]	; (8001168 <MX_ADC1_Init+0x120>)
 800111a:	f005 faad 	bl	8006678 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001124:	f003 fbc1 	bl	80048aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_ADC1_Init+0x128>)
 800112a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800112c:	230c      	movs	r3, #12
 800112e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_ADC1_Init+0x120>)
 8001136:	f005 fa9f 	bl	8006678 <HAL_ADC_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001140:	f003 fbb3 	bl	80048aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001144:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_ADC1_Init+0x12c>)
 8001146:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001148:	2312      	movs	r3, #18
 800114a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_ADC1_Init+0x120>)
 8001152:	f005 fa91 	bl	8006678 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 800115c:	f003 fba5 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3730      	adds	r7, #48	; 0x30
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000021c 	.word	0x2000021c
 800116c:	b6902000 	.word	0xb6902000
 8001170:	04300002 	.word	0x04300002
 8001174:	14f00020 	.word	0x14f00020

08001178 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	463b      	mov	r3, r7
 8001180:	2220      	movs	r2, #32
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00d ff79 	bl	800f07c <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <MX_ADC2_Init+0xdc>)
 800118c:	4a32      	ldr	r2, [pc, #200]	; (8001258 <MX_ADC2_Init+0xe0>)
 800118e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001190:	4b30      	ldr	r3, [pc, #192]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001192:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001196:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001198:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <MX_ADC2_Init+0xdc>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119e:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011b0:	4b28      	ldr	r3, [pc, #160]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b2:	2208      	movs	r2, #8
 80011b4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011b6:	4b27      	ldr	r3, [pc, #156]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011be:	2200      	movs	r2, #0
 80011c0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80011c2:	4b24      	ldr	r3, [pc, #144]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011c4:	2202      	movs	r2, #2
 80011c6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011c8:	4b22      	ldr	r3, [pc, #136]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d8:	2200      	movs	r2, #0
 80011da:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011f4:	4817      	ldr	r0, [pc, #92]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011f6:	f004 ffe3 	bl	80061c0 <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001200:	f003 fb53 	bl	80048aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <MX_ADC2_Init+0xe4>)
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001208:	2306      	movs	r3, #6
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001210:	237f      	movs	r3, #127	; 0x7f
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001214:	2304      	movs	r3, #4
 8001216:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001222:	f005 fa29 	bl	8006678 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 800122c:	f003 fb3d 	bl	80048aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <MX_ADC2_Init+0xe8>)
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001234:	230c      	movs	r3, #12
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_ADC2_Init+0xdc>)
 800123e:	f005 fa1b 	bl	8006678 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8001248:	f003 fb2f 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000288 	.word	0x20000288
 8001258:	50000100 	.word	0x50000100
 800125c:	c3290000 	.word	0xc3290000
 8001260:	cb8c0000 	.word	0xcb8c0000

08001264 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08c      	sub	sp, #48	; 0x30
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001284:	d172      	bne.n	800136c <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001286:	4b5e      	ldr	r3, [pc, #376]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	4a5c      	ldr	r2, [pc, #368]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800128e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001290:	4b5b      	ldr	r3, [pc, #364]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d10b      	bne.n	80012b0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001298:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129c:	4a59      	ldr	r2, [pc, #356]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a4:	4b57      	ldr	r3, [pc, #348]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b54      	ldr	r3, [pc, #336]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b4:	4a53      	ldr	r2, [pc, #332]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012bc:	4b51      	ldr	r3, [pc, #324]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	4b4e      	ldr	r3, [pc, #312]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012cc:	4a4d      	ldr	r2, [pc, #308]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d4:	4b4b      	ldr	r3, [pc, #300]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e0:	2301      	movs	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e4:	2303      	movs	r3, #3
 80012e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f6:	f007 fa2f 	bl	8008758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001300:	2303      	movs	r3, #3
 8001302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	483e      	ldr	r0, [pc, #248]	; (8001408 <HAL_ADC_MspInit+0x1a4>)
 8001310:	f007 fa22 	bl	8008758 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001314:	4b3d      	ldr	r3, [pc, #244]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001316:	4a3e      	ldr	r2, [pc, #248]	; (8001410 <HAL_ADC_MspInit+0x1ac>)
 8001318:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800131a:	4b3c      	ldr	r3, [pc, #240]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800131c:	2205      	movs	r2, #5
 800131e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001320:	4b3a      	ldr	r3, [pc, #232]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001326:	4b39      	ldr	r3, [pc, #228]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800132c:	4b37      	ldr	r3, [pc, #220]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001332:	4b36      	ldr	r3, [pc, #216]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001334:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001338:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800133a:	4b34      	ldr	r3, [pc, #208]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800133c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001340:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001342:	4b32      	ldr	r3, [pc, #200]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001344:	2200      	movs	r2, #0
 8001346:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800134e:	482f      	ldr	r0, [pc, #188]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001350:	f006 f852 	bl	80073f8 <HAL_DMA_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800135a:	f003 faa6 	bl	80048aa <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a2a      	ldr	r2, [pc, #168]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001362:	655a      	str	r2, [r3, #84]	; 0x54
 8001364:	4a29      	ldr	r2, [pc, #164]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800136a:	e044      	b.n	80013f6 <HAL_ADC_MspInit+0x192>
  else if(adcHandle->Instance==ADC2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a28      	ldr	r2, [pc, #160]	; (8001414 <HAL_ADC_MspInit+0x1b0>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d13f      	bne.n	80013f6 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	3301      	adds	r3, #1
 800137c:	4a20      	ldr	r2, [pc, #128]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800137e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d10b      	bne.n	80013a0 <HAL_ADC_MspInit+0x13c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	4a1d      	ldr	r2, [pc, #116]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001392:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
    hdma_adc2.Instance = DMA1_Channel2;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a2:	4a1e      	ldr	r2, [pc, #120]	; (800141c <HAL_ADC_MspInit+0x1b8>)
 80013a4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a8:	2224      	movs	r2, #36	; 0x24
 80013aa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b2:	4b19      	ldr	r3, [pc, #100]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ba:	2280      	movs	r2, #128	; 0x80
 80013bc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013c4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013cc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80013d4:	4b10      	ldr	r3, [pc, #64]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80013da:	480f      	ldr	r0, [pc, #60]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013dc:	f006 f80c 	bl	80073f8 <HAL_DMA_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_ADC_MspInit+0x186>
      Error_Handler();
 80013e6:	f003 fa60 	bl	80048aa <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ee:	655a      	str	r2, [r3, #84]	; 0x54
 80013f0:	4a09      	ldr	r2, [pc, #36]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80013f6:	bf00      	nop
 80013f8:	3730      	adds	r7, #48	; 0x30
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200003b4 	.word	0x200003b4
 8001404:	40021000 	.word	0x40021000
 8001408:	48000400 	.word	0x48000400
 800140c:	200002f4 	.word	0x200002f4
 8001410:	40020008 	.word	0x40020008
 8001414:	50000100 	.word	0x50000100
 8001418:	20000354 	.word	0x20000354
 800141c:	4002001c 	.word	0x4002001c

08001420 <order_phases>:
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"
#include "tim.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800142e:	4b7d      	ldr	r3, [pc, #500]	; (8001624 <order_phases+0x204>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
	if(!cal->started){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7c1b      	ldrb	r3, [r3, #16]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d108      	bne.n	800144e <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 800143c:	487a      	ldr	r0, [pc, #488]	; (8001628 <order_phases+0x208>)
 800143e:	f00e fb15 	bl	800fa6c <puts>
		cal->started = 1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2201      	movs	r2, #1
 8001446:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800162c <order_phases+0x20c>
 8001462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001472:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	d529      	bpl.n	80014d4 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001492:	f8c2 3174 	str.w	r3, [r2, #372]	; 0x174
        cal->cal_position.elec_velocity = 0;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800149c:	461a      	mov	r2, r3
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
        controller->i_d_des = I_CAL;
 80014a6:	4b62      	ldr	r3, [pc, #392]	; (8001630 <order_phases+0x210>)
 80014a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80014c0:	332c      	adds	r3, #44	; 0x2c
 80014c2:	4619      	mov	r1, r3
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f001 fba3 	bl	8002c10 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
    	return;
 80014d2:	e0a4      	b.n	800161e <order_phases+0x1fe>
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	edd3 7a05 	vldr	s15, [r3, #20]
 80014da:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001634 <order_phases+0x214>
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d51d      	bpl.n	8001524 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80014ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014f6:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001638 <order_phases+0x218>
 80014fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800150e:	f8c2 3174 	str.w	r3, [r2, #372]	; 0x174
		commutate(controller, &cal->cal_position);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 8001518:	332c      	adds	r3, #44	; 0x2c
 800151a:	4619      	mov	r1, r3
 800151c:	68b8      	ldr	r0, [r7, #8]
 800151e:	f001 fb77 	bl	8002c10 <commutate>
    	return;
 8001522:	e07c      	b.n	800161e <order_phases+0x1fe>
    }
	reset_foc(controller);
 8001524:	68b8      	ldr	r0, [r7, #8]
 8001526:	f001 faff 	bl	8002b28 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	edd3 7a06 	vldr	s15, [r3, #24]
 8001536:	ed97 7a05 	vldr	s14, [r7, #20]
 800153a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153e:	eef0 7ae7 	vabs.f32	s15, s15
 8001542:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800163c <order_phases+0x21c>
 8001546:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800154a:	ee16 0a90 	vmov	r0, s13
 800154e:	f7ff f823 	bl	8000598 <__aeabi_f2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	ec43 2b10 	vmov	d0, r2, r3
 800155a:	f011 feb1 	bl	80132c0 <round>
 800155e:	ec53 2b10 	vmov	r2, r3, d0
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb47 	bl	8000bf8 <__aeabi_d2uiz>
 800156a:	4603      	mov	r3, r0
 800156c:	b2da      	uxtb	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a06 	vldr	s15, [r3, #24]
 8001578:	ed97 7a05 	vldr	s14, [r7, #20]
 800157c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	dd07      	ble.n	8001596 <order_phases+0x176>
		cal->phase_order = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 800158e:	482c      	ldr	r0, [pc, #176]	; (8001640 <order_phases+0x220>)
 8001590:	f00e fa6c 	bl	800fa6c <puts>
 8001594:	e014      	b.n	80015c0 <order_phases+0x1a0>
	}
	else{
		cal->phase_order = 1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2020 	strb.w	r2, [r3, #32]
		int offsetATemp = controller->adc_a_offset;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a4:	613b      	str	r3, [r7, #16]
		controller->adc_a_offset = controller->adc_b_offset;
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		controller->adc_b_offset = offsetATemp;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		printf("Swapping phase sign\r\n");
 80015ba:	4822      	ldr	r0, [pc, #136]	; (8001644 <order_phases+0x224>)
 80015bc:	f00e fa56 	bl	800fa6c <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	4820      	ldr	r0, [pc, #128]	; (8001648 <order_phases+0x228>)
 80015c8:	f00e f9ca 	bl	800f960 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffe1 	bl	8000598 <__aeabi_f2d>
 80015d6:	4604      	mov	r4, r0
 80015d8:	460d      	mov	r5, r1
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7fe ffdc 	bl	8000598 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	e9cd 2300 	strd	r2, r3, [sp]
 80015e8:	4622      	mov	r2, r4
 80015ea:	462b      	mov	r3, r5
 80015ec:	4817      	ldr	r0, [pc, #92]	; (800164c <order_phases+0x22c>)
 80015ee:	f00e f9b7 	bl	800f960 <iprintf>
    PHASE_ORDER = cal->phase_order;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <order_phases+0x204>)
 80015fc:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	ee07 3a90 	vmov	s15, r3
 8001606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <order_phases+0x210>)
 800160c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bdb0      	pop	{r4, r5, r7, pc}
 8001624:	20004dfc 	.word	0x20004dfc
 8001628:	080139a0 	.word	0x080139a0
 800162c:	388bcf64 	.word	0x388bcf64
 8001630:	20004cfc 	.word	0x20004cfc
 8001634:	3f8d6775 	.word	0x3f8d6775
 8001638:	42700000 	.word	0x42700000
 800163c:	40c90fdb 	.word	0x40c90fdb
 8001640:	080139c4 	.word	0x080139c4
 8001644:	080139dc 	.word	0x080139dc
 8001648:	080139f4 	.word	0x080139f4
 800164c:	08013a08 	.word	0x08013a08

08001650 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b094      	sub	sp, #80	; 0x50
 8001654:	af02      	add	r7, sp, #8
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7c1b      	ldrb	r3, [r3, #16]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <calibrate_encoder+0x36>
		printf("Starting offset cal and linearization\r\n");
 8001666:	489e      	ldr	r0, [pc, #632]	; (80018e0 <calibrate_encoder+0x290>)
 8001668:	f00e fa00 	bl	800fa6c <puts>
		cal->started = 1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	60da      	str	r2, [r3, #12]
		cal->next_sample_time = T1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
		cal->sample_count = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	849a      	strh	r2, [r3, #36]	; 0x24
	}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80018e4 <calibrate_encoder+0x294>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80016aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d525      	bpl.n	8001704 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80016ca:	f8c2 3174 	str.w	r3, [r2, #372]	; 0x174
        controller->i_d_des = I_CAL;
 80016ce:	4b86      	ldr	r3, [pc, #536]	; (80018e8 <calibrate_encoder+0x298>)
 80016d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80016e8:	332c      	adds	r3, #44	; 0x2c
 80016ea:	4619      	mov	r1, r3
 80016ec:	68b8      	ldr	r0, [r7, #8]
 80016ee:	f001 fa8f 	bl	8002c10 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695a      	ldr	r2, [r3, #20]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001702:	e258      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	ed93 7a05 	vldr	s14, [r3, #20]
 800170a:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <calibrate_encoder+0x298>)
 800170c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001710:	eddf 6a76 	vldr	s13, [pc, #472]	; 80018ec <calibrate_encoder+0x29c>
 8001714:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001718:	ed9f 6a75 	vldr	s12, [pc, #468]	; 80018f0 <calibrate_encoder+0x2a0>
 800171c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001720:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	f140 808f 	bpl.w	8001852 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a02 	vldr	s15, [r3, #8]
 800173a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80018f4 <calibrate_encoder+0x2a4>
 800173e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001752:	f8c2 3174 	str.w	r3, [r2, #372]	; 0x174
		commutate(controller, &cal->cal_position);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 800175c:	332c      	adds	r3, #44	; 0x2c
 800175e:	4619      	mov	r1, r3
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f001 fa55 	bl	8002c10 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	ed93 7a05 	vldr	s14, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	dc00      	bgt.n	800177e <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 800177c:	e21b      	b.n	8001bb6 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edd3 7a02 	vldr	s15, [r3, #8]
 8001784:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8001908 <calibrate_encoder+0x2b8>
 8001788:	ee67 6a87 	vmul.f32	s13, s15, s14
 800178c:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80018ec <calibrate_encoder+0x29c>
 8001796:	ee27 7a87 	vmul.f32	s14, s15, s14
 800179a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800179e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a2:	ee17 3a90 	vmov	r3, s15
 80017a6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	14db      	asrs	r3, r3, #19
 80017b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017be:	4618      	mov	r0, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	441a      	add	r2, r3
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	f100 030a 	add.w	r3, r0, #10
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017d4:	461d      	mov	r5, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	330a      	adds	r3, #10
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	685c      	ldr	r4, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fed5 	bl	8000598 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9cd 2300 	strd	r2, r3, [sp]
 80017f6:	4623      	mov	r3, r4
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4629      	mov	r1, r5
 80017fc:	483e      	ldr	r0, [pc, #248]	; (80018f8 <calibrate_encoder+0x2a8>)
 80017fe:	f00e f8af 	bl	800f960 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80018fc <calibrate_encoder+0x2ac>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001822:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <calibrate_encoder+0x298>)
 8001824:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001828:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001900 <calibrate_encoder+0x2b0>
 800182c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001830:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001834:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001838:	eeb4 7a67 	vcmp.f32	s14, s15
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	f000 81b6 	beq.w	8001bb0 <calibrate_encoder+0x560>
			cal->sample_count++;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001848:	3301      	adds	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001850:	e1b1      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	ed93 7a05 	vldr	s14, [r3, #20]
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <calibrate_encoder+0x298>)
 800185a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001904 <calibrate_encoder+0x2b4>
 8001862:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001866:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80018f0 <calibrate_encoder+0x2a0>
 800186a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800186e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	f140 80ab 	bpl.w	80019d8 <calibrate_encoder+0x388>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	edd3 7a02 	vldr	s15, [r3, #8]
 8001888:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80018f4 <calibrate_encoder+0x2a4>
 800188c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001896:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <calibrate_encoder+0x298>)
 8001898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80018b4:	f8c2 3174 	str.w	r3, [r2, #372]	; 0x174
		commutate(controller, &cal->cal_position);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80018be:	332c      	adds	r3, #44	; 0x2c
 80018c0:	4619      	mov	r1, r3
 80018c2:	68b8      	ldr	r0, [r7, #8]
 80018c4:	f001 f9a4 	bl	8002c10 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	ed93 7a05 	vldr	s14, [r3, #20]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	dc16      	bgt.n	800190c <calibrate_encoder+0x2bc>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 80018de:	e169      	b.n	8001bb4 <calibrate_encoder+0x564>
 80018e0:	08013a24 	.word	0x08013a24
 80018e4:	388bcf64 	.word	0x388bcf64
 80018e8:	20004cfc 	.word	0x20004cfc
 80018ec:	40c90fdb 	.word	0x40c90fdb
 80018f0:	42700000 	.word	0x42700000
 80018f4:	3b83126e 	.word	0x3b83126e
 80018f8:	08013a4c 	.word	0x08013a4c
 80018fc:	3ad67750 	.word	0x3ad67750
 8001900:	42800000 	.word	0x42800000
 8001904:	41490fdb 	.word	0x41490fdb
 8001908:	45800000 	.word	0x45800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 814f 	beq.w	8001bb4 <calibrate_encoder+0x564>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	edd3 7a02 	vldr	s15, [r3, #8]
 800191c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001908 <calibrate_encoder+0x2b8>
 8001920:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001924:	4ba5      	ldr	r3, [pc, #660]	; (8001bbc <calibrate_encoder+0x56c>)
 8001926:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800192a:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001bc0 <calibrate_encoder+0x570>
 800192e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193a:	ee17 3a90 	vmov	r3, s15
 800193e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	14db      	asrs	r3, r3, #19
 800194e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001952:	69fa      	ldr	r2, [r7, #28]
 8001954:	4413      	add	r3, r2
 8001956:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	330a      	adds	r3, #10
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	4413      	add	r3, r2
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	4413      	add	r3, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800196e:	4610      	mov	r0, r2
 8001970:	0fda      	lsrs	r2, r3, #31
 8001972:	4413      	add	r3, r2
 8001974:	105b      	asrs	r3, r3, #1
 8001976:	4619      	mov	r1, r3
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	f100 030a 	add.w	r3, r0, #10
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001988:	461d      	mov	r5, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	330a      	adds	r3, #10
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	685c      	ldr	r4, [r3, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fdfb 	bl	8000598 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	e9cd 2300 	strd	r2, r3, [sp]
 80019aa:	4623      	mov	r3, r4
 80019ac:	6a3a      	ldr	r2, [r7, #32]
 80019ae:	4629      	mov	r1, r5
 80019b0:	4884      	ldr	r0, [pc, #528]	; (8001bc4 <calibrate_encoder+0x574>)
 80019b2:	f00d ffd5 	bl	800f960 <iprintf>
			cal->sample_count--;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80019ba:	3b01      	subs	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019c8:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001bc8 <calibrate_encoder+0x578>
 80019cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 80019d6:	e0ed      	b.n	8001bb4 <calibrate_encoder+0x564>
    }

    reset_foc(controller);
 80019d8:	68b8      	ldr	r0, [r7, #8]
 80019da:	f001 f8a5 	bl	8002b28 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019e2:	2300      	movs	r3, #0
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
 80019e6:	e00b      	b.n	8001a00 <calibrate_encoder+0x3b0>
		ezero_mean += cal->error_arr[i];
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ec:	330a      	adds	r3, #10
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019f6:	4413      	add	r3, r2
 80019f8:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019fc:	3301      	adds	r3, #1
 80019fe:	643b      	str	r3, [r7, #64]	; 0x40
 8001a00:	4b6e      	ldr	r3, [pc, #440]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a02:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a0a:	ee17 3a90 	vmov	r3, s15
 8001a0e:	019b      	lsls	r3, r3, #6
 8001a10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbe8      	blt.n	80019e8 <calibrate_encoder+0x398>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a20:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a22:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a26:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001bcc <calibrate_encoder+0x57c>
 8001a2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a36:	ee17 2a90 	vmov	r2, s15
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001a3e:	2340      	movs	r3, #64	; 0x40
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (cal->error_arr[0])*N_LUT/ENC_CPR;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da00      	bge.n	8001a4c <calibrate_encoder+0x3fc>
 8001a4a:	333f      	adds	r3, #63	; 0x3f
 8001a4c:	119b      	asrs	r3, r3, #6
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001a50:	2300      	movs	r3, #0
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a54:	e0a0      	b.n	8001b98 <calibrate_encoder+0x548>
			int moving_avg = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5c:	0fda      	lsrs	r2, r3, #31
 8001a5e:	4413      	add	r3, r2
 8001a60:	105b      	asrs	r3, r3, #1
 8001a62:	425b      	negs	r3, r3
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
 8001a66:	e068      	b.n	8001b3a <calibrate_encoder+0x4ea>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001a68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a6a:	ee07 3a90 	vmov	s15, r3
 8001a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a72:	4b52      	ldr	r3, [pc, #328]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a74:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001bcc <calibrate_encoder+0x57c>
 8001a80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a84:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001bcc <calibrate_encoder+0x57c>
 8001a88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a9e:	ee17 3a90 	vmov	r3, s15
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	da13      	bge.n	8001ad2 <calibrate_encoder+0x482>
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab4:	4b41      	ldr	r3, [pc, #260]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ab6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aba:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001bcc <calibrate_encoder+0x57c>
 8001abe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 3a90 	vmov	r3, s15
 8001ace:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad0:	e027      	b.n	8001b22 <calibrate_encoder+0x4d2>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad4:	ee07 3a90 	vmov	s15, r3
 8001ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001adc:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ade:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ae2:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001bcc <calibrate_encoder+0x57c>
 8001ae6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	dd12      	ble.n	8001b22 <calibrate_encoder+0x4d2>
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b06:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <calibrate_encoder+0x56c>)
 8001b08:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b0c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001bcc <calibrate_encoder+0x57c>
 8001b10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1c:	ee17 3a90 	vmov	r3, s15
 8001b20:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b26:	330a      	adds	r3, #10
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b30:	4413      	add	r3, r2
 8001b32:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b36:	3301      	adds	r3, #1
 8001b38:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3c:	0fda      	lsrs	r2, r3, #31
 8001b3e:	4413      	add	r3, r2
 8001b40:	105b      	asrs	r3, r3, #1
 8001b42:	461a      	mov	r2, r3
 8001b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b46:	4293      	cmp	r3, r2
 8001b48:	db8e      	blt.n	8001a68 <calibrate_encoder+0x418>
			}
			moving_avg = moving_avg/window;
 8001b4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b52:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b58:	4413      	add	r3, r2
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b5e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b60:	dd02      	ble.n	8001b68 <calibrate_encoder+0x518>
 8001b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b64:	3b40      	subs	r3, #64	; 0x40
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b6e:	1ad2      	subs	r2, r2, r3
 8001b70:	6879      	ldr	r1, [r7, #4]
 8001b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b78:	330a      	adds	r3, #10
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	69db      	ldr	r3, [r3, #28]
 8001b84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	461a      	mov	r2, r3
 8001b8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b8c:	4810      	ldr	r0, [pc, #64]	; (8001bd0 <calibrate_encoder+0x580>)
 8001b8e:	f00d fee7 	bl	800f960 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b94:	3301      	adds	r3, #1
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b9a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b9c:	f77f af5b 	ble.w	8001a56 <calibrate_encoder+0x406>

		}

	cal->started = 0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001bae:	e002      	b.n	8001bb6 <calibrate_encoder+0x566>
				return;
 8001bb0:	bf00      	nop
 8001bb2:	e000      	b.n	8001bb6 <calibrate_encoder+0x566>
		return;
 8001bb4:	bf00      	nop
}
 8001bb6:	3748      	adds	r7, #72	; 0x48
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbc:	20004cfc 	.word	0x20004cfc
 8001bc0:	40c90fdb 	.word	0x40c90fdb
 8001bc4:	08013a4c 	.word	0x08013a4c
 8001bc8:	3ad67750 	.word	0x3ad67750
 8001bcc:	42800000 	.word	0x42800000
 8001bd0:	08013a5c 	.word	0x08013a5c

08001bd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001bda:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bde:	4a19      	ldr	r2, [pc, #100]	; (8001c44 <MX_DMA_Init+0x70>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	6493      	str	r3, [r2, #72]	; 0x48
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <MX_DMA_Init+0x70>)
 8001be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bf2:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bf6:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <MX_DMA_Init+0x70>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6493      	str	r3, [r2, #72]	; 0x48
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_DMA_Init+0x70>)
 8001c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	200b      	movs	r0, #11
 8001c10:	f005 fbbd 	bl	800738e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c14:	200b      	movs	r0, #11
 8001c16:	f005 fbd4 	bl	80073c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	200c      	movs	r0, #12
 8001c20:	f005 fbb5 	bl	800738e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001c24:	200c      	movs	r0, #12
 8001c26:	f005 fbcc 	bl	80073c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	200d      	movs	r0, #13
 8001c30:	f005 fbad 	bl	800738e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001c34:	200d      	movs	r0, #13
 8001c36:	f005 fbc4 	bl	80073c2 <HAL_NVIC_EnableIRQ>

}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000

08001c48 <eeprom_restore>:

static uint32_t const page_nb = 58U; //(uint32_t)FLASH_PAGE_NB-1;
static uint32_t const start_address = 0x08000000UL+58*0x800U; //(FLASH_BASE)+page_nb*(FLASH_PAGE_SIZE);

HAL_StatusTypeDef eeprom_restore(float * float_regs, uint32_t float_size, int * int_regs, uint32_t int_size)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b090      	sub	sp, #64	; 0x40
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	603b      	str	r3, [r7, #0]
	uint64_t data = 0xDEADBEEF;
 8001c56:	a33b      	add	r3, pc, #236	; (adr r3, 8001d44 <eeprom_restore+0xfc>)
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001c60:	2300      	movs	r3, #0
 8001c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c64:	e02c      	b.n	8001cc0 <eeprom_restore+0x78>
	{
		memcpy(&data, (uint32_t *)(start_address+32*index), sizeof(uint64_t));
 8001c66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c68:	015b      	lsls	r3, r3, #5
 8001c6a:	4a35      	ldr	r2, [pc, #212]	; (8001d40 <eeprom_restore+0xf8>)
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c74:	2208      	movs	r2, #8
 8001c76:	4618      	mov	r0, r3
 8001c78:	f00d f9d8 	bl	800f02c <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001c7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c80:	4613      	mov	r3, r2
 8001c82:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t temp2 = data>>32;
 8001c84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	000a      	movs	r2, r1
 8001c92:	2300      	movs	r3, #0
 8001c94:	4613      	mov	r3, r2
 8001c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		float value;
		float value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001c9e:	623b      	str	r3, [r7, #32]
		float_regs[index] = value;
 8001ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001caa:	601a      	str	r2, [r3, #0]
		float_regs[index+1] = value2;
 8001cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cae:	3301      	adds	r3, #1
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	6a3a      	ldr	r2, [r7, #32]
 8001cb8:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d3ce      	bcc.n	8001c66 <eeprom_restore+0x1e>
	}
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001cc8:	2300      	movs	r3, #0
 8001cca:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ccc:	e02e      	b.n	8001d2c <eeprom_restore+0xe4>
	{

		memcpy(&data, (uint32_t *)(start_address+32*(index+float_size)), sizeof(uint64_t));
 8001cce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	015b      	lsls	r3, r3, #5
 8001cd6:	4a1a      	ldr	r2, [pc, #104]	; (8001d40 <eeprom_restore+0xf8>)
 8001cd8:	4413      	add	r3, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ce0:	2208      	movs	r2, #8
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f00d f9a2 	bl	800f02c <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001ce8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cec:	4613      	mov	r3, r2
 8001cee:	61fb      	str	r3, [r7, #28]
		uint32_t temp2 = data>>32;
 8001cf0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001cf4:	f04f 0200 	mov.w	r2, #0
 8001cf8:	f04f 0300 	mov.w	r3, #0
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	2300      	movs	r3, #0
 8001d00:	4613      	mov	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	69fb      	ldr	r3, [r7, #28]
		int value;
		int value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	69bb      	ldr	r3, [r7, #24]
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001d0a:	613b      	str	r3, [r7, #16]
		int_regs[index] = value;
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	4413      	add	r3, r2
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	601a      	str	r2, [r3, #0]
		int_regs[index+1] = value2;
 8001d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d28:	3302      	adds	r3, #2
 8001d2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d3cc      	bcc.n	8001cce <eeprom_restore+0x86>
	}

	return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3740      	adds	r7, #64	; 0x40
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	0801d000 	.word	0x0801d000
 8001d44:	deadbeef 	.word	0xdeadbeef
	...

08001d50 <eeprom_store>:

HAL_StatusTypeDef eeprom_store(float const * float_regs, uint32_t float_size, int const * int_regs, uint32_t int_size)
{
 8001d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d54:	b0a2      	sub	sp, #136	; 0x88
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6278      	str	r0, [r7, #36]	; 0x24
 8001d5a:	6239      	str	r1, [r7, #32]
 8001d5c:	61fa      	str	r2, [r7, #28]
 8001d5e:	61bb      	str	r3, [r7, #24]
	HAL_FLASH_Unlock();
 8001d60:	f006 fade 	bl	8008320 <HAL_FLASH_Unlock>
	// erase the last page of bank1 (STM32G43x : 1 bank, 64 pages, 2kB per page, 64-bit data)
	{
		FLASH_EraseInitTypeDef erase ={FLASH_TYPEERASE_PAGES,FLASH_BANK_1,page_nb,5};
 8001d64:	2300      	movs	r3, #0
 8001d66:	643b      	str	r3, [r7, #64]	; 0x40
 8001d68:	2301      	movs	r3, #1
 8001d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8001d6c:	233a      	movs	r3, #58	; 0x3a
 8001d6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d70:	2305      	movs	r3, #5
 8001d72:	64fb      	str	r3, [r7, #76]	; 0x4c
		uint32_t page_error = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	63fb      	str	r3, [r7, #60]	; 0x3c
		HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&erase, &page_error);
 8001d78:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d7c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d80:	4619      	mov	r1, r3
 8001d82:	4610      	mov	r0, r2
 8001d84:	f006 fbc4 	bl	8008510 <HAL_FLASHEx_Erase>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if(result!=HAL_OK)
 8001d8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d004      	beq.n	8001da0 <eeprom_store+0x50>
		{
			HAL_FLASH_Lock();
 8001d96:	f006 fae5 	bl	8008364 <HAL_FLASH_Lock>
			return result;
 8001d9a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d9e:	e0bd      	b.n	8001f1c <eeprom_store+0x1cc>
		}
	}
	// write the last page
	{
		uint64_t data = 0xDEADBEEF;
 8001da0:	a362      	add	r3, pc, #392	; (adr r3, 8001f2c <eeprom_store+0x1dc>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		for(uint32_t index=0; index<float_size;index+=2)
 8001daa:	2300      	movs	r3, #0
 8001dac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001db0:	e052      	b.n	8001e58 <eeprom_store+0x108>
		{
			union UN {float a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = float_regs[index];
 8001db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dba:	4413      	add	r3, r2
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	63bb      	str	r3, [r7, #56]	; 0x38
			un2.a = float_regs[index+1];
 8001dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dca:	4413      	add	r3, r2
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	637b      	str	r3, [r7, #52]	; 0x34
			uint64_t temp = un2.b;
 8001dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	617a      	str	r2, [r7, #20]
 8001dd8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ddc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			data = (temp<<32)|un1.b;
 8001de0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001de4:	f04f 0000 	mov.w	r0, #0
 8001de8:	f04f 0100 	mov.w	r1, #0
 8001dec:	0011      	movs	r1, r2
 8001dee:	2000      	movs	r0, #0
 8001df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df2:	2200      	movs	r2, #0
 8001df4:	4698      	mov	r8, r3
 8001df6:	4691      	mov	r9, r2
 8001df8:	ea40 0308 	orr.w	r3, r0, r8
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	ea41 0309 	orr.w	r3, r1, r9
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e08:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+index*32,data);
 8001e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e10:	015b      	lsls	r3, r3, #5
 8001e12:	4a45      	ldr	r2, [pc, #276]	; (8001f28 <eeprom_store+0x1d8>)
 8001e14:	1899      	adds	r1, r3, r2
 8001e16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f006 fa2a 	bl	8008274 <HAL_FLASH_Program>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if(result!=HAL_OK)
 8001e26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00f      	beq.n	8001e4e <eeprom_store+0xfe>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001e2e:	f006 fab3 	bl	8008398 <HAL_FLASH_GetError>
 8001e32:	6538      	str	r0, [r7, #80]	; 0x50
				if(error)
 8001e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d004      	beq.n	8001e44 <eeprom_store+0xf4>
				{
					HAL_FLASH_Lock();
 8001e3a:	f006 fa93 	bl	8008364 <HAL_FLASH_Lock>
					return error;
 8001e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	e06b      	b.n	8001f1c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001e44:	f006 fa8e 	bl	8008364 <HAL_FLASH_Lock>
				return result;
 8001e48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e4c:	e066      	b.n	8001f1c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<float_size;index+=2)
 8001e4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e52:	3302      	adds	r3, #2
 8001e54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e58:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d3a7      	bcc.n	8001db2 <eeprom_store+0x62>
			}
		}
		for(uint32_t index=0; index<int_size;index+=2)
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e68:	e050      	b.n	8001f0c <eeprom_store+0x1bc>
		{
			union UN {int a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = int_regs[index];
 8001e6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	4413      	add	r3, r2
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	633b      	str	r3, [r7, #48]	; 0x30
			un2.a = int_regs[index+1];
 8001e78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	69fa      	ldr	r2, [r7, #28]
 8001e82:	4413      	add	r3, r2
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
			uint64_t temp = un2.b;
 8001e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e94:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			data = (temp<<32)|un1.b;
 8001e98:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	f04f 0300 	mov.w	r3, #0
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eaa:	2000      	movs	r0, #0
 8001eac:	460c      	mov	r4, r1
 8001eae:	4605      	mov	r5, r0
 8001eb0:	ea42 0a04 	orr.w	sl, r2, r4
 8001eb4:	ea43 0b05 	orr.w	fp, r3, r5
 8001eb8:	e9c7 ab1c 	strd	sl, fp, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+(float_size+index)*32,data);
 8001ebc:	6a3a      	ldr	r2, [r7, #32]
 8001ebe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ec2:	4413      	add	r3, r2
 8001ec4:	015b      	lsls	r3, r3, #5
 8001ec6:	4a18      	ldr	r2, [pc, #96]	; (8001f28 <eeprom_store+0x1d8>)
 8001ec8:	1899      	adds	r1, r3, r2
 8001eca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f006 f9d0 	bl	8008274 <HAL_FLASH_Program>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			if(result!=HAL_OK)
 8001eda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00f      	beq.n	8001f02 <eeprom_store+0x1b2>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001ee2:	f006 fa59 	bl	8008398 <HAL_FLASH_GetError>
 8001ee6:	6638      	str	r0, [r7, #96]	; 0x60
				if(error)
 8001ee8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d004      	beq.n	8001ef8 <eeprom_store+0x1a8>
				{
					HAL_FLASH_Lock();
 8001eee:	f006 fa39 	bl	8008364 <HAL_FLASH_Lock>
					return error;
 8001ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	e011      	b.n	8001f1c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001ef8:	f006 fa34 	bl	8008364 <HAL_FLASH_Lock>
				return result;
 8001efc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f00:	e00c      	b.n	8001f1c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<int_size;index+=2)
 8001f02:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f06:	3302      	adds	r3, #2
 8001f08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001f0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d3a9      	bcc.n	8001e6a <eeprom_store+0x11a>
			}
		}
	}
	HAL_FLASH_Lock();
 8001f16:	f006 fa25 	bl	8008364 <HAL_FLASH_Lock>
	return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3788      	adds	r7, #136	; 0x88
 8001f20:	46bd      	mov	sp, r7
 8001f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f26:	bf00      	nop
 8001f28:	0801d000 	.word	0x0801d000
 8001f2c:	deadbeef 	.word	0xdeadbeef
 8001f30:	00000000 	.word	0x00000000

08001f34 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f3a:	4a20      	ldr	r2, [pc, #128]	; (8001fbc <MX_FDCAN1_Init+0x88>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV4;
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f40:	2202      	movs	r2, #2
 8001f42:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f44:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001f50:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001f56:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f5c:	4b16      	ldr	r3, [pc, #88]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 3;
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f64:	2203      	movs	r2, #3
 8001f66:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f70:	220b      	movs	r2, #11
 8001f72:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001f74:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f76:	2202      	movs	r2, #2
 8001f78:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001f80:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <MX_FDCAN1_Init+0x84>)
 8001fa6:	f005 fd67 	bl	8007a78 <HAL_FDCAN_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001fb0:	f002 fc7b 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	200003b8 	.word	0x200003b8
 8001fbc:	40006400 	.word	0x40006400

08001fc0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	; 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a26      	ldr	r2, [pc, #152]	; (8002078 <HAL_FDCAN_MspInit+0xb8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d146      	bne.n	8002070 <HAL_FDCAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fe2:	4b26      	ldr	r3, [pc, #152]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe6:	4a25      	ldr	r2, [pc, #148]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001fe8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fec:	6593      	str	r3, [r2, #88]	; 0x58
 8001fee:	4b23      	ldr	r3, [pc, #140]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffe:	4a1f      	ldr	r2, [pc, #124]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002016:	4a19      	ldr	r2, [pc, #100]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002018:	f043 0302 	orr.w	r3, r3, #2
 800201c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_FDCAN_MspInit+0xbc>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800202a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800202e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800203c:	2309      	movs	r3, #9
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800204a:	f006 fb85 	bl	8008758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800204e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002060:	2309      	movs	r3, #9
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4805      	ldr	r0, [pc, #20]	; (8002080 <HAL_FDCAN_MspInit+0xc0>)
 800206c:	f006 fb74 	bl	8008758 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40006400 	.word	0x40006400
 800207c:	40021000 	.word	0x40021000
 8002080:	48000400 	.word	0x48000400

08002084 <can_rx_init>:
  /* USER CODE END FDCAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af02      	add	r7, sp, #8
 800208a:	6078      	str	r0, [r7, #4]
	msg->filter.IdType = FDCAN_STANDARD_ID;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterIndex = 0;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_RANGE;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2201      	movs	r2, #1
 80020a2:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterID1 = CAN_ID;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <can_rx_init+0x58>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	461a      	mov	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = CAN_ID;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <can_rx_init+0x58>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	461a      	mov	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3334      	adds	r3, #52	; 0x34
 80020bc:	4619      	mov	r1, r3
 80020be:	4808      	ldr	r0, [pc, #32]	; (80020e0 <can_rx_init+0x5c>)
 80020c0:	f005 fe34 	bl	8007d2c <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H,3,3,0,1);
 80020c4:	2301      	movs	r3, #1
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	2300      	movs	r3, #0
 80020ca:	2203      	movs	r2, #3
 80020cc:	2103      	movs	r1, #3
 80020ce:	4804      	ldr	r0, [pc, #16]	; (80020e0 <can_rx_init+0x5c>)
 80020d0:	f005 fe86 	bl	8007de0 <HAL_FDCAN_ConfigGlobalFilter>
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20004dfc 	.word	0x20004dfc
 80020e0:	200003b8 	.word	0x200003b8

080020e4 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	msg->tx_header.Identifier = CAN_MASTER;
 80020ec:	4b11      	ldr	r3, [pc, #68]	; (8002134 <can_tx_init+0x50>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	461a      	mov	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	609a      	str	r2, [r3, #8]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80020fc:	615a      	str	r2, [r3, #20]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	60da      	str	r2, [r3, #12]
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	611a      	str	r2, [r3, #16]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	61da      	str	r2, [r3, #28]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	621a      	str	r2, [r3, #32]
	msg->tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.MessageMarker = 0;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	20004dfc 	.word	0x20004dfc

08002138 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	; 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6178      	str	r0, [r7, #20]
 8002140:	460b      	mov	r3, r1
 8002142:	ed87 0a03 	vstr	s0, [r7, #12]
 8002146:	edc7 0a02 	vstr	s1, [r7, #8]
 800214a:	ed87 1a01 	vstr	s2, [r7, #4]
 800214e:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8002150:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <pack_reply+0xc4>)
 8002152:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002156:	4b29      	ldr	r3, [pc, #164]	; (80021fc <pack_reply+0xc4>)
 8002158:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800215c:	2010      	movs	r0, #16
 800215e:	eeb0 1a47 	vmov.f32	s2, s14
 8002162:	eef0 0a67 	vmov.f32	s1, s15
 8002166:	ed97 0a03 	vldr	s0, [r7, #12]
 800216a:	f002 fc8c 	bl	8004a86 <float_to_uint>
 800216e:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <pack_reply+0xc4>)
 8002172:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002176:	4b21      	ldr	r3, [pc, #132]	; (80021fc <pack_reply+0xc4>)
 8002178:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800217c:	200c      	movs	r0, #12
 800217e:	eeb0 1a47 	vmov.f32	s2, s14
 8002182:	eef0 0a67 	vmov.f32	s1, s15
 8002186:	ed97 0a02 	vldr	s0, [r7, #8]
 800218a:	f002 fc7c 	bl	8004a86 <float_to_uint>
 800218e:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, -T_MAX, T_MAX, 12);
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <pack_reply+0xc4>)
 8002192:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002196:	eef1 7a67 	vneg.f32	s15, s15
 800219a:	4b18      	ldr	r3, [pc, #96]	; (80021fc <pack_reply+0xc4>)
 800219c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80021a0:	200c      	movs	r0, #12
 80021a2:	eeb0 1a47 	vmov.f32	s2, s14
 80021a6:	eef0 0a67 	vmov.f32	s1, s15
 80021aa:	ed97 0a01 	vldr	s0, [r7, #4]
 80021ae:	f002 fc6a 	bl	8004a86 <float_to_uint>
 80021b2:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	7cfa      	ldrb	r2, [r7, #19]
 80021b8:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	121b      	asrs	r3, r3, #8
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	111b      	asrs	r3, r3, #4
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	121b      	asrs	r3, r3, #8
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	719a      	strb	r2, [r3, #6]
    }
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20004cfc 	.word	0x20004cfc

08002200 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8002200:	b084      	sub	sp, #16
 8002202:	b590      	push	{r4, r7, lr}
 8002204:	b087      	sub	sp, #28
 8002206:	af00      	add	r7, sp, #0
 8002208:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800220c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002210:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800221a:	4313      	orrs	r3, r2
 800221c:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800221e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002228:	0912      	lsrs	r2, r2, #4
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002230:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800223a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8002242:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800224c:	0912      	lsrs	r2, r2, #4
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	4313      	orrs	r3, r2
 8002252:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8002254:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800225e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002262:	4313      	orrs	r3, r2
 8002264:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8002266:	4b34      	ldr	r3, [pc, #208]	; (8002338 <unpack_cmd+0x138>)
 8002268:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800226c:	4b32      	ldr	r3, [pc, #200]	; (8002338 <unpack_cmd+0x138>)
 800226e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8002272:	2110      	movs	r1, #16
 8002274:	eef0 0a47 	vmov.f32	s1, s14
 8002278:	eeb0 0a67 	vmov.f32	s0, s15
 800227c:	6978      	ldr	r0, [r7, #20]
 800227e:	f002 fc35 	bl	8004aec <uint_to_float>
 8002282:	eef0 7a40 	vmov.f32	s15, s0
 8002286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002288:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 800228c:	4b2a      	ldr	r3, [pc, #168]	; (8002338 <unpack_cmd+0x138>)
 800228e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002292:	4b29      	ldr	r3, [pc, #164]	; (8002338 <unpack_cmd+0x138>)
 8002294:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002298:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800229a:	1d1c      	adds	r4, r3, #4
 800229c:	210c      	movs	r1, #12
 800229e:	eef0 0a47 	vmov.f32	s1, s14
 80022a2:	eeb0 0a67 	vmov.f32	s0, s15
 80022a6:	6938      	ldr	r0, [r7, #16]
 80022a8:	f002 fc20 	bl	8004aec <uint_to_float>
 80022ac:	eef0 7a40 	vmov.f32	s15, s0
 80022b0:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <unpack_cmd+0x138>)
 80022b6:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80022ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022bc:	f103 0408 	add.w	r4, r3, #8
 80022c0:	210c      	movs	r1, #12
 80022c2:	eef0 0a67 	vmov.f32	s1, s15
 80022c6:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800233c <unpack_cmd+0x13c>
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f002 fc0e 	bl	8004aec <uint_to_float>
 80022d0:	eef0 7a40 	vmov.f32	s15, s0
 80022d4:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80022d8:	4b17      	ldr	r3, [pc, #92]	; (8002338 <unpack_cmd+0x138>)
 80022da:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80022de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e0:	f103 040c 	add.w	r4, r3, #12
 80022e4:	210c      	movs	r1, #12
 80022e6:	eef0 0a67 	vmov.f32	s1, s15
 80022ea:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800233c <unpack_cmd+0x13c>
 80022ee:	68b8      	ldr	r0, [r7, #8]
 80022f0:	f002 fbfc 	bl	8004aec <uint_to_float>
 80022f4:	eef0 7a40 	vmov.f32	s15, s0
 80022f8:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -T_MAX, T_MAX, 12);
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <unpack_cmd+0x138>)
 80022fe:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002302:	eef1 7a67 	vneg.f32	s15, s15
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <unpack_cmd+0x138>)
 8002308:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800230c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800230e:	f103 0410 	add.w	r4, r3, #16
 8002312:	210c      	movs	r1, #12
 8002314:	eef0 0a47 	vmov.f32	s1, s14
 8002318:	eeb0 0a67 	vmov.f32	s0, s15
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f002 fbe5 	bl	8004aec <uint_to_float>
 8002322:	eef0 7a40 	vmov.f32	s15, s0
 8002326:	edc4 7a00 	vstr	s15, [r4]

//    printf("Received   ");
//    printf("%.3f  %.3f  %.3f  %.3f  %.3f",commands[0], commands[1], commands[2], commands[3], commands[4]);
//    printf("\n\r");
    }
 800232a:	bf00      	nop
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002334:	b004      	add	sp, #16
 8002336:	4770      	bx	lr
 8002338:	20004cfc 	.word	0x20004cfc
 800233c:	00000000 	.word	0x00000000

08002340 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002340:	b480      	push	{r7}
 8002342:	b087      	sub	sp, #28
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234c:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002358:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002360:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002368:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002372:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800237a:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002384:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800238c:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002390:	4b3b      	ldr	r3, [pc, #236]	; (8002480 <set_dtc+0x140>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d136      	bne.n	8002406 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002398:	4b3a      	ldr	r3, [pc, #232]	; (8002484 <set_dtc+0x144>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239e:	ee07 3a90 	vmov	s15, r3
 80023a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ae:	4b35      	ldr	r3, [pc, #212]	; (8002484 <set_dtc+0x144>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b6:	ee17 2a90 	vmov	r2, s15
 80023ba:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80023bc:	4b31      	ldr	r3, [pc, #196]	; (8002484 <set_dtc+0x144>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80023ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d2:	4b2c      	ldr	r3, [pc, #176]	; (8002484 <set_dtc+0x144>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023da:	ee17 2a90 	vmov	r2, s15
 80023de:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 80023e0:	4b28      	ldr	r3, [pc, #160]	; (8002484 <set_dtc+0x144>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e6:	ee07 3a90 	vmov	s15, r3
 80023ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80023f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <set_dtc+0x144>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023fe:	ee17 2a90 	vmov	r2, s15
 8002402:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002404:	e035      	b.n	8002472 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002406:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <set_dtc+0x144>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240c:	ee07 3a90 	vmov	s15, r3
 8002410:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002414:	edd7 7a05 	vldr	s15, [r7, #20]
 8002418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <set_dtc+0x144>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002424:	ee17 2a90 	vmov	r2, s15
 8002428:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <set_dtc+0x144>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	ee07 3a90 	vmov	s15, r3
 8002434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002438:	edd7 7a04 	vldr	s15, [r7, #16]
 800243c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002440:	4b10      	ldr	r3, [pc, #64]	; (8002484 <set_dtc+0x144>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002448:	ee17 2a90 	vmov	r2, s15
 800244c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <set_dtc+0x144>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002454:	ee07 3a90 	vmov	s15, r3
 8002458:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800245c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <set_dtc+0x144>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246c:	ee17 2a90 	vmov	r2, s15
 8002470:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20004dfc 	.word	0x20004dfc
 8002484:	200050b4 	.word	0x200050b4

08002488 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	/* Sample ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002490:	4b41      	ldr	r3, [pc, #260]	; (8002598 <analog_sample+0x110>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d112      	bne.n	80024be <analog_sample+0x36>
		controller->adc_a_raw = controller->ADC1_Val[0];
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 800249e:	461a      	mov	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC2_Val[0];
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 80024aa:	461a      	mov	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024b6:	461a      	mov	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	e011      	b.n	80024e2 <analog_sample+0x5a>
	}
	else{
		controller->adc_a_raw = controller->ADC2_Val[0];
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 80024c4:	461a      	mov	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC1_Val[0];
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 80024d0:	461a      	mov	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024dc:	461a      	mov	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60da      	str	r2, [r3, #12]
	}
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller->ADC1_Val, 3);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80024e8:	2203      	movs	r2, #3
 80024ea:	4619      	mov	r1, r3
 80024ec:	482b      	ldr	r0, [pc, #172]	; (800259c <analog_sample+0x114>)
 80024ee:	f003 fff1 	bl	80064d4 <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller->ADC2_Val, 2);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f203 23fe 	addw	r3, r3, #766	; 0x2fe
 80024f8:	2202      	movs	r2, #2
 80024fa:	4619      	mov	r1, r3
 80024fc:	4828      	ldr	r0, [pc, #160]	; (80025a0 <analog_sample+0x118>)
 80024fe:	f003 ffe9 	bl	80064d4 <HAL_ADC_Start_DMA>

	controller->adc_vbus_raw = controller->ADC1_Val[1];
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8b3 32fa 	ldrh.w	r3, [r3, #762]	; 0x2fa
 8002508:	461a      	mov	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800251a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80025a4 <analog_sample+0x11c>
 800251e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	edc3 7a08 	vstr	s15, [r3, #32]

	controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	ee07 3a90 	vmov	s15, r3
 8002538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800253c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80025a8 <analog_sample+0x120>
 8002540:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	edc3 7a05 	vstr	s15, [r3, #20]
	controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800255e:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80025a8 <analog_sample+0x120>
 8002562:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	edc3 7a06 	vstr	s15, [r3, #24]
	controller->i_c = I_SCALE*(float)(controller->adc_c_raw - controller->adc_c_offset);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	ee07 3a90 	vmov	s15, r3
 800257c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002580:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80025a8 <analog_sample+0x120>
 8002584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20004dfc 	.word	0x20004dfc
 800259c:	2000021c 	.word	0x2000021c
 80025a0:	20000288 	.word	0x20000288
 80025a4:	3c092822 	.word	0x3c092822
 80025a8:	bcf0aa87 	.word	0xbcf0aa87

080025ac <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	ed87 0a05 	vstr	s0, [r7, #20]
 80025b6:	edc7 0a04 	vstr	s1, [r7, #16]
 80025ba:	ed87 1a03 	vstr	s2, [r7, #12]
 80025be:	60b8      	str	r0, [r7, #8]
 80025c0:	6079      	str	r1, [r7, #4]
 80025c2:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80025c4:	ed97 0a05 	vldr	s0, [r7, #20]
 80025c8:	f002 fafc 	bl	8004bc4 <cos_lut>
 80025cc:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80025d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80025d4:	f002 fabc 	bl	8004b50 <sin_lut>
 80025d8:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80025dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80025e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80025e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e8:	edd7 6a06 	vldr	s13, [r7, #24]
 80025ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80025fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002602:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80026ac <abc+0x100>
 8002606:	ee27 7a87 	vmul.f32	s14, s15, s14
 800260a:	edd7 7a07 	vldr	s15, [r7, #28]
 800260e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002612:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800261a:	edd7 7a04 	vldr	s15, [r7, #16]
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002622:	edd7 7a07 	vldr	s15, [r7, #28]
 8002626:	eddf 6a22 	vldr	s13, [pc, #136]	; 80026b0 <abc+0x104>
 800262a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800262e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002632:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002636:	ee67 7a86 	vmul.f32	s15, s15, s12
 800263a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800263e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002650:	edd7 7a06 	vldr	s15, [r7, #24]
 8002654:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80026b0 <abc+0x104>
 8002658:	ee27 7a87 	vmul.f32	s14, s15, s14
 800265c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002660:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002664:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002668:	ee37 7a67 	vsub.f32	s14, s14, s15
 800266c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002670:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002674:	edd7 7a07 	vldr	s15, [r7, #28]
 8002678:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80026ac <abc+0x100>
 800267c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002680:	edd7 7a06 	vldr	s15, [r7, #24]
 8002684:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002688:	ee67 7a86 	vmul.f32	s15, s15, s12
 800268c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002690:	edd7 7a03 	vldr	s15, [r7, #12]
 8002694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	edc3 7a00 	vstr	s15, [r3]
    }
 80026a2:	bf00      	nop
 80026a4:	3720      	adds	r7, #32
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	3f5db3d7 	.word	0x3f5db3d7
 80026b0:	bf5db3d7 	.word	0xbf5db3d7

080026b4 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	ed87 0a05 	vstr	s0, [r7, #20]
 80026be:	edc7 0a04 	vstr	s1, [r7, #16]
 80026c2:	ed87 1a03 	vstr	s2, [r7, #12]
 80026c6:	edc7 1a02 	vstr	s3, [r7, #8]
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80026ce:	ed97 0a05 	vldr	s0, [r7, #20]
 80026d2:	f002 fa77 	bl	8004bc4 <cos_lut>
 80026d6:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80026da:	ed97 0a05 	vldr	s0, [r7, #20]
 80026de:	f002 fa37 	bl	8004b50 <sin_lut>
 80026e2:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80026ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80026ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80026f6:	eddf 6a34 	vldr	s13, [pc, #208]	; 80027c8 <dq0+0x114>
 80026fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002702:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002706:	ee67 7a86 	vmul.f32	s15, s15, s12
 800270a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800270e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002712:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002716:	ee37 7a27 	vadd.f32	s14, s14, s15
 800271a:	edd7 7a06 	vldr	s15, [r7, #24]
 800271e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80027cc <dq0+0x118>
 8002722:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002726:	edd7 7a07 	vldr	s15, [r7, #28]
 800272a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800272e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002732:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002736:	edd7 7a02 	vldr	s15, [r7, #8]
 800273a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80027d0 <dq0+0x11c>
 8002746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002750:	edd7 7a06 	vldr	s15, [r7, #24]
 8002754:	eeb1 7a67 	vneg.f32	s14, s15
 8002758:	edd7 7a04 	vldr	s15, [r7, #16]
 800275c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002760:	edd7 7a07 	vldr	s15, [r7, #28]
 8002764:	eddf 6a19 	vldr	s13, [pc, #100]	; 80027cc <dq0+0x118>
 8002768:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800276c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002770:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002774:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002778:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800277c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002784:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002788:	edd7 7a07 	vldr	s15, [r7, #28]
 800278c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80027c8 <dq0+0x114>
 8002790:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002794:	edd7 7a06 	vldr	s15, [r7, #24]
 8002798:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800279c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80027a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80027a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80027d0 <dq0+0x11c>
 80027b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	edc3 7a00 	vstr	s15, [r3]

    }
 80027be:	bf00      	nop
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	3f5db3d7 	.word	0x3f5db3d7
 80027cc:	bf5db3d7 	.word	0xbf5db3d7
 80027d0:	3f2aaaab 	.word	0x3f2aaaab

080027d4 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	ed2d 8b02 	vpush	{d8}
 80027da:	b08a      	sub	sp, #40	; 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	ed87 0a07 	vstr	s0, [r7, #28]
 80027e2:	edc7 0a06 	vstr	s1, [r7, #24]
 80027e6:	ed87 1a05 	vstr	s2, [r7, #20]
 80027ea:	edc7 1a04 	vstr	s3, [r7, #16]
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80027f4:	ed97 1a04 	vldr	s2, [r7, #16]
 80027f8:	edd7 0a05 	vldr	s1, [r7, #20]
 80027fc:	ed97 0a06 	vldr	s0, [r7, #24]
 8002800:	f002 f8c4 	bl	800498c <fminf3>
 8002804:	eeb0 8a40 	vmov.f32	s16, s0
 8002808:	ed97 1a04 	vldr	s2, [r7, #16]
 800280c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002810:	ed97 0a06 	vldr	s0, [r7, #24]
 8002814:	f002 f886 	bl	8004924 <fmaxf3>
 8002818:	eef0 7a40 	vmov.f32	s15, s0
 800281c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002820:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002828:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 800282c:	4b41      	ldr	r3, [pc, #260]	; (8002934 <svm+0x160>)
 800282e:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002830:	ed97 7a06 	vldr	s14, [r7, #24]
 8002834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002844:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002938 <svm+0x164>
 8002848:	ee67 6a87 	vmul.f32	s13, s15, s14
 800284c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002850:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002854:	edd7 7a08 	vldr	s15, [r7, #32]
 8002858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800285c:	eddf 0a37 	vldr	s1, [pc, #220]	; 800293c <svm+0x168>
 8002860:	eeb0 0a67 	vmov.f32	s0, s15
 8002864:	f002 f826 	bl	80048b4 <fast_fmaxf>
 8002868:	eef0 7a40 	vmov.f32	s15, s0
 800286c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002940 <svm+0x16c>
 8002870:	eeb0 0a67 	vmov.f32	s0, s15
 8002874:	f002 f83a 	bl	80048ec <fast_fminf>
 8002878:	eef0 7a40 	vmov.f32	s15, s0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002882:	ed97 7a05 	vldr	s14, [r7, #20]
 8002886:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800288a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002896:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002938 <svm+0x164>
 800289a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800289e:	edd7 7a07 	vldr	s15, [r7, #28]
 80028a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80028aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ae:	eddf 0a23 	vldr	s1, [pc, #140]	; 800293c <svm+0x168>
 80028b2:	eeb0 0a67 	vmov.f32	s0, s15
 80028b6:	f001 fffd 	bl	80048b4 <fast_fmaxf>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002940 <svm+0x16c>
 80028c2:	eeb0 0a67 	vmov.f32	s0, s15
 80028c6:	f002 f811 	bl	80048ec <fast_fminf>
 80028ca:	eef0 7a40 	vmov.f32	s15, s0
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80028d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80028d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80028dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002938 <svm+0x164>
 80028ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80028f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80028f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80028fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002900:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800293c <svm+0x168>
 8002904:	eeb0 0a67 	vmov.f32	s0, s15
 8002908:	f001 ffd4 	bl	80048b4 <fast_fmaxf>
 800290c:	eef0 7a40 	vmov.f32	s15, s0
 8002910:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002940 <svm+0x16c>
 8002914:	eeb0 0a67 	vmov.f32	s0, s15
 8002918:	f001 ffe8 	bl	80048ec <fast_fminf>
 800291c:	eef0 7a40 	vmov.f32	s15, s0
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	edc3 7a00 	vstr	s15, [r3]

    }
 8002926:	bf00      	nop
 8002928:	3728      	adds	r7, #40	; 0x28
 800292a:	46bd      	mov	sp, r7
 800292c:	ecbd 8b02 	vpop	{d8}
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	3ef0a3d7 	.word	0x3ef0a3d7
 8002938:	3f933333 	.word	0x3f933333
 800293c:	00000000 	.word	0x00000000
 8002940:	3f70a3d7 	.word	0x3f70a3d7

08002944 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
    int adc_b_offset = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]
    int adc_c_offset = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
    int n = 1000;
 8002958:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800295c:	60fb      	str	r3, [r7, #12]
    controller->dtc_u = 0.f;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fce2 	bl	8002340 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	e014      	b.n	80029ac <zero_current+0x68>
    	analog_sample(controller);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7ff fd80 	bl	8002488 <analog_sample>
    	adc_a_offset += controller->adc_a_raw;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	69fa      	ldr	r2, [r7, #28]
 800298e:	4413      	add	r3, r2
 8002990:	61fb      	str	r3, [r7, #28]
    	adc_b_offset += controller->adc_b_raw;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4413      	add	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
    	adc_c_offset += controller->adc_c_raw;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	4413      	add	r3, r2
 80029a4:	617b      	str	r3, [r7, #20]
    for (int i = 0; i<n; i++){               // Average n samples
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	3301      	adds	r3, #1
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	dbe6      	blt.n	8002982 <zero_current+0x3e>
     }
    controller->adc_a_offset = adc_a_offset/n;
 80029b4:	69fa      	ldr	r2, [r7, #28]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	fb92 f2f3 	sdiv	r2, r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	fb92 f2f3 	sdiv	r2, r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_c_offset = adc_c_offset/n;
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	fb92 f2f3 	sdiv	r2, r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 80029de:	bf00      	nop
 80029e0:	3720      	adds	r7, #32
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a42      	ldr	r2, [pc, #264]	; (8002afc <init_controller_params+0x114>)
 80029f4:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a40      	ldr	r2, [pc, #256]	; (8002afc <init_controller_params+0x114>)
 80029fa:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 80029fc:	4b40      	ldr	r3, [pc, #256]	; (8002b00 <init_controller_params+0x118>)
 80029fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a02:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002b04 <init_controller_params+0x11c>
 8002a06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002a10:	4b3b      	ldr	r3, [pc, #236]	; (8002b00 <init_controller_params+0x118>)
 8002a12:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a16:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002b04 <init_controller_params+0x11c>
 8002a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002a24:	4b36      	ldr	r3, [pc, #216]	; (8002b00 <init_controller_params+0x118>)
 8002a26:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a2a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002b08 <init_controller_params+0x120>
 8002a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a32:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002b0c <init_controller_params+0x124>
 8002a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002a5e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002b10 <init_controller_params+0x128>
 8002a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002a6c:	4b29      	ldr	r3, [pc, #164]	; (8002b14 <init_controller_params+0x12c>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	e036      	b.n	8002aea <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a86:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002b18 <init_controller_params+0x130>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002b1c <init_controller_params+0x134>
 8002a92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a96:	ee16 0a90 	vmov	r0, s13
 8002a9a:	f7fd fd7d 	bl	8000598 <__aeabi_f2d>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	ec43 2b10 	vmov	d0, r2, r3
 8002aa6:	f010 fca3 	bl	80133f0 <exp>
 8002aaa:	ec51 0b10 	vmov	r0, r1, d0
 8002aae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	; (8002b20 <init_controller_params+0x138>)
 8002ab4:	f7fd fdc8 	bl	8000648 <__aeabi_dmul>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	4610      	mov	r0, r2
 8002abe:	4619      	mov	r1, r3
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	4b17      	ldr	r3, [pc, #92]	; (8002b24 <init_controller_params+0x13c>)
 8002ac6:	f7fd fc09 	bl	80002dc <__adddf3>
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f7fe f8b1 	bl	8000c38 <__aeabi_d2f>
 8002ad6:	4601      	mov	r1, r0
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	333c      	adds	r3, #60	; 0x3c
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b7f      	cmp	r3, #127	; 0x7f
 8002aee:	ddc5      	ble.n	8002a7c <init_controller_params+0x94>
    }
}
 8002af0:	bf00      	nop
 8002af2:	bf00      	nop
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	3d3851ec 	.word	0x3d3851ec
 8002b00:	20004cfc 	.word	0x20004cfc
 8002b04:	38d1b717 	.word	0x38d1b717
 8002b08:	388bcf64 	.word	0x388bcf64
 8002b0c:	40c90fdb 	.word	0x40c90fdb
 8002b10:	3dcccccd 	.word	0x3dcccccd
 8002b14:	20004dfc 	.word	0x20004dfc
 8002b18:	bc000000 	.word	0xbc000000
 8002b1c:	3d03126f 	.word	0x3d03126f
 8002b20:	3ff33333 	.word	0x3ff33333
 8002b24:	3ff00000 	.word	0x3ff00000

08002b28 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b30:	4b36      	ldr	r3, [pc, #216]	; (8002c0c <reset_foc+0xe4>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <reset_foc+0xe4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b4e:	ee17 2a90 	vmov	r2, s15
 8002b52:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b54:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <reset_foc+0xe4>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b62:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <reset_foc+0xe4>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b72:	ee17 2a90 	vmov	r2, s15
 8002b76:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b78:	4b24      	ldr	r3, [pc, #144]	; (8002c0c <reset_foc+0xe4>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b86:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	; (8002c0c <reset_foc+0xe4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b96:	ee17 2a90 	vmov	r2, s15
 8002b9a:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f04f 0200 	mov.w	r2, #0
 8002bea:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	200050b4 	.word	0x200050b4

08002c10 <commutate>:


}

void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8002c30:	4bd7      	ldr	r3, [pc, #860]	; (8002f90 <commutate+0x380>)
 8002c32:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	edd3 6a03 	vldr	s13, [r3, #12]
 8002c46:	4bd2      	ldr	r3, [pc, #840]	; (8002f90 <commutate+0x380>)
 8002c48:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	edd3 6a06 	vldr	s13, [r3, #24]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	ed93 6a07 	vldr	s12, [r3, #28]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3340      	adds	r3, #64	; 0x40
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	eef0 1a46 	vmov.f32	s3, s12
 8002c80:	eeb0 1a66 	vmov.f32	s2, s13
 8002c84:	eef0 0a47 	vmov.f32	s1, s14
 8002c88:	eeb0 0a67 	vmov.f32	s0, s15
 8002c8c:	f7ff fd12 	bl	80026b4 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002c96:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8002f94 <commutate+0x384>
 8002c9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002ca4:	eddf 6abc 	vldr	s13, [pc, #752]	; 8002f98 <commutate+0x388>
 8002ca8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002cbc:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002f94 <commutate+0x384>
 8002cc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002cca:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8002f98 <commutate+0x388>
 8002cce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002ce2:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8002f9c <commutate+0x38c>
 8002ce6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cf0:	eddf 6aab 	vldr	s13, [pc, #684]	; 8002fa0 <commutate+0x390>
 8002cf4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d08:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002fa4 <commutate+0x394>
 8002d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d10:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002fa8 <commutate+0x398>
 8002d14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d18:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8002fac <commutate+0x39c>
 8002d1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8002d26:	4b9a      	ldr	r3, [pc, #616]	; (8002f90 <commutate+0x380>)
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8002d42:	eeb0 0a67 	vmov.f32	s0, s15
 8002d46:	4610      	mov	r0, r2
 8002d48:	f001 fe54 	bl	80049f4 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002d58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d5c:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d70:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002d86:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002d94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002db2:	eef0 0a47 	vmov.f32	s1, s14
 8002db6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dba:	f001 fd97 	bl	80048ec <fast_fminf>
 8002dbe:	eeb0 7a40 	vmov.f32	s14, s0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002dc8:	eef1 7a67 	vneg.f32	s15, s15
 8002dcc:	eef0 0a67 	vmov.f32	s1, s15
 8002dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd4:	f001 fd6e 	bl	80048b4 <fast_fmaxf>
 8002dd8:	eef0 7a40 	vmov.f32	s15, s0
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002df4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002df8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e16:	eef0 0a47 	vmov.f32	s1, s14
 8002e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1e:	f001 fd65 	bl	80048ec <fast_fminf>
 8002e22:	eeb0 7a40 	vmov.f32	s14, s0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e2c:	eef1 7a67 	vneg.f32	s15, s15
 8002e30:	eef0 0a67 	vmov.f32	s1, s15
 8002e34:	eeb0 0a47 	vmov.f32	s0, s14
 8002e38:	f001 fd3c 	bl	80048b4 <fast_fmaxf>
 8002e3c:	eef0 7a40 	vmov.f32	s15, s0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6e:	f010 fb27 	bl	80134c0 <sqrtf>
 8002e72:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002e7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002e8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002eae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002ed0:	eef0 0a47 	vmov.f32	s1, s14
 8002ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ed8:	f001 fd08 	bl	80048ec <fast_fminf>
 8002edc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ee6:	eef1 7a67 	vneg.f32	s15, s15
 8002eea:	eef0 0a67 	vmov.f32	s1, s15
 8002eee:	eeb0 0a47 	vmov.f32	s0, s14
 8002ef2:	f001 fcdf 	bl	80048b4 <fast_fmaxf>
 8002ef6:	eef0 7a40 	vmov.f32	s15, s0
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002f0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	eeb0 0a67 	vmov.f32	s0, s15
 8002f28:	f010 faca 	bl	80134c0 <sqrtf>
 8002f2c:	eef0 7a40 	vmov.f32	s15, s0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f3c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002f40:	eeb0 0a67 	vmov.f32	s0, s15
 8002f44:	f001 fcd2 	bl	80048ec <fast_fminf>
 8002f48:	eeb0 7a40 	vmov.f32	s14, s0
 8002f4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f50:	eef1 7a67 	vneg.f32	s15, s15
 8002f54:	eef0 0a67 	vmov.f32	s1, s15
 8002f58:	eeb0 0a47 	vmov.f32	s0, s14
 8002f5c:	f001 fcaa 	bl	80048b4 <fast_fmaxf>
 8002f60:	eef0 7a40 	vmov.f32	s15, s0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f80:	4610      	mov	r0, r2
 8002f82:	f001 fd37 	bl	80049f4 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	e011      	b.n	8002fb4 <commutate+0x3a4>
 8002f90:	20004cfc 	.word	0x20004cfc
 8002f94:	3f7d70a4 	.word	0x3f7d70a4
 8002f98:	3c23d70a 	.word	0x3c23d70a
 8002f9c:	3f666666 	.word	0x3f666666
 8002fa0:	3dcccccd 	.word	0x3dcccccd
 8002fa4:	3f933333 	.word	0x3f933333
 8002fa8:	3f70a3d7 	.word	0x3f70a3d7
 8002fac:	3f13cd3a 	.word	0x3f13cd3a
 8002fb0:	38d1b716 	.word	0x38d1b716
 8002fb4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002fb8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8002fb0 <commutate+0x3a0>
 8002fbc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	336c      	adds	r3, #108	; 0x6c
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	eeb0 1a66 	vmov.f32	s2, s13
 8002fe6:	eef0 0a47 	vmov.f32	s1, s14
 8002fea:	eeb0 0a67 	vmov.f32	s0, s15
 8002fee:	f7ff fadd 	bl	80025ac <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	3360      	adds	r3, #96	; 0x60
 800301a:	461a      	mov	r2, r3
 800301c:	eef0 1a46 	vmov.f32	s3, s12
 8003020:	eeb0 1a66 	vmov.f32	s2, s13
 8003024:	eef0 0a47 	vmov.f32	s1, s14
 8003028:	eeb0 0a67 	vmov.f32	s0, s15
 800302c:	f7ff fbd2 	bl	80027d4 <svm>
       set_dtc(controller);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff f985 	bl	8002340 <set_dtc>

    }
 8003036:	bf00      	nop
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop

08003040 <torque_control>:
void torque_control(ControllerStruct *controller){
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800305a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800305e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003068:	ee37 7a27 	vadd.f32	s14, s14, s15
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800307e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800308a:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <torque_control+0x84>)
 8003090:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <torque_control+0x84>)
 8003096:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800309a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309e:	edd7 6a03 	vldr	s13, [r7, #12]
 80030a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20004cfc 	.word	0x20004cfc

080030c8 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "gatedrive.h"

 void run_fsm(FSMStruct * fsmstate){
 8003118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311a:	b085      	sub	sp, #20
 800311c:	af02      	add	r7, sp, #8
 800311e:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */
	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	785a      	ldrb	r2, [r3, #1]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d00d      	beq.n	8003148 <run_fsm+0x30>
//		 printf("trans %i %i \r\n",fsmstate->state, fsmstate->next_state);
		 fsm_exit_state(fsmstate);		// safely exit the old state
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f927 	bl	8003380 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	78db      	ldrb	r3, [r3, #3]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d006      	beq.n	8003148 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	785a      	ldrb	r2, [r3, #1]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f8c2 	bl	80032cc <fsm_enter_state>
		 }

	 }

	 switch(fsmstate->state){
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b06      	cmp	r3, #6
 800314e:	f200 80a9 	bhi.w	80032a4 <run_fsm+0x18c>
 8003152:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <run_fsm+0x40>)
 8003154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003158:	080032a3 	.word	0x080032a3
 800315c:	08003175 	.word	0x08003175
 8003160:	0800325d 	.word	0x0800325d
 8003164:	080032a5 	.word	0x080032a5
 8003168:	080032a3 	.word	0x080032a3
 800316c:	08003299 	.word	0x08003299
 8003170:	080032a3 	.word	0x080032a3
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003174:	4b4d      	ldr	r3, [pc, #308]	; (80032ac <run_fsm+0x194>)
 8003176:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800317a:	2b00      	cmp	r3, #0
 800317c:	d108      	bne.n	8003190 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800317e:	4b4c      	ldr	r3, [pc, #304]	; (80032b0 <run_fsm+0x198>)
 8003180:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003184:	4a49      	ldr	r2, [pc, #292]	; (80032ac <run_fsm+0x194>)
 8003186:	494a      	ldr	r1, [pc, #296]	; (80032b0 <run_fsm+0x198>)
 8003188:	484a      	ldr	r0, [pc, #296]	; (80032b4 <run_fsm+0x19c>)
 800318a:	f7fe f949 	bl	8001420 <order_phases>
//				HAL_Delay(10);
//				zero_current(&controller);
//				HAL_Delay(100);
			 }

			 break;
 800318e:	e089      	b.n	80032a4 <run_fsm+0x18c>
			 else if(!comm_encoder_cal.done_cal){
 8003190:	4b46      	ldr	r3, [pc, #280]	; (80032ac <run_fsm+0x194>)
 8003192:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003196:	2b00      	cmp	r3, #0
 8003198:	d108      	bne.n	80031ac <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800319a:	4b45      	ldr	r3, [pc, #276]	; (80032b0 <run_fsm+0x198>)
 800319c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031a0:	4a42      	ldr	r2, [pc, #264]	; (80032ac <run_fsm+0x194>)
 80031a2:	4943      	ldr	r1, [pc, #268]	; (80032b0 <run_fsm+0x198>)
 80031a4:	4843      	ldr	r0, [pc, #268]	; (80032b4 <run_fsm+0x19c>)
 80031a6:	f7fe fa53 	bl	8001650 <calibrate_encoder>
			 break;
 80031aa:	e07b      	b.n	80032a4 <run_fsm+0x18c>
				 E_ZERO = comm_encoder_cal.ezero;
 80031ac:	4b3f      	ldr	r3, [pc, #252]	; (80032ac <run_fsm+0x194>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	4a41      	ldr	r2, [pc, #260]	; (80032b8 <run_fsm+0x1a0>)
 80031b2:	6113      	str	r3, [r2, #16]
				 printf("E_ZERO: %d  PP: %.3f %f\r\n", E_ZERO, PPAIRS, TWO_PI_F*fmodf((PPAIRS*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80031b4:	4b40      	ldr	r3, [pc, #256]	; (80032b8 <run_fsm+0x1a0>)
 80031b6:	691e      	ldr	r6, [r3, #16]
 80031b8:	4b40      	ldr	r3, [pc, #256]	; (80032bc <run_fsm+0x1a4>)
 80031ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd f9eb 	bl	8000598 <__aeabi_f2d>
 80031c2:	4604      	mov	r4, r0
 80031c4:	460d      	mov	r5, r1
 80031c6:	4b3d      	ldr	r3, [pc, #244]	; (80032bc <run_fsm+0x1a4>)
 80031c8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80031cc:	4b3a      	ldr	r3, [pc, #232]	; (80032b8 <run_fsm+0x1a0>)
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	425b      	negs	r3, r3
 80031d2:	ee07 3a90 	vmov	s15, r3
 80031d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031de:	eddf 6a38 	vldr	s13, [pc, #224]	; 80032c0 <run_fsm+0x1a8>
 80031e2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031e6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80031ea:	eeb0 0a47 	vmov.f32	s0, s14
 80031ee:	f010 f947 	bl	8013480 <fmodf>
 80031f2:	eef0 7a40 	vmov.f32	s15, s0
 80031f6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80032c4 <run_fsm+0x1ac>
 80031fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031fe:	ee17 0a90 	vmov	r0, s15
 8003202:	f7fd f9c9 	bl	8000598 <__aeabi_f2d>
 8003206:	4602      	mov	r2, r0
 8003208:	460b      	mov	r3, r1
 800320a:	e9cd 2300 	strd	r2, r3, [sp]
 800320e:	4622      	mov	r2, r4
 8003210:	462b      	mov	r3, r5
 8003212:	4631      	mov	r1, r6
 8003214:	482c      	ldr	r0, [pc, #176]	; (80032c8 <run_fsm+0x1b0>)
 8003216:	f00c fba3 	bl	800f960 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800321a:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <run_fsm+0x19c>)
 800321c:	4a23      	ldr	r2, [pc, #140]	; (80032ac <run_fsm+0x194>)
 800321e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8003222:	33b0      	adds	r3, #176	; 0xb0
 8003224:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800322c:	4618      	mov	r0, r3
 800322e:	f00b fefd 	bl	800f02c <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003232:	4b21      	ldr	r3, [pc, #132]	; (80032b8 <run_fsm+0x1a0>)
 8003234:	4a1d      	ldr	r2, [pc, #116]	; (80032ac <run_fsm+0x194>)
 8003236:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800323a:	3318      	adds	r3, #24
 800323c:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003240:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003244:	4618      	mov	r0, r3
 8003246:	f00b fef1 	bl	800f02c <memcpy>
				 store_eeprom_regs();
 800324a:	f002 fcc3 	bl	8005bd4 <store_eeprom_regs>
				 load_eeprom_regs();
 800324e:	f002 fccf 	bl	8005bf0 <load_eeprom_regs>
				 update_fsm(fsmstate, 27);
 8003252:	211b      	movs	r1, #27
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f8d9 	bl	800340c <update_fsm>
			 break;
 800325a:	e023      	b.n	80032a4 <run_fsm+0x18c>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 800325c:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <run_fsm+0x1a0>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	dd0a      	ble.n	800327a <run_fsm+0x162>
 8003264:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <run_fsm+0x198>)
 8003266:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800326a:	4b13      	ldr	r3, [pc, #76]	; (80032b8 <run_fsm+0x1a0>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	429a      	cmp	r2, r3
 8003270:	dd03      	ble.n	800327a <run_fsm+0x162>
				 zero_commands(&controller);
 8003272:	480f      	ldr	r0, [pc, #60]	; (80032b0 <run_fsm+0x198>)
 8003274:	f7ff ff28 	bl	80030c8 <zero_commands>
 8003278:	e002      	b.n	8003280 <run_fsm+0x168>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 800327a:	480d      	ldr	r0, [pc, #52]	; (80032b0 <run_fsm+0x198>)
 800327c:	f7ff fee0 	bl	8003040 <torque_control>
//				 field_weaken(&controller);
			 }
			 commutate(&controller, &comm_encoder);
 8003280:	490c      	ldr	r1, [pc, #48]	; (80032b4 <run_fsm+0x19c>)
 8003282:	480b      	ldr	r0, [pc, #44]	; (80032b0 <run_fsm+0x198>)
 8003284:	f7ff fcc4 	bl	8002c10 <commutate>
			 controller.timeout ++;
 8003288:	4b09      	ldr	r3, [pc, #36]	; (80032b0 <run_fsm+0x198>)
 800328a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800328e:	3301      	adds	r3, #1
 8003290:	4a07      	ldr	r2, [pc, #28]	; (80032b0 <run_fsm+0x198>)
 8003292:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 8003296:	e005      	b.n	80032a4 <run_fsm+0x18c>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 8003298:	2164      	movs	r1, #100	; 0x64
 800329a:	4806      	ldr	r0, [pc, #24]	; (80032b4 <run_fsm+0x19c>)
 800329c:	f001 ff5e 	bl	800515c <ps_print>
			 break;
 80032a0:	e000      	b.n	80032a4 <run_fsm+0x18c>
			 break;
 80032a2:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ac:	20000998 	.word	0x20000998
 80032b0:	200004c8 	.word	0x200004c8
 80032b4:	200007e0 	.word	0x200007e0
 80032b8:	20004dfc 	.word	0x20004dfc
 80032bc:	20004cfc 	.word	0x20004cfc
 80032c0:	45800000 	.word	0x45800000
 80032c4:	40c90fdb 	.word	0x40c90fdb
 80032c8:	08013a68 	.word	0x08013a68

080032cc <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b05      	cmp	r3, #5
 80032da:	d841      	bhi.n	8003360 <fsm_enter_state+0x94>
 80032dc:	a201      	add	r2, pc, #4	; (adr r2, 80032e4 <fsm_enter_state+0x18>)
 80032de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e2:	bf00      	nop
 80032e4:	080032fd 	.word	0x080032fd
 80032e8:	08003321 	.word	0x08003321
 80032ec:	08003309 	.word	0x08003309
 80032f0:	08003361 	.word	0x08003361
 80032f4:	08003303 	.word	0x08003303
 80032f8:	0800335f 	.word	0x0800335f
				case MENU_MODE:
//				printf("Entering Main Menu\r\n");
				enter_menu_state();
 80032fc:	f000 f94c 	bl	8003598 <enter_menu_state>
				break;
 8003300:	e02e      	b.n	8003360 <fsm_enter_state+0x94>
			case SETUP_MODE:
//				printf("Entering Setup\r\n");
				enter_setup_state();
 8003302:	f000 f975 	bl	80035f0 <enter_setup_state>
				break;
 8003306:	e02b      	b.n	8003360 <fsm_enter_state+0x94>
			case ENCODER_MODE:
//				printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:
//				printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003308:	2201      	movs	r2, #1
 800330a:	2140      	movs	r1, #64	; 0x40
 800330c:	4816      	ldr	r0, [pc, #88]	; (8003368 <fsm_enter_state+0x9c>)
 800330e:	f005 fba5 	bl	8008a5c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003312:	4816      	ldr	r0, [pc, #88]	; (800336c <fsm_enter_state+0xa0>)
 8003314:	f7ff fc08 	bl	8002b28 <reset_foc>
//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003318:	4814      	ldr	r0, [pc, #80]	; (800336c <fsm_enter_state+0xa0>)
 800331a:	f000 fd9d 	bl	8003e58 <enable_gd>

				break;
 800331e:	e01f      	b.n	8003360 <fsm_enter_state+0x94>
			case CALIBRATION_MODE:
//				printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <fsm_enter_state+0xa4>)
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003328:	4b11      	ldr	r3, [pc, #68]	; (8003370 <fsm_enter_state+0xa4>)
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8003330:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <fsm_enter_state+0xa4>)
 8003332:	2200      	movs	r2, #0
 8003334:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <fsm_enter_state+0xa8>)
 8003338:	2200      	movs	r2, #0
 800333a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800333e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003342:	2100      	movs	r1, #0
 8003344:	480c      	ldr	r0, [pc, #48]	; (8003378 <fsm_enter_state+0xac>)
 8003346:	f00b fe99 	bl	800f07c <memset>
				PHASE_ORDER = 0;
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <fsm_enter_state+0xb0>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
//			   disable_gd(&controller);
//			   HAL_Delay(10);
			   zero_current(&controller);
 8003350:	4806      	ldr	r0, [pc, #24]	; (800336c <fsm_enter_state+0xa0>)
 8003352:	f7ff faf7 	bl	8002944 <zero_current>
//			   HAL_Delay(100);

//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003356:	4805      	ldr	r0, [pc, #20]	; (800336c <fsm_enter_state+0xa0>)
 8003358:	f000 fd7e 	bl	8003e58 <enable_gd>
				break;
 800335c:	e000      	b.n	8003360 <fsm_enter_state+0x94>
				break;
 800335e:	bf00      	nop

		}
 }
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	48000800 	.word	0x48000800
 800336c:	200004c8 	.word	0x200004c8
 8003370:	20000998 	.word	0x20000998
 8003374:	200007e0 	.word	0x200007e0
 8003378:	20000890 	.word	0x20000890
 800337c:	20004dfc 	.word	0x20004dfc

08003380 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b05      	cmp	r3, #5
 800338e:	d834      	bhi.n	80033fa <fsm_exit_state+0x7a>
 8003390:	a201      	add	r2, pc, #4	; (adr r2, 8003398 <fsm_exit_state+0x18>)
 8003392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003396:	bf00      	nop
 8003398:	080033b1 	.word	0x080033b1
 800339c:	080033ed 	.word	0x080033ed
 80033a0:	080033c9 	.word	0x080033c9
 80033a4:	080033fb 	.word	0x080033fb
 80033a8:	080033b9 	.word	0x080033b9
 80033ac:	080033c1 	.word	0x080033c1
			case MENU_MODE:
//				printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	70da      	strb	r2, [r3, #3]
				break;
 80033b6:	e020      	b.n	80033fa <fsm_exit_state+0x7a>
			case SETUP_MODE:
//				printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	70da      	strb	r2, [r3, #3]
				break;
 80033be:	e01c      	b.n	80033fa <fsm_exit_state+0x7a>
			case ENCODER_MODE:
//				printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	70da      	strb	r2, [r3, #3]
				break;
 80033c6:	e018      	b.n	80033fa <fsm_exit_state+0x7a>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
//				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
					fsmstate->ready = 1;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	70da      	strb	r2, [r3, #3]
//					drv_disable_gd(drv);
					reset_foc(&controller);
 80033ce:	480d      	ldr	r0, [pc, #52]	; (8003404 <fsm_exit_state+0x84>)
 80033d0:	f7ff fbaa 	bl	8002b28 <reset_foc>
					disable_gd(&controller);
 80033d4:	480b      	ldr	r0, [pc, #44]	; (8003404 <fsm_exit_state+0x84>)
 80033d6:	f000 fd65 	bl	8003ea4 <disable_gd>
					HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 80033da:	2200      	movs	r2, #0
 80033dc:	2140      	movs	r1, #64	; 0x40
 80033de:	480a      	ldr	r0, [pc, #40]	; (8003408 <fsm_exit_state+0x88>)
 80033e0:	f005 fb3c 	bl	8008a5c <HAL_GPIO_WritePin>
//				}
				zero_commands(&controller);		// Set commands to zero
 80033e4:	4807      	ldr	r0, [pc, #28]	; (8003404 <fsm_exit_state+0x84>)
 80033e6:	f7ff fe6f 	bl	80030c8 <zero_commands>
//				printf("Exiting Motor Mode\r\n");

				break;
 80033ea:	e006      	b.n	80033fa <fsm_exit_state+0x7a>
			case CALIBRATION_MODE:
//				printf("Exiting Calibration Mode\r\n");
//				drv_disable_gd(drv);
				disable_gd(&controller);
 80033ec:	4805      	ldr	r0, [pc, #20]	; (8003404 <fsm_exit_state+0x84>)
 80033ee:	f000 fd59 	bl	8003ea4 <disable_gd>
				//free(error_array);
				//free(lut_array);
				fsmstate->ready = 1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	70da      	strb	r2, [r3, #3]
				break;
 80033f8:	bf00      	nop
		}

 }
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	200004c8 	.word	0x200004c8
 8003408:	48000800 	.word	0x48000800

0800340c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
//	 printf("%i %i %i\r\n",fsmstate->state, fsm_input, fsmstate->next_state);
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	2b1b      	cmp	r3, #27
 800341c:	d106      	bne.n	800342c <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	70da      	strb	r2, [r3, #3]
		return;
 800342a:	e0a9      	b.n	8003580 <update_fsm+0x174>
	}
	switch(fsmstate->state){
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b05      	cmp	r3, #5
 8003432:	f200 80a5 	bhi.w	8003580 <update_fsm+0x174>
 8003436:	a201      	add	r2, pc, #4	; (adr r2, 800343c <update_fsm+0x30>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	08003455 	.word	0x08003455
 8003440:	08003581 	.word	0x08003581
 8003444:	08003581 	.word	0x08003581
 8003448:	08003581 	.word	0x08003581
 800344c:	08003545 	.word	0x08003545
 8003450:	08003581 	.word	0x08003581
		case MENU_MODE:
			switch (fsm_input){
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	3b63      	subs	r3, #99	; 0x63
 8003458:	2b17      	cmp	r3, #23
 800345a:	f200 8090 	bhi.w	800357e <update_fsm+0x172>
 800345e:	a201      	add	r2, pc, #4	; (adr r2, 8003464 <update_fsm+0x58>)
 8003460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003464:	080034c5 	.word	0x080034c5
 8003468:	0800357f 	.word	0x0800357f
 800346c:	080034e1 	.word	0x080034e1
 8003470:	0800357f 	.word	0x0800357f
 8003474:	0800357f 	.word	0x0800357f
 8003478:	0800357f 	.word	0x0800357f
 800347c:	0800357f 	.word	0x0800357f
 8003480:	0800357f 	.word	0x0800357f
 8003484:	0800357f 	.word	0x0800357f
 8003488:	0800357f 	.word	0x0800357f
 800348c:	080034d3 	.word	0x080034d3
 8003490:	0800357f 	.word	0x0800357f
 8003494:	0800357f 	.word	0x0800357f
 8003498:	0800357f 	.word	0x0800357f
 800349c:	0800357f 	.word	0x0800357f
 80034a0:	0800357f 	.word	0x0800357f
 80034a4:	080034ef 	.word	0x080034ef
 80034a8:	0800357f 	.word	0x0800357f
 80034ac:	0800357f 	.word	0x0800357f
 80034b0:	0800357f 	.word	0x0800357f
 80034b4:	0800357f 	.word	0x0800357f
 80034b8:	0800357f 	.word	0x0800357f
 80034bc:	0800357f 	.word	0x0800357f
 80034c0:	080034fd 	.word	0x080034fd
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	70da      	strb	r2, [r3, #3]
					break;
 80034d0:	e037      	b.n	8003542 <update_fsm+0x136>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2202      	movs	r2, #2
 80034d6:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	70da      	strb	r2, [r3, #3]
					break;
 80034de:	e030      	b.n	8003542 <update_fsm+0x136>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2205      	movs	r2, #5
 80034e4:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	70da      	strb	r2, [r3, #3]
					break;
 80034ec:	e029      	b.n	8003542 <update_fsm+0x136>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2204      	movs	r2, #4
 80034f2:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	70da      	strb	r2, [r3, #3]
					break;
 80034fa:	e022      	b.n	8003542 <update_fsm+0x136>
				case ZERO_CMD:
					comm_encoder.mech_zero = 0.0f;
 80034fc:	4b22      	ldr	r3, [pc, #136]	; (8003588 <update_fsm+0x17c>)
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
					ps_sample(&comm_encoder, DT);
 8003506:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800358c <update_fsm+0x180>
 800350a:	481f      	ldr	r0, [pc, #124]	; (8003588 <update_fsm+0x17c>)
 800350c:	f001 fcca 	bl	8004ea4 <ps_sample>
					MECH_ZERO = comm_encoder.angle_multiturn[0];
 8003510:	4b1d      	ldr	r3, [pc, #116]	; (8003588 <update_fsm+0x17c>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	4a1e      	ldr	r2, [pc, #120]	; (8003590 <update_fsm+0x184>)
 8003516:	65d3      	str	r3, [r2, #92]	; 0x5c
					comm_encoder.mech_zero = MECH_ZERO;
 8003518:	4b1d      	ldr	r3, [pc, #116]	; (8003590 <update_fsm+0x184>)
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	4a1a      	ldr	r2, [pc, #104]	; (8003588 <update_fsm+0x17c>)
 800351e:	f8c2 31b4 	str.w	r3, [r2, #436]	; 0x1b4
					store_eeprom_regs();
 8003522:	f002 fb57 	bl	8005bd4 <store_eeprom_regs>
					load_eeprom_regs();
 8003526:	f002 fb63 	bl	8005bf0 <load_eeprom_regs>
					printf("\n\r  Saved new zero position:  %.3f\n\r\n\r", comm_encoder.mech_zero);
 800352a:	4b17      	ldr	r3, [pc, #92]	; (8003588 <update_fsm+0x17c>)
 800352c:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8003530:	4618      	mov	r0, r3
 8003532:	f7fd f831 	bl	8000598 <__aeabi_f2d>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4816      	ldr	r0, [pc, #88]	; (8003594 <update_fsm+0x188>)
 800353c:	f00c fa10 	bl	800f960 <iprintf>
					break;
 8003540:	bf00      	nop
				}
			break;
 8003542:	e01c      	b.n	800357e <update_fsm+0x172>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	2b0d      	cmp	r3, #13
 8003548:	d103      	bne.n	8003552 <update_fsm+0x146>
				process_user_input(fsmstate);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f9c4 	bl	80038d8 <process_user_input>
				break;
 8003550:	e016      	b.n	8003580 <update_fsm+0x174>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	7b1b      	ldrb	r3, [r3, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d103      	bne.n	8003562 <update_fsm+0x156>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	735a      	strb	r2, [r3, #13]
 8003560:	e006      	b.n	8003570 <update_fsm+0x164>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	7b1b      	ldrb	r3, [r3, #12]
 8003566:	3b01      	subs	r3, #1
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	4413      	add	r3, r2
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	7b1b      	ldrb	r3, [r3, #12]
 8003574:	3301      	adds	r3, #1
 8003576:	b2da      	uxtb	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 800357c:	e000      	b.n	8003580 <update_fsm+0x174>
			break;
 800357e:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	200007e0 	.word	0x200007e0
 800358c:	388bcf64 	.word	0x388bcf64
 8003590:	20004cfc 	.word	0x20004cfc
 8003594:	08013a84 	.word	0x08013a84

08003598 <enter_menu_state>:


 void enter_menu_state(void){
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 800359c:	480c      	ldr	r0, [pc, #48]	; (80035d0 <enter_menu_state+0x38>)
 800359e:	f00c f9df 	bl	800f960 <iprintf>
	    printf(" Commands:\n\r");
 80035a2:	480c      	ldr	r0, [pc, #48]	; (80035d4 <enter_menu_state+0x3c>)
 80035a4:	f00c f9dc 	bl	800f960 <iprintf>
	    printf(" m - Motor Mode\n\r");
 80035a8:	480b      	ldr	r0, [pc, #44]	; (80035d8 <enter_menu_state+0x40>)
 80035aa:	f00c f9d9 	bl	800f960 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 80035ae:	480b      	ldr	r0, [pc, #44]	; (80035dc <enter_menu_state+0x44>)
 80035b0:	f00c f9d6 	bl	800f960 <iprintf>
	    printf(" s - Setup\n\r");
 80035b4:	480a      	ldr	r0, [pc, #40]	; (80035e0 <enter_menu_state+0x48>)
 80035b6:	f00c f9d3 	bl	800f960 <iprintf>
	    printf(" e - Display Encoder\n\r");
 80035ba:	480a      	ldr	r0, [pc, #40]	; (80035e4 <enter_menu_state+0x4c>)
 80035bc:	f00c f9d0 	bl	800f960 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 80035c0:	4809      	ldr	r0, [pc, #36]	; (80035e8 <enter_menu_state+0x50>)
 80035c2:	f00c f9cd 	bl	800f960 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 80035c6:	4809      	ldr	r0, [pc, #36]	; (80035ec <enter_menu_state+0x54>)
 80035c8:	f00c f9ca 	bl	800f960 <iprintf>

	    //gpio.led->write(0);
 }
 80035cc:	bf00      	nop
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	08013aac 	.word	0x08013aac
 80035d4:	08013ab4 	.word	0x08013ab4
 80035d8:	08013ac4 	.word	0x08013ac4
 80035dc:	08013ad8 	.word	0x08013ad8
 80035e0:	08013af4 	.word	0x08013af4
 80035e4:	08013b04 	.word	0x08013b04
 80035e8:	08013b1c 	.word	0x08013b1c
 80035ec:	08013b38 	.word	0x08013b38

080035f0 <enter_setup_state>:

 void enter_setup_state(void){
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 80035f6:	487d      	ldr	r0, [pc, #500]	; (80037ec <enter_setup_state+0x1fc>)
 80035f8:	f00c f9b2 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 80035fc:	4b7c      	ldr	r3, [pc, #496]	; (80037f0 <enter_setup_state+0x200>)
 80035fe:	9301      	str	r3, [sp, #4]
 8003600:	4b7c      	ldr	r3, [pc, #496]	; (80037f4 <enter_setup_state+0x204>)
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	4b7c      	ldr	r3, [pc, #496]	; (80037f8 <enter_setup_state+0x208>)
 8003606:	4a7d      	ldr	r2, [pc, #500]	; (80037fc <enter_setup_state+0x20c>)
 8003608:	497d      	ldr	r1, [pc, #500]	; (8003800 <enter_setup_state+0x210>)
 800360a:	487e      	ldr	r0, [pc, #504]	; (8003804 <enter_setup_state+0x214>)
 800360c:	f00c f9a8 	bl	800f960 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003610:	487d      	ldr	r0, [pc, #500]	; (8003808 <enter_setup_state+0x218>)
 8003612:	f00c fa2b 	bl	800fa6c <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003616:	4b7d      	ldr	r3, [pc, #500]	; (800380c <enter_setup_state+0x21c>)
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	4618      	mov	r0, r3
 800361c:	f7fc ffbc 	bl	8000598 <__aeabi_f2d>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003628:	4b79      	ldr	r3, [pc, #484]	; (8003810 <enter_setup_state+0x220>)
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	4b79      	ldr	r3, [pc, #484]	; (8003814 <enter_setup_state+0x224>)
 800362e:	4a7a      	ldr	r2, [pc, #488]	; (8003818 <enter_setup_state+0x228>)
 8003630:	497a      	ldr	r1, [pc, #488]	; (800381c <enter_setup_state+0x22c>)
 8003632:	487b      	ldr	r0, [pc, #492]	; (8003820 <enter_setup_state+0x230>)
 8003634:	f00c f994 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003638:	4b74      	ldr	r3, [pc, #464]	; (800380c <enter_setup_state+0x21c>)
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	4618      	mov	r0, r3
 800363e:	f7fc ffab 	bl	8000598 <__aeabi_f2d>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800364a:	4b71      	ldr	r3, [pc, #452]	; (8003810 <enter_setup_state+0x220>)
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	4b71      	ldr	r3, [pc, #452]	; (8003814 <enter_setup_state+0x224>)
 8003650:	4a74      	ldr	r2, [pc, #464]	; (8003824 <enter_setup_state+0x234>)
 8003652:	4975      	ldr	r1, [pc, #468]	; (8003828 <enter_setup_state+0x238>)
 8003654:	4875      	ldr	r0, [pc, #468]	; (800382c <enter_setup_state+0x23c>)
 8003656:	f00c f983 	bl	800f960 <iprintf>
	    printf("\r\n Control:\r\n");
 800365a:	4875      	ldr	r0, [pc, #468]	; (8003830 <enter_setup_state+0x240>)
 800365c:	f00c fa06 	bl	800fa6c <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003660:	4b6a      	ldr	r3, [pc, #424]	; (800380c <enter_setup_state+0x21c>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc ff97 	bl	8000598 <__aeabi_f2d>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003672:	4b70      	ldr	r3, [pc, #448]	; (8003834 <enter_setup_state+0x244>)
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	4b70      	ldr	r3, [pc, #448]	; (8003838 <enter_setup_state+0x248>)
 8003678:	4a70      	ldr	r2, [pc, #448]	; (800383c <enter_setup_state+0x24c>)
 800367a:	4971      	ldr	r1, [pc, #452]	; (8003840 <enter_setup_state+0x250>)
 800367c:	4871      	ldr	r0, [pc, #452]	; (8003844 <enter_setup_state+0x254>)
 800367e:	f00c f96f 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003682:	4b62      	ldr	r3, [pc, #392]	; (800380c <enter_setup_state+0x21c>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	4618      	mov	r0, r3
 8003688:	f7fc ff86 	bl	8000598 <__aeabi_f2d>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003694:	4b6c      	ldr	r3, [pc, #432]	; (8003848 <enter_setup_state+0x258>)
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4b6c      	ldr	r3, [pc, #432]	; (800384c <enter_setup_state+0x25c>)
 800369a:	4a6d      	ldr	r2, [pc, #436]	; (8003850 <enter_setup_state+0x260>)
 800369c:	496d      	ldr	r1, [pc, #436]	; (8003854 <enter_setup_state+0x264>)
 800369e:	4869      	ldr	r0, [pc, #420]	; (8003844 <enter_setup_state+0x254>)
 80036a0:	f00c f95e 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 80036a4:	4b59      	ldr	r3, [pc, #356]	; (800380c <enter_setup_state+0x21c>)
 80036a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7fc ff75 	bl	8000598 <__aeabi_f2d>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036b6:	4b56      	ldr	r3, [pc, #344]	; (8003810 <enter_setup_state+0x220>)
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	4b55      	ldr	r3, [pc, #340]	; (8003810 <enter_setup_state+0x220>)
 80036bc:	4a66      	ldr	r2, [pc, #408]	; (8003858 <enter_setup_state+0x268>)
 80036be:	4967      	ldr	r1, [pc, #412]	; (800385c <enter_setup_state+0x26c>)
 80036c0:	4860      	ldr	r0, [pc, #384]	; (8003844 <enter_setup_state+0x254>)
 80036c2:	f00c f94d 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 80036c6:	4b51      	ldr	r3, [pc, #324]	; (800380c <enter_setup_state+0x21c>)
 80036c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fc ff64 	bl	8000598 <__aeabi_f2d>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036d8:	4b4d      	ldr	r3, [pc, #308]	; (8003810 <enter_setup_state+0x220>)
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	4b4c      	ldr	r3, [pc, #304]	; (8003810 <enter_setup_state+0x220>)
 80036de:	4a60      	ldr	r2, [pc, #384]	; (8003860 <enter_setup_state+0x270>)
 80036e0:	4960      	ldr	r1, [pc, #384]	; (8003864 <enter_setup_state+0x274>)
 80036e2:	4858      	ldr	r0, [pc, #352]	; (8003844 <enter_setup_state+0x254>)
 80036e4:	f00c f93c 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 80036e8:	4b48      	ldr	r3, [pc, #288]	; (800380c <enter_setup_state+0x21c>)
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fc ff53 	bl	8000598 <__aeabi_f2d>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036fa:	4b5b      	ldr	r3, [pc, #364]	; (8003868 <enter_setup_state+0x278>)
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	4b53      	ldr	r3, [pc, #332]	; (800384c <enter_setup_state+0x25c>)
 8003700:	4a5a      	ldr	r2, [pc, #360]	; (800386c <enter_setup_state+0x27c>)
 8003702:	495b      	ldr	r1, [pc, #364]	; (8003870 <enter_setup_state+0x280>)
 8003704:	484f      	ldr	r0, [pc, #316]	; (8003844 <enter_setup_state+0x254>)
 8003706:	f00c f92b 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 800370a:	4b40      	ldr	r3, [pc, #256]	; (800380c <enter_setup_state+0x21c>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370e:	4618      	mov	r0, r3
 8003710:	f7fc ff42 	bl	8000598 <__aeabi_f2d>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800371c:	4b55      	ldr	r3, [pc, #340]	; (8003874 <enter_setup_state+0x284>)
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	4b4a      	ldr	r3, [pc, #296]	; (800384c <enter_setup_state+0x25c>)
 8003722:	4a55      	ldr	r2, [pc, #340]	; (8003878 <enter_setup_state+0x288>)
 8003724:	4955      	ldr	r1, [pc, #340]	; (800387c <enter_setup_state+0x28c>)
 8003726:	4847      	ldr	r0, [pc, #284]	; (8003844 <enter_setup_state+0x254>)
 8003728:	f00c f91a 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 800372c:	4b37      	ldr	r3, [pc, #220]	; (800380c <enter_setup_state+0x21c>)
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	4618      	mov	r0, r3
 8003732:	f7fc ff31 	bl	8000598 <__aeabi_f2d>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800373e:	4b50      	ldr	r3, [pc, #320]	; (8003880 <enter_setup_state+0x290>)
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	4b42      	ldr	r3, [pc, #264]	; (800384c <enter_setup_state+0x25c>)
 8003744:	4a4f      	ldr	r2, [pc, #316]	; (8003884 <enter_setup_state+0x294>)
 8003746:	4950      	ldr	r1, [pc, #320]	; (8003888 <enter_setup_state+0x298>)
 8003748:	483e      	ldr	r0, [pc, #248]	; (8003844 <enter_setup_state+0x254>)
 800374a:	f00c f909 	bl	800f960 <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
//	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 800374e:	4b2f      	ldr	r3, [pc, #188]	; (800380c <enter_setup_state+0x21c>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	4618      	mov	r0, r3
 8003754:	f7fc ff20 	bl	8000598 <__aeabi_f2d>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003760:	4b4a      	ldr	r3, [pc, #296]	; (800388c <enter_setup_state+0x29c>)
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	4b39      	ldr	r3, [pc, #228]	; (800384c <enter_setup_state+0x25c>)
 8003766:	4a4a      	ldr	r2, [pc, #296]	; (8003890 <enter_setup_state+0x2a0>)
 8003768:	494a      	ldr	r1, [pc, #296]	; (8003894 <enter_setup_state+0x2a4>)
 800376a:	4836      	ldr	r0, [pc, #216]	; (8003844 <enter_setup_state+0x254>)
 800376c:	f00c f8f8 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "o", "Max Torque Setpoint (N-m)", "0.0", "-", T_MAX);
 8003770:	4b26      	ldr	r3, [pc, #152]	; (800380c <enter_setup_state+0x21c>)
 8003772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc ff0f 	bl	8000598 <__aeabi_f2d>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003782:	4b23      	ldr	r3, [pc, #140]	; (8003810 <enter_setup_state+0x220>)
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	4b31      	ldr	r3, [pc, #196]	; (800384c <enter_setup_state+0x25c>)
 8003788:	4a43      	ldr	r2, [pc, #268]	; (8003898 <enter_setup_state+0x2a8>)
 800378a:	4944      	ldr	r1, [pc, #272]	; (800389c <enter_setup_state+0x2ac>)
 800378c:	482d      	ldr	r0, [pc, #180]	; (8003844 <enter_setup_state+0x254>)
 800378e:	f00c f8e7 	bl	800f960 <iprintf>
	    printf("\r\n CAN:\r\n");
 8003792:	4843      	ldr	r0, [pc, #268]	; (80038a0 <enter_setup_state+0x2b0>)
 8003794:	f00c f96a 	bl	800fa6c <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003798:	4b42      	ldr	r3, [pc, #264]	; (80038a4 <enter_setup_state+0x2b4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	9301      	str	r3, [sp, #4]
 800379e:	4b42      	ldr	r3, [pc, #264]	; (80038a8 <enter_setup_state+0x2b8>)
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	4b1c      	ldr	r3, [pc, #112]	; (8003814 <enter_setup_state+0x224>)
 80037a4:	4a41      	ldr	r2, [pc, #260]	; (80038ac <enter_setup_state+0x2bc>)
 80037a6:	4942      	ldr	r1, [pc, #264]	; (80038b0 <enter_setup_state+0x2c0>)
 80037a8:	4842      	ldr	r0, [pc, #264]	; (80038b4 <enter_setup_state+0x2c4>)
 80037aa:	f00c f8d9 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 80037ae:	4b3d      	ldr	r3, [pc, #244]	; (80038a4 <enter_setup_state+0x2b4>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	9301      	str	r3, [sp, #4]
 80037b4:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <enter_setup_state+0x2b8>)
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	4b16      	ldr	r3, [pc, #88]	; (8003814 <enter_setup_state+0x224>)
 80037ba:	4a3f      	ldr	r2, [pc, #252]	; (80038b8 <enter_setup_state+0x2c8>)
 80037bc:	493f      	ldr	r1, [pc, #252]	; (80038bc <enter_setup_state+0x2cc>)
 80037be:	483d      	ldr	r0, [pc, #244]	; (80038b4 <enter_setup_state+0x2c4>)
 80037c0:	f00c f8ce 	bl	800f960 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 80037c4:	4b37      	ldr	r3, [pc, #220]	; (80038a4 <enter_setup_state+0x2b4>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	4b3d      	ldr	r3, [pc, #244]	; (80038c0 <enter_setup_state+0x2d0>)
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <enter_setup_state+0x224>)
 80037d0:	4a3c      	ldr	r2, [pc, #240]	; (80038c4 <enter_setup_state+0x2d4>)
 80037d2:	493d      	ldr	r1, [pc, #244]	; (80038c8 <enter_setup_state+0x2d8>)
 80037d4:	483d      	ldr	r0, [pc, #244]	; (80038cc <enter_setup_state+0x2dc>)
 80037d6:	f00c f8c3 	bl	800f960 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80037da:	483d      	ldr	r0, [pc, #244]	; (80038d0 <enter_setup_state+0x2e0>)
 80037dc:	f00c f8c0 	bl	800f960 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80037e0:	483c      	ldr	r0, [pc, #240]	; (80038d4 <enter_setup_state+0x2e4>)
 80037e2:	f00c f8bd 	bl	800f960 <iprintf>
 }
 80037e6:	bf00      	nop
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	08013b50 	.word	0x08013b50
 80037f0:	08013ba4 	.word	0x08013ba4
 80037f4:	08013bb4 	.word	0x08013bb4
 80037f8:	08013b6c 	.word	0x08013b6c
 80037fc:	08013b70 	.word	0x08013b70
 8003800:	08013b7c 	.word	0x08013b7c
 8003804:	08013b84 	.word	0x08013b84
 8003808:	08013bb8 	.word	0x08013bb8
 800380c:	20004cfc 	.word	0x20004cfc
 8003810:	08013bf8 	.word	0x08013bf8
 8003814:	08013bc4 	.word	0x08013bc4
 8003818:	08013bc8 	.word	0x08013bc8
 800381c:	08013bd4 	.word	0x08013bd4
 8003820:	08013bd8 	.word	0x08013bd8
 8003824:	08013bfc 	.word	0x08013bfc
 8003828:	08013c14 	.word	0x08013c14
 800382c:	08013c18 	.word	0x08013c18
 8003830:	08013c38 	.word	0x08013c38
 8003834:	08013c88 	.word	0x08013c88
 8003838:	08013c48 	.word	0x08013c48
 800383c:	08013c4c 	.word	0x08013c4c
 8003840:	08013c64 	.word	0x08013c64
 8003844:	08013c68 	.word	0x08013c68
 8003848:	08013cac 	.word	0x08013cac
 800384c:	08013c90 	.word	0x08013c90
 8003850:	08013c94 	.word	0x08013c94
 8003854:	08013ca8 	.word	0x08013ca8
 8003858:	08013cb4 	.word	0x08013cb4
 800385c:	08013cd0 	.word	0x08013cd0
 8003860:	08013cd4 	.word	0x08013cd4
 8003864:	08013cf4 	.word	0x08013cf4
 8003868:	08013d18 	.word	0x08013d18
 800386c:	08013cf8 	.word	0x08013cf8
 8003870:	08013d14 	.word	0x08013d14
 8003874:	08013d44 	.word	0x08013d44
 8003878:	08013d20 	.word	0x08013d20
 800387c:	08013d40 	.word	0x08013d40
 8003880:	08013d64 	.word	0x08013d64
 8003884:	08013d48 	.word	0x08013d48
 8003888:	08013d60 	.word	0x08013d60
 800388c:	08013d88 	.word	0x08013d88
 8003890:	08013d6c 	.word	0x08013d6c
 8003894:	08013d84 	.word	0x08013d84
 8003898:	08013d90 	.word	0x08013d90
 800389c:	08013dac 	.word	0x08013dac
 80038a0:	08013db0 	.word	0x08013db0
 80038a4:	20004dfc 	.word	0x20004dfc
 80038a8:	08013de8 	.word	0x08013de8
 80038ac:	08013dbc 	.word	0x08013dbc
 80038b0:	08013dc4 	.word	0x08013dc4
 80038b4:	08013dc8 	.word	0x08013dc8
 80038b8:	08013dec 	.word	0x08013dec
 80038bc:	08013dfc 	.word	0x08013dfc
 80038c0:	08013e40 	.word	0x08013e40
 80038c4:	08013e00 	.word	0x08013e00
 80038c8:	08013e20 	.word	0x08013e20
 80038cc:	08013e24 	.word	0x08013e24
 80038d0:	08013e48 	.word	0x08013e48
 80038d4:	08013e94 	.word	0x08013e94

080038d8 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	7b5b      	ldrb	r3, [r3, #13]
 80038e4:	3b61      	subs	r3, #97	; 0x61
 80038e6:	2b17      	cmp	r3, #23
 80038e8:	f200 828a 	bhi.w	8003e00 <process_user_input+0x528>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <process_user_input+0x1c>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003b53 	.word	0x08003b53
 80038f8:	08003955 	.word	0x08003955
 80038fc:	08003aff 	.word	0x08003aff
 8003900:	08003cd1 	.word	0x08003cd1
 8003904:	08003e01 	.word	0x08003e01
 8003908:	08003a39 	.word	0x08003a39
 800390c:	08003ba7 	.word	0x08003ba7
 8003910:	08003aab 	.word	0x08003aab
 8003914:	080039a9 	.word	0x080039a9
 8003918:	08003e01 	.word	0x08003e01
 800391c:	08003beb 	.word	0x08003beb
 8003920:	080039e5 	.word	0x080039e5
 8003924:	080039c7 	.word	0x080039c7
 8003928:	08003e01 	.word	0x08003e01
 800392c:	08003dbd 	.word	0x08003dbd
 8003930:	08003d15 	.word	0x08003d15
 8003934:	08003e01 	.word	0x08003e01
 8003938:	08003e01 	.word	0x08003e01
 800393c:	08003e01 	.word	0x08003e01
 8003940:	08003a8d 	.word	0x08003a8d
 8003944:	08003e01 	.word	0x08003e01
 8003948:	08003d69 	.word	0x08003d69
 800394c:	08003e01 	.word	0x08003e01
 8003950:	08003c2f 	.word	0x08003c2f
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	4618      	mov	r0, r3
 800395a:	f00b fb35 	bl	800efc8 <atof>
 800395e:	ec53 2b10 	vmov	r2, r3, d0
 8003962:	4610      	mov	r0, r2
 8003964:	4619      	mov	r1, r3
 8003966:	f7fd f967 	bl	8000c38 <__aeabi_d2f>
 800396a:	4603      	mov	r3, r0
 800396c:	eddf 0ac1 	vldr	s1, [pc, #772]	; 8003c74 <process_user_input+0x39c>
 8003970:	ee00 3a10 	vmov	s0, r3
 8003974:	f00f fd05 	bl	8013382 <fminf>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	eddf 0abe 	vldr	s1, [pc, #760]	; 8003c78 <process_user_input+0x3a0>
 8003980:	eeb0 0a67 	vmov.f32	s0, s15
 8003984:	f00f fce2 	bl	801334c <fmaxf>
 8003988:	eef0 7a40 	vmov.f32	s15, s0
 800398c:	4bbb      	ldr	r3, [pc, #748]	; (8003c7c <process_user_input+0x3a4>)
 800398e:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003992:	4bba      	ldr	r3, [pc, #744]	; (8003c7c <process_user_input+0x3a4>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4618      	mov	r0, r3
 8003998:	f7fc fdfe 	bl	8000598 <__aeabi_f2d>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	48b7      	ldr	r0, [pc, #732]	; (8003c80 <process_user_input+0x3a8>)
 80039a2:	f00b ffdd 	bl	800f960 <iprintf>
			 break;
 80039a6:	e232      	b.n	8003e0e <process_user_input+0x536>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4618      	mov	r0, r3
 80039ae:	f00b fb0e 	bl	800efce <atoi>
 80039b2:	4603      	mov	r3, r0
 80039b4:	4ab3      	ldr	r2, [pc, #716]	; (8003c84 <process_user_input+0x3ac>)
 80039b6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80039b8:	4bb2      	ldr	r3, [pc, #712]	; (8003c84 <process_user_input+0x3ac>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	4619      	mov	r1, r3
 80039be:	48b2      	ldr	r0, [pc, #712]	; (8003c88 <process_user_input+0x3b0>)
 80039c0:	f00b ffce 	bl	800f960 <iprintf>
			 break;
 80039c4:	e223      	b.n	8003e0e <process_user_input+0x536>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4618      	mov	r0, r3
 80039cc:	f00b faff 	bl	800efce <atoi>
 80039d0:	4603      	mov	r3, r0
 80039d2:	4aac      	ldr	r2, [pc, #688]	; (8003c84 <process_user_input+0x3ac>)
 80039d4:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 80039d6:	4bab      	ldr	r3, [pc, #684]	; (8003c84 <process_user_input+0x3ac>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	4619      	mov	r1, r3
 80039dc:	48ab      	ldr	r0, [pc, #684]	; (8003c8c <process_user_input+0x3b4>)
 80039de:	f00b ffbf 	bl	800f960 <iprintf>
			 break;
 80039e2:	e214      	b.n	8003e0e <process_user_input+0x536>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3304      	adds	r3, #4
 80039e8:	4618      	mov	r0, r3
 80039ea:	f00b faed 	bl	800efc8 <atof>
 80039ee:	ec53 2b10 	vmov	r2, r3, d0
 80039f2:	4610      	mov	r0, r2
 80039f4:	4619      	mov	r1, r3
 80039f6:	f7fd f91f 	bl	8000c38 <__aeabi_d2f>
 80039fa:	4603      	mov	r3, r0
 80039fc:	eddf 0aa4 	vldr	s1, [pc, #656]	; 8003c90 <process_user_input+0x3b8>
 8003a00:	ee00 3a10 	vmov	s0, r3
 8003a04:	f00f fcbd 	bl	8013382 <fminf>
 8003a08:	eef0 7a40 	vmov.f32	s15, s0
 8003a0c:	eddf 0aaf 	vldr	s1, [pc, #700]	; 8003ccc <process_user_input+0x3f4>
 8003a10:	eeb0 0a67 	vmov.f32	s0, s15
 8003a14:	f00f fc9a 	bl	801334c <fmaxf>
 8003a18:	eef0 7a40 	vmov.f32	s15, s0
 8003a1c:	4b97      	ldr	r3, [pc, #604]	; (8003c7c <process_user_input+0x3a4>)
 8003a1e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003a22:	4b96      	ldr	r3, [pc, #600]	; (8003c7c <process_user_input+0x3a4>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fc fdb6 	bl	8000598 <__aeabi_f2d>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4898      	ldr	r0, [pc, #608]	; (8003c94 <process_user_input+0x3bc>)
 8003a32:	f00b ff95 	bl	800f960 <iprintf>
			 break;
 8003a36:	e1ea      	b.n	8003e0e <process_user_input+0x536>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f00b fac3 	bl	800efc8 <atof>
 8003a42:	ec53 2b10 	vmov	r2, r3, d0
 8003a46:	4610      	mov	r0, r2
 8003a48:	4619      	mov	r1, r3
 8003a4a:	f7fd f8f5 	bl	8000c38 <__aeabi_d2f>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	eddf 0a91 	vldr	s1, [pc, #580]	; 8003c98 <process_user_input+0x3c0>
 8003a54:	ee00 3a10 	vmov	s0, r3
 8003a58:	f00f fc93 	bl	8013382 <fminf>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	eddf 0a9a 	vldr	s1, [pc, #616]	; 8003ccc <process_user_input+0x3f4>
 8003a64:	eeb0 0a67 	vmov.f32	s0, s15
 8003a68:	f00f fc70 	bl	801334c <fmaxf>
 8003a6c:	eef0 7a40 	vmov.f32	s15, s0
 8003a70:	4b82      	ldr	r3, [pc, #520]	; (8003c7c <process_user_input+0x3a4>)
 8003a72:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003a76:	4b81      	ldr	r3, [pc, #516]	; (8003c7c <process_user_input+0x3a4>)
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fc fd8c 	bl	8000598 <__aeabi_f2d>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	4885      	ldr	r0, [pc, #532]	; (8003c9c <process_user_input+0x3c4>)
 8003a86:	f00b ff6b 	bl	800f960 <iprintf>
			 break;
 8003a8a:	e1c0      	b.n	8003e0e <process_user_input+0x536>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4618      	mov	r0, r3
 8003a92:	f00b fa9c 	bl	800efce <atoi>
 8003a96:	4603      	mov	r3, r0
 8003a98:	4a7a      	ldr	r2, [pc, #488]	; (8003c84 <process_user_input+0x3ac>)
 8003a9a:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003a9c:	4b79      	ldr	r3, [pc, #484]	; (8003c84 <process_user_input+0x3ac>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	487f      	ldr	r0, [pc, #508]	; (8003ca0 <process_user_input+0x3c8>)
 8003aa4:	f00b ff5c 	bl	800f960 <iprintf>
			 break;
 8003aa8:	e1b1      	b.n	8003e0e <process_user_input+0x536>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f00b fa8a 	bl	800efc8 <atof>
 8003ab4:	ec53 2b10 	vmov	r2, r3, d0
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
 8003abc:	f7fd f8bc 	bl	8000c38 <__aeabi_d2f>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	eddf 0a78 	vldr	s1, [pc, #480]	; 8003ca4 <process_user_input+0x3cc>
 8003ac6:	ee00 3a10 	vmov	s0, r3
 8003aca:	f00f fc5a 	bl	8013382 <fminf>
 8003ace:	eef0 7a40 	vmov.f32	s15, s0
 8003ad2:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8003ccc <process_user_input+0x3f4>
 8003ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8003ada:	f00f fc37 	bl	801334c <fmaxf>
 8003ade:	eef0 7a40 	vmov.f32	s15, s0
 8003ae2:	4b66      	ldr	r3, [pc, #408]	; (8003c7c <process_user_input+0x3a4>)
 8003ae4:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003ae8:	4b64      	ldr	r3, [pc, #400]	; (8003c7c <process_user_input+0x3a4>)
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fc fd53 	bl	8000598 <__aeabi_f2d>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	486c      	ldr	r0, [pc, #432]	; (8003ca8 <process_user_input+0x3d0>)
 8003af8:	f00b ff32 	bl	800f960 <iprintf>
			 break;
 8003afc:	e187      	b.n	8003e0e <process_user_input+0x536>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3304      	adds	r3, #4
 8003b02:	4618      	mov	r0, r3
 8003b04:	f00b fa60 	bl	800efc8 <atof>
 8003b08:	ec53 2b10 	vmov	r2, r3, d0
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7fd f892 	bl	8000c38 <__aeabi_d2f>
 8003b14:	4603      	mov	r3, r0
 8003b16:	eddf 0a65 	vldr	s1, [pc, #404]	; 8003cac <process_user_input+0x3d4>
 8003b1a:	ee00 3a10 	vmov	s0, r3
 8003b1e:	f00f fc30 	bl	8013382 <fminf>
 8003b22:	eef0 7a40 	vmov.f32	s15, s0
 8003b26:	eddf 0a69 	vldr	s1, [pc, #420]	; 8003ccc <process_user_input+0x3f4>
 8003b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b2e:	f00f fc0d 	bl	801334c <fmaxf>
 8003b32:	eef0 7a40 	vmov.f32	s15, s0
 8003b36:	4b51      	ldr	r3, [pc, #324]	; (8003c7c <process_user_input+0x3a4>)
 8003b38:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003b3c:	4b4f      	ldr	r3, [pc, #316]	; (8003c7c <process_user_input+0x3a4>)
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fc fd29 	bl	8000598 <__aeabi_f2d>
 8003b46:	4602      	mov	r2, r0
 8003b48:	460b      	mov	r3, r1
 8003b4a:	4859      	ldr	r0, [pc, #356]	; (8003cb0 <process_user_input+0x3d8>)
 8003b4c:	f00b ff08 	bl	800f960 <iprintf>
			 break;
 8003b50:	e15d      	b.n	8003e0e <process_user_input+0x536>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3304      	adds	r3, #4
 8003b56:	4618      	mov	r0, r3
 8003b58:	f00b fa36 	bl	800efc8 <atof>
 8003b5c:	ec53 2b10 	vmov	r2, r3, d0
 8003b60:	4610      	mov	r0, r2
 8003b62:	4619      	mov	r1, r3
 8003b64:	f7fd f868 	bl	8000c38 <__aeabi_d2f>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8003b6e:	ee00 3a10 	vmov	s0, r3
 8003b72:	f00f fc06 	bl	8013382 <fminf>
 8003b76:	eef0 7a40 	vmov.f32	s15, s0
 8003b7a:	eddf 0a54 	vldr	s1, [pc, #336]	; 8003ccc <process_user_input+0x3f4>
 8003b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b82:	f00f fbe3 	bl	801334c <fmaxf>
 8003b86:	eef0 7a40 	vmov.f32	s15, s0
 8003b8a:	4b3c      	ldr	r3, [pc, #240]	; (8003c7c <process_user_input+0x3a4>)
 8003b8c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			 printf("I_CAL set to %f\r\n", I_CAL);
 8003b90:	4b3a      	ldr	r3, [pc, #232]	; (8003c7c <process_user_input+0x3a4>)
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fc fcff 	bl	8000598 <__aeabi_f2d>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4845      	ldr	r0, [pc, #276]	; (8003cb4 <process_user_input+0x3dc>)
 8003ba0:	f00b fede 	bl	800f960 <iprintf>
			 break;
 8003ba4:	e133      	b.n	8003e0e <process_user_input+0x536>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	4618      	mov	r0, r3
 8003bac:	f00b fa0c 	bl	800efc8 <atof>
 8003bb0:	ec53 2b10 	vmov	r2, r3, d0
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f7fd f83e 	bl	8000c38 <__aeabi_d2f>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8003cb8 <process_user_input+0x3e0>
 8003bc2:	ee00 3a10 	vmov	s0, r3
 8003bc6:	f00f fbc1 	bl	801334c <fmaxf>
 8003bca:	eef0 7a40 	vmov.f32	s15, s0
 8003bce:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <process_user_input+0x3a4>)
 8003bd0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			 printf("GR set to %f\r\n", GR);
 8003bd4:	4b29      	ldr	r3, [pc, #164]	; (8003c7c <process_user_input+0x3a4>)
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7fc fcdd 	bl	8000598 <__aeabi_f2d>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	4836      	ldr	r0, [pc, #216]	; (8003cbc <process_user_input+0x3e4>)
 8003be4:	f00b febc 	bl	800f960 <iprintf>
			 break;
 8003be8:	e111      	b.n	8003e0e <process_user_input+0x536>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3304      	adds	r3, #4
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f00b f9ea 	bl	800efc8 <atof>
 8003bf4:	ec53 2b10 	vmov	r2, r3, d0
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	f7fd f81c 	bl	8000c38 <__aeabi_d2f>
 8003c00:	4603      	mov	r3, r0
 8003c02:	eddf 0a2f 	vldr	s1, [pc, #188]	; 8003cc0 <process_user_input+0x3e8>
 8003c06:	ee00 3a10 	vmov	s0, r3
 8003c0a:	f00f fb9f 	bl	801334c <fmaxf>
 8003c0e:	eef0 7a40 	vmov.f32	s15, s0
 8003c12:	4b1a      	ldr	r3, [pc, #104]	; (8003c7c <process_user_input+0x3a4>)
 8003c14:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("KT set to %f\r\n", KT);
 8003c18:	4b18      	ldr	r3, [pc, #96]	; (8003c7c <process_user_input+0x3a4>)
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fc fcbb 	bl	8000598 <__aeabi_f2d>
 8003c22:	4602      	mov	r2, r0
 8003c24:	460b      	mov	r3, r1
 8003c26:	4827      	ldr	r0, [pc, #156]	; (8003cc4 <process_user_input+0x3ec>)
 8003c28:	f00b fe9a 	bl	800f960 <iprintf>
			 break;
 8003c2c:	e0ef      	b.n	8003e0e <process_user_input+0x536>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3304      	adds	r3, #4
 8003c32:	4618      	mov	r0, r3
 8003c34:	f00b f9c8 	bl	800efc8 <atof>
 8003c38:	ec53 2b10 	vmov	r2, r3, d0
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f7fc fffa 	bl	8000c38 <__aeabi_d2f>
 8003c44:	4603      	mov	r3, r0
 8003c46:	eddf 0a21 	vldr	s1, [pc, #132]	; 8003ccc <process_user_input+0x3f4>
 8003c4a:	ee00 3a10 	vmov	s0, r3
 8003c4e:	f00f fb7d 	bl	801334c <fmaxf>
 8003c52:	eef0 7a40 	vmov.f32	s15, s0
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <process_user_input+0x3a4>)
 8003c58:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8003c5c:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <process_user_input+0x3a4>)
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fc fc99 	bl	8000598 <__aeabi_f2d>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4817      	ldr	r0, [pc, #92]	; (8003cc8 <process_user_input+0x3f0>)
 8003c6c:	f00b fe78 	bl	800f960 <iprintf>
			 break;
 8003c70:	e0cd      	b.n	8003e0e <process_user_input+0x536>
 8003c72:	bf00      	nop
 8003c74:	44fa0000 	.word	0x44fa0000
 8003c78:	42c80000 	.word	0x42c80000
 8003c7c:	20004cfc 	.word	0x20004cfc
 8003c80:	08013ec0 	.word	0x08013ec0
 8003c84:	20004dfc 	.word	0x20004dfc
 8003c88:	08013ed4 	.word	0x08013ed4
 8003c8c:	08013ee8 	.word	0x08013ee8
 8003c90:	42700000 	.word	0x42700000
 8003c94:	08013f00 	.word	0x08013f00
 8003c98:	42040000 	.word	0x42040000
 8003c9c:	08013f14 	.word	0x08013f14
 8003ca0:	08013f2c 	.word	0x08013f2c
 8003ca4:	43160000 	.word	0x43160000
 8003ca8:	08013f44 	.word	0x08013f44
 8003cac:	42200000 	.word	0x42200000
 8003cb0:	08013f5c 	.word	0x08013f5c
 8003cb4:	08013f74 	.word	0x08013f74
 8003cb8:	3a83126f 	.word	0x3a83126f
 8003cbc:	08013f88 	.word	0x08013f88
 8003cc0:	38d1b717 	.word	0x38d1b717
 8003cc4:	08013f98 	.word	0x08013f98
 8003cc8:	08013fa8 	.word	0x08013fa8
 8003ccc:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f00b f977 	bl	800efc8 <atof>
 8003cda:	ec53 2b10 	vmov	r2, r3, d0
 8003cde:	4610      	mov	r0, r2
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f7fc ffa9 	bl	8000c38 <__aeabi_d2f>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8003ccc <process_user_input+0x3f4>
 8003cec:	ee00 3a10 	vmov	s0, r3
 8003cf0:	f00f fb2c 	bl	801334c <fmaxf>
 8003cf4:	eef0 7a40 	vmov.f32	s15, s0
 8003cf8:	4b50      	ldr	r3, [pc, #320]	; (8003e3c <process_user_input+0x564>)
 8003cfa:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8003cfe:	4b4f      	ldr	r3, [pc, #316]	; (8003e3c <process_user_input+0x564>)
 8003d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fc fc48 	bl	8000598 <__aeabi_f2d>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	484c      	ldr	r0, [pc, #304]	; (8003e40 <process_user_input+0x568>)
 8003d0e:	f00b fe27 	bl	800f960 <iprintf>
			 break;
 8003d12:	e07c      	b.n	8003e0e <process_user_input+0x536>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3304      	adds	r3, #4
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f00b f955 	bl	800efc8 <atof>
 8003d1e:	ec53 2b10 	vmov	r2, r3, d0
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc ff87 	bl	8000c38 <__aeabi_d2f>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	eddf 0a45 	vldr	s1, [pc, #276]	; 8003e44 <process_user_input+0x56c>
 8003d30:	ee00 3a10 	vmov	s0, r3
 8003d34:	f00f fb0a 	bl	801334c <fmaxf>
 8003d38:	eef0 7a40 	vmov.f32	s15, s0
 8003d3c:	4b3f      	ldr	r3, [pc, #252]	; (8003e3c <process_user_input+0x564>)
 8003d3e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 P_MIN = -P_MAX;
 8003d42:	4b3e      	ldr	r3, [pc, #248]	; (8003e3c <process_user_input+0x564>)
 8003d44:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003d48:	eef1 7a67 	vneg.f32	s15, s15
 8003d4c:	4b3b      	ldr	r3, [pc, #236]	; (8003e3c <process_user_input+0x564>)
 8003d4e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("P_MAX set to %f\r\n", P_MAX);
 8003d52:	4b3a      	ldr	r3, [pc, #232]	; (8003e3c <process_user_input+0x564>)
 8003d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fc fc1e 	bl	8000598 <__aeabi_f2d>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4839      	ldr	r0, [pc, #228]	; (8003e48 <process_user_input+0x570>)
 8003d62:	f00b fdfd 	bl	800f960 <iprintf>
			 break;
 8003d66:	e052      	b.n	8003e0e <process_user_input+0x536>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f00b f92b 	bl	800efc8 <atof>
 8003d72:	ec53 2b10 	vmov	r2, r3, d0
 8003d76:	4610      	mov	r0, r2
 8003d78:	4619      	mov	r1, r3
 8003d7a:	f7fc ff5d 	bl	8000c38 <__aeabi_d2f>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	eddf 0a30 	vldr	s1, [pc, #192]	; 8003e44 <process_user_input+0x56c>
 8003d84:	ee00 3a10 	vmov	s0, r3
 8003d88:	f00f fae0 	bl	801334c <fmaxf>
 8003d8c:	eef0 7a40 	vmov.f32	s15, s0
 8003d90:	4b2a      	ldr	r3, [pc, #168]	; (8003e3c <process_user_input+0x564>)
 8003d92:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 V_MIN = -V_MAX;
 8003d96:	4b29      	ldr	r3, [pc, #164]	; (8003e3c <process_user_input+0x564>)
 8003d98:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003d9c:	eef1 7a67 	vneg.f32	s15, s15
 8003da0:	4b26      	ldr	r3, [pc, #152]	; (8003e3c <process_user_input+0x564>)
 8003da2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("V_MAX set to %f\r\n", V_MAX);
 8003da6:	4b25      	ldr	r3, [pc, #148]	; (8003e3c <process_user_input+0x564>)
 8003da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fc fbf4 	bl	8000598 <__aeabi_f2d>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	4825      	ldr	r0, [pc, #148]	; (8003e4c <process_user_input+0x574>)
 8003db6:	f00b fdd3 	bl	800f960 <iprintf>
			 break;
 8003dba:	e028      	b.n	8003e0e <process_user_input+0x536>
		 case 'o':
			 T_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f00b f901 	bl	800efc8 <atof>
 8003dc6:	ec53 2b10 	vmov	r2, r3, d0
 8003dca:	4610      	mov	r0, r2
 8003dcc:	4619      	mov	r1, r3
 8003dce:	f7fc ff33 	bl	8000c38 <__aeabi_d2f>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8003e44 <process_user_input+0x56c>
 8003dd8:	ee00 3a10 	vmov	s0, r3
 8003ddc:	f00f fab6 	bl	801334c <fmaxf>
 8003de0:	eef0 7a40 	vmov.f32	s15, s0
 8003de4:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <process_user_input+0x564>)
 8003de6:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("T_MAX set to %f\r\n", T_MAX);
 8003dea:	4b14      	ldr	r3, [pc, #80]	; (8003e3c <process_user_input+0x564>)
 8003dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fbd2 	bl	8000598 <__aeabi_f2d>
 8003df4:	4602      	mov	r2, r0
 8003df6:	460b      	mov	r3, r1
 8003df8:	4815      	ldr	r0, [pc, #84]	; (8003e50 <process_user_input+0x578>)
 8003dfa:	f00b fdb1 	bl	800f960 <iprintf>
			 break;
 8003dfe:	e006      	b.n	8003e0e <process_user_input+0x536>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3304      	adds	r3, #4
 8003e04:	4619      	mov	r1, r3
 8003e06:	4813      	ldr	r0, [pc, #76]	; (8003e54 <process_user_input+0x57c>)
 8003e08:	f00b fdaa 	bl	800f960 <iprintf>
			 break;
 8003e0c:	bf00      	nop

		 }

	 /* Write new settings to flash */
	 store_eeprom_regs();
 8003e0e:	f001 fee1 	bl	8005bd4 <store_eeprom_regs>
	 load_eeprom_regs();
 8003e12:	f001 feed 	bl	8005bf0 <load_eeprom_regs>

	 enter_setup_state();
 8003e16:	f7ff fbeb 	bl	80035f0 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	2208      	movs	r2, #8
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f00b f924 	bl	800f07c <memset>
 }
 8003e34:	bf00      	nop
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20004cfc 	.word	0x20004cfc
 8003e40:	08013fbc 	.word	0x08013fbc
 8003e44:	00000000 	.word	0x00000000
 8003e48:	08013fd0 	.word	0x08013fd0
 8003e4c:	08013fe4 	.word	0x08013fe4
 8003e50:	08013ff8 	.word	0x08013ff8
 8003e54:	0801400c 	.word	0x0801400c

08003e58 <enable_gd>:
 */
#include "gatedrive.h"
#include <stdio.h>


void enable_gd(ControllerStruct *controller){
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	//Restart PWM
	controller->isEnabled = 1;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e68:	2100      	movs	r1, #0
 8003e6a:	480d      	ldr	r0, [pc, #52]	; (8003ea0 <enable_gd+0x48>)
 8003e6c:	f008 f880 	bl	800bf70 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e70:	2104      	movs	r1, #4
 8003e72:	480b      	ldr	r0, [pc, #44]	; (8003ea0 <enable_gd+0x48>)
 8003e74:	f008 f87c 	bl	800bf70 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e78:	2108      	movs	r1, #8
 8003e7a:	4809      	ldr	r0, [pc, #36]	; (8003ea0 <enable_gd+0x48>)
 8003e7c:	f008 f878 	bl	800bf70 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e80:	2100      	movs	r1, #0
 8003e82:	4807      	ldr	r0, [pc, #28]	; (8003ea0 <enable_gd+0x48>)
 8003e84:	f009 f974 	bl	800d170 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e88:	2104      	movs	r1, #4
 8003e8a:	4805      	ldr	r0, [pc, #20]	; (8003ea0 <enable_gd+0x48>)
 8003e8c:	f009 f970 	bl	800d170 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e90:	2108      	movs	r1, #8
 8003e92:	4803      	ldr	r0, [pc, #12]	; (8003ea0 <enable_gd+0x48>)
 8003e94:	f009 f96c 	bl	800d170 <HAL_TIMEx_PWMN_Start>
}
 8003e98:	bf00      	nop
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	200050b4 	.word	0x200050b4

08003ea4 <disable_gd>:
void disable_gd(ControllerStruct *controller){
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	//Drive all gates low
	controller->isEnabled = 0;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003eb4:	4b30      	ldr	r3, [pc, #192]	; (8003f78 <disable_gd+0xd4>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003f7c <disable_gd+0xd8>
 8003ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eca:	4b2b      	ldr	r3, [pc, #172]	; (8003f78 <disable_gd+0xd4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ed2:	ee17 2a90 	vmov	r2, s15
 8003ed6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003ed8:	4b27      	ldr	r3, [pc, #156]	; (8003f78 <disable_gd+0xd4>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	ee07 3a90 	vmov	s15, r3
 8003ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee6:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003f7c <disable_gd+0xd8>
 8003eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eee:	4b22      	ldr	r3, [pc, #136]	; (8003f78 <disable_gd+0xd4>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ef6:	ee17 2a90 	vmov	r2, s15
 8003efa:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003efc:	4b1e      	ldr	r3, [pc, #120]	; (8003f78 <disable_gd+0xd4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	ee07 3a90 	vmov	s15, r3
 8003f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003f7c <disable_gd+0xd8>
 8003f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f12:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <disable_gd+0xd4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f1a:	ee17 2a90 	vmov	r2, s15
 8003f1e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(DRV_HA, GPIO_PIN_RESET );
 8003f20:	2200      	movs	r2, #0
 8003f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f2a:	f004 fd97 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HB, GPIO_PIN_RESET );
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f38:	f004 fd90 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HC, GPIO_PIN_RESET );
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f46:	f004 fd89 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LA, GPIO_PIN_RESET );
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f50:	480b      	ldr	r0, [pc, #44]	; (8003f80 <disable_gd+0xdc>)
 8003f52:	f004 fd83 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LB, GPIO_PIN_RESET );
 8003f56:	2200      	movs	r2, #0
 8003f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f60:	f004 fd7c 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LC, GPIO_PIN_RESET );
 8003f64:	2200      	movs	r2, #0
 8003f66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f6a:	4806      	ldr	r0, [pc, #24]	; (8003f84 <disable_gd+0xe0>)
 8003f6c:	f004 fd76 	bl	8008a5c <HAL_GPIO_WritePin>

}
 8003f70:	bf00      	nop
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	200050b4 	.word	0x200050b4
 8003f7c:	00000000 	.word	0x00000000
 8003f80:	48000800 	.word	0x48000800
 8003f84:	48000400 	.word	0x48000400

08003f88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	; 0x28
 8003f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f8e:	f107 0314 	add.w	r3, r7, #20
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	609a      	str	r2, [r3, #8]
 8003f9a:	60da      	str	r2, [r3, #12]
 8003f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f9e:	4b30      	ldr	r3, [pc, #192]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa2:	4a2f      	ldr	r2, [pc, #188]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003faa:	4b2d      	ldr	r3, [pc, #180]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	613b      	str	r3, [r7, #16]
 8003fb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fba:	4a29      	ldr	r2, [pc, #164]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fbc:	f043 0320 	orr.w	r3, r3, #32
 8003fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fc2:	4b27      	ldr	r3, [pc, #156]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	60fb      	str	r3, [r7, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fce:	4b24      	ldr	r3, [pc, #144]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd2:	4a23      	ldr	r2, [pc, #140]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fda:	4b21      	ldr	r3, [pc, #132]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe6:	4b1e      	ldr	r3, [pc, #120]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fea:	4a1d      	ldr	r2, [pc, #116]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003fec:	f043 0302 	orr.w	r3, r3, #2
 8003ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ff2:	4b1b      	ldr	r3, [pc, #108]	; (8004060 <MX_GPIO_Init+0xd8>)
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	607b      	str	r3, [r7, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11, GPIO_PIN_RESET);
 8003ffe:	2200      	movs	r2, #0
 8004000:	f644 0140 	movw	r1, #18496	; 0x4840
 8004004:	4817      	ldr	r0, [pc, #92]	; (8004064 <MX_GPIO_Init+0xdc>)
 8004006:	f004 fd29 	bl	8008a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800400a:	2200      	movs	r2, #0
 800400c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004010:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004014:	f004 fd22 	bl	8008a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC6 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11;
 8004018:	f644 0340 	movw	r3, #18496	; 0x4840
 800401c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800401e:	2301      	movs	r3, #1
 8004020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004022:	2300      	movs	r3, #0
 8004024:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004026:	2300      	movs	r3, #0
 8004028:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800402a:	f107 0314 	add.w	r3, r7, #20
 800402e:	4619      	mov	r1, r3
 8004030:	480c      	ldr	r0, [pc, #48]	; (8004064 <MX_GPIO_Init+0xdc>)
 8004032:	f004 fb91 	bl	8008758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800403a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800403c:	2301      	movs	r3, #1
 800403e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004040:	2300      	movs	r3, #0
 8004042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004044:	2300      	movs	r3, #0
 8004046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	4619      	mov	r1, r3
 800404e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004052:	f004 fb81 	bl	8008758 <HAL_GPIO_Init>

}
 8004056:	bf00      	nop
 8004058:	3728      	adds	r7, #40	; 0x28
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40021000 	.word	0x40021000
 8004064:	48000800 	.word	0x48000800

08004068 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800406c:	4b1e      	ldr	r3, [pc, #120]	; (80040e8 <MX_I2C1_Init+0x80>)
 800406e:	4a1f      	ldr	r2, [pc, #124]	; (80040ec <MX_I2C1_Init+0x84>)
 8004070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00802F62;
 8004072:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004074:	4a1e      	ldr	r2, [pc, #120]	; (80040f0 <MX_I2C1_Init+0x88>)
 8004076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004078:	4b1b      	ldr	r3, [pc, #108]	; (80040e8 <MX_I2C1_Init+0x80>)
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800407e:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004080:	2201      	movs	r2, #1
 8004082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004084:	4b18      	ldr	r3, [pc, #96]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004086:	2200      	movs	r2, #0
 8004088:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800408a:	4b17      	ldr	r3, [pc, #92]	; (80040e8 <MX_I2C1_Init+0x80>)
 800408c:	2200      	movs	r2, #0
 800408e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004090:	4b15      	ldr	r3, [pc, #84]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004092:	2200      	movs	r2, #0
 8004094:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004096:	4b14      	ldr	r3, [pc, #80]	; (80040e8 <MX_I2C1_Init+0x80>)
 8004098:	2200      	movs	r2, #0
 800409a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800409c:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <MX_I2C1_Init+0x80>)
 800409e:	2200      	movs	r2, #0
 80040a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040a2:	4811      	ldr	r0, [pc, #68]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040a4:	f004 fcf2 	bl	8008a8c <HAL_I2C_Init>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80040ae:	f000 fbfc 	bl	80048aa <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80040b2:	2100      	movs	r1, #0
 80040b4:	480c      	ldr	r0, [pc, #48]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040b6:	f006 fcc5 	bl	800aa44 <HAL_I2CEx_ConfigAnalogFilter>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80040c0:	f000 fbf3 	bl	80048aa <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040c4:	2100      	movs	r1, #0
 80040c6:	4808      	ldr	r0, [pc, #32]	; (80040e8 <MX_I2C1_Init+0x80>)
 80040c8:	f006 fd07 	bl	800aada <HAL_I2CEx_ConfigDigitalFilter>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040d2:	f000 fbea 	bl	80048aa <Error_Handler>
  }
  /** I2C Fast mode Plus enable
  */
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 80040d6:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <MX_I2C1_Init+0x8c>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <MX_I2C1_Init+0x8c>)
 80040dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040e0:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040e2:	bf00      	nop
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	2000041c 	.word	0x2000041c
 80040ec:	40005400 	.word	0x40005400
 80040f0:	00802f62 	.word	0x00802f62
 80040f4:	40010000 	.word	0x40010000

080040f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08a      	sub	sp, #40	; 0x28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004100:	f107 0314 	add.w	r3, r7, #20
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	60da      	str	r2, [r3, #12]
 800410e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a30      	ldr	r2, [pc, #192]	; (80041d8 <HAL_I2C_MspInit+0xe0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d159      	bne.n	80041ce <HAL_I2C_MspInit+0xd6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800411a:	4b30      	ldr	r3, [pc, #192]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 800411c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411e:	4a2f      	ldr	r2, [pc, #188]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004120:	f043 0302 	orr.w	r3, r3, #2
 8004124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004126:	4b2d      	ldr	r3, [pc, #180]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004132:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004138:	2312      	movs	r3, #18
 800413a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800413c:	2301      	movs	r3, #1
 800413e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004140:	2300      	movs	r3, #0
 8004142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004144:	2304      	movs	r3, #4
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004148:	f107 0314 	add.w	r3, r7, #20
 800414c:	4619      	mov	r1, r3
 800414e:	4824      	ldr	r0, [pc, #144]	; (80041e0 <HAL_I2C_MspInit+0xe8>)
 8004150:	f004 fb02 	bl	8008758 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004158:	4a20      	ldr	r2, [pc, #128]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 800415a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800415e:	6593      	str	r3, [r2, #88]	; 0x58
 8004160:	4b1e      	ldr	r3, [pc, #120]	; (80041dc <HAL_I2C_MspInit+0xe4>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800416e:	4a1e      	ldr	r2, [pc, #120]	; (80041e8 <HAL_I2C_MspInit+0xf0>)
 8004170:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004172:	4b1c      	ldr	r3, [pc, #112]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004174:	2210      	movs	r2, #16
 8004176:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004178:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800417a:	2200      	movs	r2, #0
 800417c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004180:	2200      	movs	r2, #0
 8004182:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004184:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004186:	2280      	movs	r2, #128	; 0x80
 8004188:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800418a:	4b16      	ldr	r3, [pc, #88]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800418c:	2200      	movs	r2, #0
 800418e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004192:	2200      	movs	r2, #0
 8004194:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004196:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 8004198:	2200      	movs	r2, #0
 800419a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800419c:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 800419e:	2200      	movs	r2, #0
 80041a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80041a2:	4810      	ldr	r0, [pc, #64]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041a4:	f003 f928 	bl	80073f8 <HAL_DMA_Init>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_I2C_MspInit+0xba>
    {
      Error_Handler();
 80041ae:	f000 fb7c 	bl	80048aa <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a0b      	ldr	r2, [pc, #44]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80041b8:	4a0a      	ldr	r2, [pc, #40]	; (80041e4 <HAL_I2C_MspInit+0xec>)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80041be:	2200      	movs	r2, #0
 80041c0:	2100      	movs	r1, #0
 80041c2:	201f      	movs	r0, #31
 80041c4:	f003 f8e3 	bl	800738e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80041c8:	201f      	movs	r0, #31
 80041ca:	f003 f8fa 	bl	80073c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80041ce:	bf00      	nop
 80041d0:	3728      	adds	r7, #40	; 0x28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40005400 	.word	0x40005400
 80041dc:	40021000 	.word	0x40021000
 80041e0:	48000400 	.word	0x48000400
 80041e4:	20000468 	.word	0x20000468
 80041e8:	40020030 	.word	0x40020030

080041ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	6039      	str	r1, [r7, #0]
 80041f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	db0a      	blt.n	8004216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	b2da      	uxtb	r2, r3
 8004204:	490c      	ldr	r1, [pc, #48]	; (8004238 <__NVIC_SetPriority+0x4c>)
 8004206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420a:	0112      	lsls	r2, r2, #4
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	440b      	add	r3, r1
 8004210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004214:	e00a      	b.n	800422c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	b2da      	uxtb	r2, r3
 800421a:	4908      	ldr	r1, [pc, #32]	; (800423c <__NVIC_SetPriority+0x50>)
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	3b04      	subs	r3, #4
 8004224:	0112      	lsls	r2, r2, #4
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	440b      	add	r3, r1
 800422a:	761a      	strb	r2, [r3, #24]
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr
 8004238:	e000e100 	.word	0xe000e100
 800423c:	e000ed00 	.word	0xe000ed00

08004240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004244:	f001 fd0b 	bl	8005c5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004248:	f000 fac4 	bl	80047d4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	HAL_Delay(100);
 800424c:	2064      	movs	r0, #100	; 0x64
 800424e:	f001 fd77 	bl	8005d40 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004252:	f7ff fe99 	bl	8003f88 <MX_GPIO_Init>
  MX_DMA_Init();
 8004256:	f7fd fcbd 	bl	8001bd4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800425a:	f001 fbff 	bl	8005a5c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800425e:	f001 fa93 	bl	8005788 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004262:	f7ff ff01 	bl	8004068 <MX_I2C1_Init>
  MX_OPAMP1_Init();
 8004266:	f000 fcc5 	bl	8004bf4 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 800426a:	f000 fcf1 	bl	8004c50 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 800426e:	f000 fd1d 	bl	8004cac <MX_OPAMP3_Init>
  MX_ADC1_Init();
 8004272:	f7fc fee9 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 8004276:	f7fc ff7f 	bl	8001178 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 800427a:	f7fd fe5b 	bl	8001f34 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
	load_eeprom_regs();
 800427e:	f001 fcb7 	bl	8005bf0 <load_eeprom_regs>
	/* Sanitize configs in case flash is empty*/
	if(E_ZERO==-1){E_ZERO = 0;}
 8004282:	4baf      	ldr	r3, [pc, #700]	; (8004540 <main+0x300>)
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428a:	d102      	bne.n	8004292 <main+0x52>
 800428c:	4bac      	ldr	r3, [pc, #688]	; (8004540 <main+0x300>)
 800428e:	2200      	movs	r2, #0
 8004290:	611a      	str	r2, [r3, #16]
	if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004292:	4bac      	ldr	r3, [pc, #688]	; (8004544 <main+0x304>)
 8004294:	edd3 7a02 	vldr	s15, [r3, #8]
 8004298:	eef4 7a67 	vcmp.f32	s15, s15
 800429c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a0:	d609      	bvs.n	80042b6 <main+0x76>
 80042a2:	4ba8      	ldr	r3, [pc, #672]	; (8004544 <main+0x304>)
 80042a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80042a8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042ac:	eef4 7a47 	vcmp.f32	s15, s14
 80042b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b4:	d102      	bne.n	80042bc <main+0x7c>
 80042b6:	4ba3      	ldr	r3, [pc, #652]	; (8004544 <main+0x304>)
 80042b8:	4aa3      	ldr	r2, [pc, #652]	; (8004548 <main+0x308>)
 80042ba:	609a      	str	r2, [r3, #8]
	if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 80042bc:	4ba1      	ldr	r3, [pc, #644]	; (8004544 <main+0x304>)
 80042be:	edd3 7a03 	vldr	s15, [r3, #12]
 80042c2:	eef4 7a67 	vcmp.f32	s15, s15
 80042c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ca:	d609      	bvs.n	80042e0 <main+0xa0>
 80042cc:	4b9d      	ldr	r3, [pc, #628]	; (8004544 <main+0x304>)
 80042ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80042d2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042d6:	eef4 7a47 	vcmp.f32	s15, s14
 80042da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042de:	d102      	bne.n	80042e6 <main+0xa6>
 80042e0:	4b98      	ldr	r3, [pc, #608]	; (8004544 <main+0x304>)
 80042e2:	4a9a      	ldr	r2, [pc, #616]	; (800454c <main+0x30c>)
 80042e4:	60da      	str	r2, [r3, #12]
	if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 80042e6:	4b97      	ldr	r3, [pc, #604]	; (8004544 <main+0x304>)
 80042e8:	edd3 7a06 	vldr	s15, [r3, #24]
 80042ec:	eef4 7a67 	vcmp.f32	s15, s15
 80042f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f4:	d609      	bvs.n	800430a <main+0xca>
 80042f6:	4b93      	ldr	r3, [pc, #588]	; (8004544 <main+0x304>)
 80042f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80042fc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004300:	eef4 7a47 	vcmp.f32	s15, s14
 8004304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004308:	d103      	bne.n	8004312 <main+0xd2>
 800430a:	4b8e      	ldr	r3, [pc, #568]	; (8004544 <main+0x304>)
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	619a      	str	r2, [r3, #24]
	if(CAN_ID==-1){CAN_ID = 1;}
 8004312:	4b8b      	ldr	r3, [pc, #556]	; (8004540 <main+0x300>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431a:	d102      	bne.n	8004322 <main+0xe2>
 800431c:	4b88      	ldr	r3, [pc, #544]	; (8004540 <main+0x300>)
 800431e:	2201      	movs	r2, #1
 8004320:	605a      	str	r2, [r3, #4]
	if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004322:	4b87      	ldr	r3, [pc, #540]	; (8004540 <main+0x300>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432a:	d102      	bne.n	8004332 <main+0xf2>
 800432c:	4b84      	ldr	r3, [pc, #528]	; (8004540 <main+0x300>)
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]
	if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 0;}
 8004332:	4b83      	ldr	r3, [pc, #524]	; (8004540 <main+0x300>)
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433a:	d102      	bne.n	8004342 <main+0x102>
 800433c:	4b80      	ldr	r3, [pc, #512]	; (8004540 <main+0x300>)
 800433e:	2200      	movs	r2, #0
 8004340:	60da      	str	r2, [r3, #12]
	if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004342:	4b80      	ldr	r3, [pc, #512]	; (8004544 <main+0x304>)
 8004344:	edd3 7a07 	vldr	s15, [r3, #28]
 8004348:	eef4 7a67 	vcmp.f32	s15, s15
 800434c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004350:	d609      	bvs.n	8004366 <main+0x126>
 8004352:	4b7c      	ldr	r3, [pc, #496]	; (8004544 <main+0x304>)
 8004354:	edd3 7a07 	vldr	s15, [r3, #28]
 8004358:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800435c:	eef4 7a47 	vcmp.f32	s15, s14
 8004360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004364:	d103      	bne.n	800436e <main+0x12e>
 8004366:	4b77      	ldr	r3, [pc, #476]	; (8004544 <main+0x304>)
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	61da      	str	r2, [r3, #28]
	if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 800436e:	4b75      	ldr	r3, [pc, #468]	; (8004544 <main+0x304>)
 8004370:	edd3 7a08 	vldr	s15, [r3, #32]
 8004374:	eef4 7a67 	vcmp.f32	s15, s15
 8004378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437c:	d609      	bvs.n	8004392 <main+0x152>
 800437e:	4b71      	ldr	r3, [pc, #452]	; (8004544 <main+0x304>)
 8004380:	edd3 7a08 	vldr	s15, [r3, #32]
 8004384:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004388:	eef4 7a47 	vcmp.f32	s15, s14
 800438c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004390:	d102      	bne.n	8004398 <main+0x158>
 8004392:	4b6c      	ldr	r3, [pc, #432]	; (8004544 <main+0x304>)
 8004394:	4a6e      	ldr	r2, [pc, #440]	; (8004550 <main+0x310>)
 8004396:	621a      	str	r2, [r3, #32]
	if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004398:	4b6a      	ldr	r3, [pc, #424]	; (8004544 <main+0x304>)
 800439a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800439e:	eef4 7a67 	vcmp.f32	s15, s15
 80043a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a6:	d609      	bvs.n	80043bc <main+0x17c>
 80043a8:	4b66      	ldr	r3, [pc, #408]	; (8004544 <main+0x304>)
 80043aa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80043ae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043b2:	eef4 7a47 	vcmp.f32	s15, s14
 80043b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ba:	d102      	bne.n	80043c2 <main+0x182>
 80043bc:	4b61      	ldr	r3, [pc, #388]	; (8004544 <main+0x304>)
 80043be:	4a65      	ldr	r2, [pc, #404]	; (8004554 <main+0x314>)
 80043c0:	625a      	str	r2, [r3, #36]	; 0x24
	if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 80043c2:	4b60      	ldr	r3, [pc, #384]	; (8004544 <main+0x304>)
 80043c4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80043c8:	eef4 7a67 	vcmp.f32	s15, s15
 80043cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d0:	d609      	bvs.n	80043e6 <main+0x1a6>
 80043d2:	4b5c      	ldr	r3, [pc, #368]	; (8004544 <main+0x304>)
 80043d4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80043d8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043dc:	eef4 7a47 	vcmp.f32	s15, s14
 80043e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043e4:	d102      	bne.n	80043ec <main+0x1ac>
 80043e6:	4b57      	ldr	r3, [pc, #348]	; (8004544 <main+0x304>)
 80043e8:	4a5b      	ldr	r2, [pc, #364]	; (8004558 <main+0x318>)
 80043ea:	641a      	str	r2, [r3, #64]	; 0x40
	if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 80043ec:	4b55      	ldr	r3, [pc, #340]	; (8004544 <main+0x304>)
 80043ee:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80043f2:	eef4 7a67 	vcmp.f32	s15, s15
 80043f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043fa:	d609      	bvs.n	8004410 <main+0x1d0>
 80043fc:	4b51      	ldr	r3, [pc, #324]	; (8004544 <main+0x304>)
 80043fe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004402:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004406:	eef4 7a47 	vcmp.f32	s15, s14
 800440a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800440e:	d102      	bne.n	8004416 <main+0x1d6>
 8004410:	4b4c      	ldr	r3, [pc, #304]	; (8004544 <main+0x304>)
 8004412:	4a52      	ldr	r2, [pc, #328]	; (800455c <main+0x31c>)
 8004414:	629a      	str	r2, [r3, #40]	; 0x28
	if(isnan(GR) || GR==-1){GR = 1.0f;}
 8004416:	4b4b      	ldr	r3, [pc, #300]	; (8004544 <main+0x304>)
 8004418:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800441c:	eef4 7a67 	vcmp.f32	s15, s15
 8004420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004424:	d609      	bvs.n	800443a <main+0x1fa>
 8004426:	4b47      	ldr	r3, [pc, #284]	; (8004544 <main+0x304>)
 8004428:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800442c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004430:	eef4 7a47 	vcmp.f32	s15, s14
 8004434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004438:	d103      	bne.n	8004442 <main+0x202>
 800443a:	4b42      	ldr	r3, [pc, #264]	; (8004544 <main+0x304>)
 800443c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004440:	63da      	str	r2, [r3, #60]	; 0x3c
	if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004442:	4b40      	ldr	r3, [pc, #256]	; (8004544 <main+0x304>)
 8004444:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004448:	eef4 7a67 	vcmp.f32	s15, s15
 800444c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004450:	d609      	bvs.n	8004466 <main+0x226>
 8004452:	4b3c      	ldr	r3, [pc, #240]	; (8004544 <main+0x304>)
 8004454:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004458:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800445c:	eef4 7a47 	vcmp.f32	s15, s14
 8004460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004464:	d103      	bne.n	800446e <main+0x22e>
 8004466:	4b37      	ldr	r3, [pc, #220]	; (8004544 <main+0x304>)
 8004468:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800446c:	631a      	str	r2, [r3, #48]	; 0x30
	if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 800446e:	4b35      	ldr	r3, [pc, #212]	; (8004544 <main+0x304>)
 8004470:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004474:	eef4 7a67 	vcmp.f32	s15, s15
 8004478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800447c:	d609      	bvs.n	8004492 <main+0x252>
 800447e:	4b31      	ldr	r3, [pc, #196]	; (8004544 <main+0x304>)
 8004480:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004484:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004488:	eef4 7a47 	vcmp.f32	s15, s14
 800448c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004490:	d102      	bne.n	8004498 <main+0x258>
 8004492:	4b2c      	ldr	r3, [pc, #176]	; (8004544 <main+0x304>)
 8004494:	4a32      	ldr	r2, [pc, #200]	; (8004560 <main+0x320>)
 8004496:	655a      	str	r2, [r3, #84]	; 0x54
	if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 8004498:	4b2a      	ldr	r3, [pc, #168]	; (8004544 <main+0x304>)
 800449a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800449e:	eef4 7a67 	vcmp.f32	s15, s15
 80044a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a6:	d609      	bvs.n	80044bc <main+0x27c>
 80044a8:	4b26      	ldr	r3, [pc, #152]	; (8004544 <main+0x304>)
 80044aa:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80044ae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80044b2:	eef4 7a47 	vcmp.f32	s15, s14
 80044b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ba:	d102      	bne.n	80044c2 <main+0x282>
 80044bc:	4b21      	ldr	r3, [pc, #132]	; (8004544 <main+0x304>)
 80044be:	4a26      	ldr	r2, [pc, #152]	; (8004558 <main+0x318>)
 80044c0:	659a      	str	r2, [r3, #88]	; 0x58
	if(isnan(P_MAX)){P_MAX = 12.5f;}
 80044c2:	4b20      	ldr	r3, [pc, #128]	; (8004544 <main+0x304>)
 80044c4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80044c8:	eef4 7a67 	vcmp.f32	s15, s15
 80044cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d0:	d702      	bvc.n	80044d8 <main+0x298>
 80044d2:	4b1c      	ldr	r3, [pc, #112]	; (8004544 <main+0x304>)
 80044d4:	4a23      	ldr	r2, [pc, #140]	; (8004564 <main+0x324>)
 80044d6:	649a      	str	r2, [r3, #72]	; 0x48
	if(isnan(P_MIN)){P_MIN = -12.5f;}
 80044d8:	4b1a      	ldr	r3, [pc, #104]	; (8004544 <main+0x304>)
 80044da:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044de:	eef4 7a67 	vcmp.f32	s15, s15
 80044e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044e6:	d702      	bvc.n	80044ee <main+0x2ae>
 80044e8:	4b16      	ldr	r3, [pc, #88]	; (8004544 <main+0x304>)
 80044ea:	4a1f      	ldr	r2, [pc, #124]	; (8004568 <main+0x328>)
 80044ec:	645a      	str	r2, [r3, #68]	; 0x44
	if(isnan(V_MAX)){V_MAX = 200.0f;}
 80044ee:	4b15      	ldr	r3, [pc, #84]	; (8004544 <main+0x304>)
 80044f0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80044f4:	eef4 7a67 	vcmp.f32	s15, s15
 80044f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fc:	d702      	bvc.n	8004504 <main+0x2c4>
 80044fe:	4b11      	ldr	r3, [pc, #68]	; (8004544 <main+0x304>)
 8004500:	4a1a      	ldr	r2, [pc, #104]	; (800456c <main+0x32c>)
 8004502:	651a      	str	r2, [r3, #80]	; 0x50
	if(isnan(V_MIN)){V_MIN = -200.0f;}
 8004504:	4b0f      	ldr	r3, [pc, #60]	; (8004544 <main+0x304>)
 8004506:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800450a:	eef4 7a67 	vcmp.f32	s15, s15
 800450e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004512:	d702      	bvc.n	800451a <main+0x2da>
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <main+0x304>)
 8004516:	4a16      	ldr	r2, [pc, #88]	; (8004570 <main+0x330>)
 8004518:	64da      	str	r2, [r3, #76]	; 0x4c
	if(isnan(MECH_ZERO)){MECH_ZERO = 0.0f;}
 800451a:	4b0a      	ldr	r3, [pc, #40]	; (8004544 <main+0x304>)
 800451c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004520:	eef4 7a67 	vcmp.f32	s15, s15
 8004524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004528:	d703      	bvc.n	8004532 <main+0x2f2>
 800452a:	4b06      	ldr	r3, [pc, #24]	; (8004544 <main+0x304>)
 800452c:	f04f 0200 	mov.w	r2, #0
 8004530:	65da      	str	r2, [r3, #92]	; 0x5c
	if(isnan(T_MAX)){T_MAX = 10.0f;}
 8004532:	4b04      	ldr	r3, [pc, #16]	; (8004544 <main+0x304>)
 8004534:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004538:	eef4 7a67 	vcmp.f32	s15, s15
 800453c:	e01a      	b.n	8004574 <main+0x334>
 800453e:	bf00      	nop
 8004540:	20004dfc 	.word	0x20004dfc
 8004544:	20004cfc 	.word	0x20004cfc
 8004548:	447a0000 	.word	0x447a0000
 800454c:	42200000 	.word	0x42200000
 8004550:	42fa0000 	.word	0x42fa0000
 8004554:	41600000 	.word	0x41600000
 8004558:	40a00000 	.word	0x40a00000
 800455c:	41a80000 	.word	0x41a80000
 8004560:	43fa0000 	.word	0x43fa0000
 8004564:	41480000 	.word	0x41480000
 8004568:	c1480000 	.word	0xc1480000
 800456c:	43480000 	.word	0x43480000
 8004570:	c3480000 	.word	0xc3480000
 8004574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004578:	d702      	bvc.n	8004580 <main+0x340>
 800457a:	4b76      	ldr	r3, [pc, #472]	; (8004754 <main+0x514>)
 800457c:	4a76      	ldr	r2, [pc, #472]	; (8004758 <main+0x518>)
 800457e:	661a      	str	r2, [r3, #96]	; 0x60

	printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	4b75      	ldr	r3, [pc, #468]	; (800475c <main+0x51c>)
 8004586:	4876      	ldr	r0, [pc, #472]	; (8004760 <main+0x520>)
 8004588:	f00b f9ea 	bl	800f960 <iprintf>
	/* Controller Setup */
	init_controller_params(&controller);
 800458c:	4875      	ldr	r0, [pc, #468]	; (8004764 <main+0x524>)
 800458e:	f7fe fa2b 	bl	80029e8 <init_controller_params>

	/* calibration "encoder" zeroing */
	memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8004592:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8004596:	2100      	movs	r1, #0
 8004598:	4873      	ldr	r0, [pc, #460]	; (8004768 <main+0x528>)
 800459a:	f00a fd6f 	bl	800f07c <memset>

	/* commutation encoder setup */
	comm_encoder.e_zero = E_ZERO;
 800459e:	4b73      	ldr	r3, [pc, #460]	; (800476c <main+0x52c>)
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	4a73      	ldr	r2, [pc, #460]	; (8004770 <main+0x530>)
 80045a4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	comm_encoder.ppairs = PPAIRS;
 80045a8:	4b6a      	ldr	r3, [pc, #424]	; (8004754 <main+0x514>)
 80045aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ac:	4a70      	ldr	r2, [pc, #448]	; (8004770 <main+0x530>)
 80045ae:	6553      	str	r3, [r2, #84]	; 0x54
	comm_encoder.mech_zero = MECH_ZERO;
 80045b0:	4b68      	ldr	r3, [pc, #416]	; (8004754 <main+0x514>)
 80045b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b4:	4a6e      	ldr	r2, [pc, #440]	; (8004770 <main+0x530>)
 80045b6:	f8c2 31b4 	str.w	r3, [r2, #436]	; 0x1b4
	ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 80045ba:	2164      	movs	r1, #100	; 0x64
 80045bc:	486c      	ldr	r0, [pc, #432]	; (8004770 <main+0x530>)
 80045be:	f000 fc19 	bl	8004df4 <ps_warmup>
	ps_sample(&comm_encoder, DT);
 80045c2:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 8004774 <main+0x534>
 80045c6:	486a      	ldr	r0, [pc, #424]	; (8004770 <main+0x530>)
 80045c8:	f000 fc6c 	bl	8004ea4 <ps_sample>
	ps_sample(&comm_encoder, DT);
 80045cc:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8004774 <main+0x534>
 80045d0:	4867      	ldr	r0, [pc, #412]	; (8004770 <main+0x530>)
 80045d2:	f000 fc67 	bl	8004ea4 <ps_sample>
	ps_sample(&comm_encoder, DT);
 80045d6:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8004774 <main+0x534>
 80045da:	4865      	ldr	r0, [pc, #404]	; (8004770 <main+0x530>)
 80045dc:	f000 fc62 	bl	8004ea4 <ps_sample>
	if(comm_encoder.angle_multiturn[0]>PI_F){
 80045e0:	4b63      	ldr	r3, [pc, #396]	; (8004770 <main+0x530>)
 80045e2:	edd3 7a03 	vldr	s15, [r3, #12]
 80045e6:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8004778 <main+0x538>
 80045ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f2:	dd12      	ble.n	800461a <main+0x3da>
	comm_encoder.angle_multiturn[0]-=TWO_PI_F;
 80045f4:	4b5e      	ldr	r3, [pc, #376]	; (8004770 <main+0x530>)
 80045f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80045fa:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800477c <main+0x53c>
 80045fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004602:	4b5b      	ldr	r3, [pc, #364]	; (8004770 <main+0x530>)
 8004604:	edc3 7a03 	vstr	s15, [r3, #12]
	comm_encoder.turns--;
 8004608:	4b59      	ldr	r3, [pc, #356]	; (8004770 <main+0x530>)
 800460a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800460c:	3b01      	subs	r3, #1
 800460e:	4a58      	ldr	r2, [pc, #352]	; (8004770 <main+0x530>)
 8004610:	66d3      	str	r3, [r2, #108]	; 0x6c
	printf("Added\r\n");
 8004612:	485b      	ldr	r0, [pc, #364]	; (8004780 <main+0x540>)
 8004614:	f00b fa2a 	bl	800fa6c <puts>
 8004618:	e01b      	b.n	8004652 <main+0x412>
	}
	else if(comm_encoder.angle_multiturn[0]<-PI_F){
 800461a:	4b55      	ldr	r3, [pc, #340]	; (8004770 <main+0x530>)
 800461c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004620:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8004784 <main+0x544>
 8004624:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800462c:	d511      	bpl.n	8004652 <main+0x412>
	comm_encoder.angle_multiturn[0] += TWO_PI_F;
 800462e:	4b50      	ldr	r3, [pc, #320]	; (8004770 <main+0x530>)
 8004630:	edd3 7a03 	vldr	s15, [r3, #12]
 8004634:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800477c <main+0x53c>
 8004638:	ee77 7a87 	vadd.f32	s15, s15, s14
 800463c:	4b4c      	ldr	r3, [pc, #304]	; (8004770 <main+0x530>)
 800463e:	edc3 7a03 	vstr	s15, [r3, #12]
	comm_encoder.turns++;
 8004642:	4b4b      	ldr	r3, [pc, #300]	; (8004770 <main+0x530>)
 8004644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004646:	3301      	adds	r3, #1
 8004648:	4a49      	ldr	r2, [pc, #292]	; (8004770 <main+0x530>)
 800464a:	66d3      	str	r3, [r2, #108]	; 0x6c
	printf("Subtracted\r\n");
 800464c:	484e      	ldr	r0, [pc, #312]	; (8004788 <main+0x548>)
 800464e:	f00b fa0d 	bl	800fa6c <puts>
	}


	if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
	else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
 8004652:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004656:	2100      	movs	r1, #0
 8004658:	484c      	ldr	r0, [pc, #304]	; (800478c <main+0x54c>)
 800465a:	f00a fd0f 	bl	800f07c <memset>

	/* Turn on ADCs */
	HAL_OPAMP_Start(&hopamp1);
 800465e:	484c      	ldr	r0, [pc, #304]	; (8004790 <main+0x550>)
 8004660:	f006 fb58 	bl	800ad14 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp2);
 8004664:	484b      	ldr	r0, [pc, #300]	; (8004794 <main+0x554>)
 8004666:	f006 fb55 	bl	800ad14 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp3);
 800466a:	484b      	ldr	r0, [pc, #300]	; (8004798 <main+0x558>)
 800466c:	f006 fb52 	bl	800ad14 <HAL_OPAMP_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller.ADC1_Val, 2);
 8004670:	2202      	movs	r2, #2
 8004672:	494a      	ldr	r1, [pc, #296]	; (800479c <main+0x55c>)
 8004674:	484a      	ldr	r0, [pc, #296]	; (80047a0 <main+0x560>)
 8004676:	f001 ff2d 	bl	80064d4 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller.ADC2_Val, 2);
 800467a:	2202      	movs	r2, #2
 800467c:	4949      	ldr	r1, [pc, #292]	; (80047a4 <main+0x564>)
 800467e:	484a      	ldr	r0, [pc, #296]	; (80047a8 <main+0x568>)
 8004680:	f001 ff28 	bl	80064d4 <HAL_ADC_Start_DMA>

	disable_gd(&controller);
 8004684:	4837      	ldr	r0, [pc, #220]	; (8004764 <main+0x524>)
 8004686:	f7ff fc0d 	bl	8003ea4 <disable_gd>
	HAL_Delay(10);
 800468a:	200a      	movs	r0, #10
 800468c:	f001 fb58 	bl	8005d40 <HAL_Delay>

	zero_current(&controller);
 8004690:	4834      	ldr	r0, [pc, #208]	; (8004764 <main+0x524>)
 8004692:	f7fe f957 	bl	8002944 <zero_current>
	HAL_Delay(100);
 8004696:	2064      	movs	r0, #100	; 0x64
 8004698:	f001 fb52 	bl	8005d40 <HAL_Delay>
	printf("ADC A OFFSET: %d     ADC B OFFSET: %d     ADC C OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset, controller.adc_c_offset);
 800469c:	4b31      	ldr	r3, [pc, #196]	; (8004764 <main+0x524>)
 800469e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80046a2:	4b30      	ldr	r3, [pc, #192]	; (8004764 <main+0x524>)
 80046a4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80046a8:	4b2e      	ldr	r3, [pc, #184]	; (8004764 <main+0x524>)
 80046aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046ae:	483f      	ldr	r0, [pc, #252]	; (80047ac <main+0x56c>)
 80046b0:	f00b f956 	bl	800f960 <iprintf>
	printf("Vbus: %f\r\n",controller.v_bus);
 80046b4:	4b2b      	ldr	r3, [pc, #172]	; (8004764 <main+0x524>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fb ff6d 	bl	8000598 <__aeabi_f2d>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	483b      	ldr	r0, [pc, #236]	; (80047b0 <main+0x570>)
 80046c4:	f00b f94c 	bl	800f960 <iprintf>
	/* Turn on PWM */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80046c8:	2100      	movs	r1, #0
 80046ca:	483a      	ldr	r0, [pc, #232]	; (80047b4 <main+0x574>)
 80046cc:	f007 fc50 	bl	800bf70 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80046d0:	2104      	movs	r1, #4
 80046d2:	4838      	ldr	r0, [pc, #224]	; (80047b4 <main+0x574>)
 80046d4:	f007 fc4c 	bl	800bf70 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80046d8:	2108      	movs	r1, #8
 80046da:	4836      	ldr	r0, [pc, #216]	; (80047b4 <main+0x574>)
 80046dc:	f007 fc48 	bl	800bf70 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80046e0:	2100      	movs	r1, #0
 80046e2:	4834      	ldr	r0, [pc, #208]	; (80047b4 <main+0x574>)
 80046e4:	f008 fd44 	bl	800d170 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80046e8:	2104      	movs	r1, #4
 80046ea:	4832      	ldr	r0, [pc, #200]	; (80047b4 <main+0x574>)
 80046ec:	f008 fd40 	bl	800d170 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80046f0:	2108      	movs	r1, #8
 80046f2:	4830      	ldr	r0, [pc, #192]	; (80047b4 <main+0x574>)
 80046f4:	f008 fd3c 	bl	800d170 <HAL_TIMEx_PWMN_Start>

	disable_gd(&controller);
 80046f8:	481a      	ldr	r0, [pc, #104]	; (8004764 <main+0x524>)
 80046fa:	f7ff fbd3 	bl	8003ea4 <disable_gd>

	/* CAN setup */
	HAL_GPIO_WritePin(CAN_SHDWN, GPIO_PIN_RESET); //Enable CAN
 80046fe:	2200      	movs	r2, #0
 8004700:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004704:	482c      	ldr	r0, [pc, #176]	; (80047b8 <main+0x578>)
 8004706:	f004 f9a9 	bl	8008a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_TERM, GPIO_PIN_RESET ); //Disable CAN termination resistor
 800470a:	2200      	movs	r2, #0
 800470c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004710:	4829      	ldr	r0, [pc, #164]	; (80047b8 <main+0x578>)
 8004712:	f004 f9a3 	bl	8008a5c <HAL_GPIO_WritePin>


	can_rx_init(&can_rx);
 8004716:	4829      	ldr	r0, [pc, #164]	; (80047bc <main+0x57c>)
 8004718:	f7fd fcb4 	bl	8002084 <can_rx_init>
	can_tx_init(&can_tx);
 800471c:	4828      	ldr	r0, [pc, #160]	; (80047c0 <main+0x580>)
 800471e:	f7fd fce1 	bl	80020e4 <can_tx_init>

	HAL_FDCAN_Start(&CAN_H); //start CAN
 8004722:	4828      	ldr	r0, [pc, #160]	; (80047c4 <main+0x584>)
 8004724:	f003 fb8d 	bl	8007e42 <HAL_FDCAN_Start>

	/* Set Interrupt Priorities */
	NVIC_SetPriority(PWM_ISR, 1);
 8004728:	2101      	movs	r1, #1
 800472a:	2019      	movs	r0, #25
 800472c:	f7ff fd5e 	bl	80041ec <__NVIC_SetPriority>

	/* Start the FSM */
	state.state = MENU_MODE;
 8004730:	4b25      	ldr	r3, [pc, #148]	; (80047c8 <main+0x588>)
 8004732:	2200      	movs	r2, #0
 8004734:	701a      	strb	r2, [r3, #0]
	state.next_state = MENU_MODE;
 8004736:	4b24      	ldr	r3, [pc, #144]	; (80047c8 <main+0x588>)
 8004738:	2200      	movs	r2, #0
 800473a:	705a      	strb	r2, [r3, #1]
	state.ready = 1;
 800473c:	4b22      	ldr	r3, [pc, #136]	; (80047c8 <main+0x588>)
 800473e:	2201      	movs	r2, #1
 8004740:	70da      	strb	r2, [r3, #3]

	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004742:	2201      	movs	r2, #1
 8004744:	4921      	ldr	r1, [pc, #132]	; (80047cc <main+0x58c>)
 8004746:	4822      	ldr	r0, [pc, #136]	; (80047d0 <main+0x590>)
 8004748:	f009 f84c 	bl	800d7e4 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim1);
 800474c:	4819      	ldr	r0, [pc, #100]	; (80047b4 <main+0x574>)
 800474e:	f007 fb43 	bl	800bdd8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004752:	e7fe      	b.n	8004752 <main+0x512>
 8004754:	20004cfc 	.word	0x20004cfc
 8004758:	41200000 	.word	0x41200000
 800475c:	3ff00000 	.word	0x3ff00000
 8004760:	08014034 	.word	0x08014034
 8004764:	200004c8 	.word	0x200004c8
 8004768:	20004ac4 	.word	0x20004ac4
 800476c:	20004dfc 	.word	0x20004dfc
 8004770:	200007e0 	.word	0x200007e0
 8004774:	388bcf64 	.word	0x388bcf64
 8004778:	40490fdb 	.word	0x40490fdb
 800477c:	40c90fdb 	.word	0x40c90fdb
 8004780:	08014058 	.word	0x08014058
 8004784:	c0490fdb 	.word	0xc0490fdb
 8004788:	08014060 	.word	0x08014060
 800478c:	20000890 	.word	0x20000890
 8004790:	20004ffc 	.word	0x20004ffc
 8004794:	20005038 	.word	0x20005038
 8004798:	20005074 	.word	0x20005074
 800479c:	200007c0 	.word	0x200007c0
 80047a0:	2000021c 	.word	0x2000021c
 80047a4:	200007c6 	.word	0x200007c6
 80047a8:	20000288 	.word	0x20000288
 80047ac:	0801406c 	.word	0x0801406c
 80047b0:	080140ac 	.word	0x080140ac
 80047b4:	200050b4 	.word	0x200050b4
 80047b8:	48000800 	.word	0x48000800
 80047bc:	20004cac 	.word	0x20004cac
 80047c0:	20004c80 	.word	0x20004c80
 80047c4:	200003b8 	.word	0x200003b8
 80047c8:	200007d0 	.word	0x200007d0
 80047cc:	20004cf8 	.word	0x20004cf8
 80047d0:	20005100 	.word	0x20005100

080047d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b0a4      	sub	sp, #144	; 0x90
 80047d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80047de:	2238      	movs	r2, #56	; 0x38
 80047e0:	2100      	movs	r1, #0
 80047e2:	4618      	mov	r0, r3
 80047e4:	f00a fc4a 	bl	800f07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]
 80047f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047f8:	463b      	mov	r3, r7
 80047fa:	2244      	movs	r2, #68	; 0x44
 80047fc:	2100      	movs	r1, #0
 80047fe:	4618      	mov	r0, r3
 8004800:	f00a fc3c 	bl	800f07c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004804:	2000      	movs	r0, #0
 8004806:	f006 fab7 	bl	800ad78 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800480a:	2301      	movs	r3, #1
 800480c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800480e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004812:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004814:	2302      	movs	r3, #2
 8004816:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004818:	2303      	movs	r3, #3
 800481a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800481c:	2302      	movs	r3, #2
 800481e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8004820:	2354      	movs	r3, #84	; 0x54
 8004822:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004826:	2302      	movs	r3, #2
 8004828:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800482c:	2302      	movs	r3, #2
 800482e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004832:	2302      	movs	r3, #2
 8004834:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004838:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800483c:	4618      	mov	r0, r3
 800483e:	f006 fb4f 	bl	800aee0 <HAL_RCC_OscConfig>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004848:	f000 f82f 	bl	80048aa <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800484c:	230f      	movs	r3, #15
 800484e:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004850:	2303      	movs	r3, #3
 8004852:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004854:	2300      	movs	r3, #0
 8004856:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004858:	2300      	movs	r3, #0
 800485a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800485c:	2300      	movs	r3, #0
 800485e:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004860:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004864:	2104      	movs	r1, #4
 8004866:	4618      	mov	r0, r3
 8004868:	f006 fe52 	bl	800b510 <HAL_RCC_ClockConfig>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8004872:	f000 f81a 	bl	80048aa <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8004876:	f249 0342 	movw	r3, #36930	; 0x9042
 800487a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800487c:	2300      	movs	r3, #0
 800487e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004880:	2300      	movs	r3, #0
 8004882:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004884:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004888:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800488a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800488e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004890:	463b      	mov	r3, r7
 8004892:	4618      	mov	r0, r3
 8004894:	f007 f858 	bl	800b948 <HAL_RCCEx_PeriphCLKConfig>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 800489e:	f000 f804 	bl	80048aa <Error_Handler>
  }
}
 80048a2:	bf00      	nop
 80048a4:	3790      	adds	r7, #144	; 0x90
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80048aa:	b480      	push	{r7}
 80048ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80048ae:	b672      	cpsid	i
}
 80048b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80048b2:	e7fe      	b.n	80048b2 <Error_Handler+0x8>

080048b4 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80048be:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 80048c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80048c6:	edd7 7a00 	vldr	s15, [r7]
 80048ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d2:	dd01      	ble.n	80048d8 <fast_fmaxf+0x24>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	e000      	b.n	80048da <fast_fmaxf+0x26>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	ee07 3a90 	vmov	s15, r3
    }
 80048de:	eeb0 0a67 	vmov.f32	s0, s15
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <fast_fminf>:

float fast_fminf(float x, float y){
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80048f6:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 80048fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80048fe:	edd7 7a00 	vldr	s15, [r7]
 8004902:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800490a:	d501      	bpl.n	8004910 <fast_fminf+0x24>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	e000      	b.n	8004912 <fast_fminf+0x26>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	ee07 3a90 	vmov	s15, r3
    }
 8004916:	eeb0 0a67 	vmov.f32	s0, s15
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	ed87 0a03 	vstr	s0, [r7, #12]
 800492e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004932:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8004936:	ed97 7a03 	vldr	s14, [r7, #12]
 800493a:	edd7 7a02 	vldr	s15, [r7, #8]
 800493e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004946:	dd0c      	ble.n	8004962 <fmaxf3+0x3e>
 8004948:	ed97 7a03 	vldr	s14, [r7, #12]
 800494c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004950:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004958:	dd01      	ble.n	800495e <fmaxf3+0x3a>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	e00d      	b.n	800497a <fmaxf3+0x56>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	e00b      	b.n	800497a <fmaxf3+0x56>
 8004962:	ed97 7a02 	vldr	s14, [r7, #8]
 8004966:	edd7 7a01 	vldr	s15, [r7, #4]
 800496a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800496e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004972:	dd01      	ble.n	8004978 <fmaxf3+0x54>
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	e000      	b.n	800497a <fmaxf3+0x56>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	ee07 3a90 	vmov	s15, r3
    }
 800497e:	eeb0 0a67 	vmov.f32	s0, s15
 8004982:	3714      	adds	r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <fminf3>:

float fminf3(float x, float y, float z){
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	ed87 0a03 	vstr	s0, [r7, #12]
 8004996:	edc7 0a02 	vstr	s1, [r7, #8]
 800499a:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 800499e:	ed97 7a03 	vldr	s14, [r7, #12]
 80049a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80049a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ae:	d50c      	bpl.n	80049ca <fminf3+0x3e>
 80049b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80049b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80049b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c0:	d501      	bpl.n	80049c6 <fminf3+0x3a>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	e00d      	b.n	80049e2 <fminf3+0x56>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	e00b      	b.n	80049e2 <fminf3+0x56>
 80049ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80049ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80049d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049da:	d501      	bpl.n	80049e0 <fminf3+0x54>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	e000      	b.n	80049e2 <fminf3+0x56>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	ee07 3a90 	vmov	s15, r3
    }
 80049e6:	eeb0 0a67 	vmov.f32	s0, s15
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	ed93 7a00 	vldr	s14, [r3]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	edd3 7a00 	vldr	s15, [r3]
 8004a0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	edd3 6a00 	vldr	s13, [r3]
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	edd3 7a00 	vldr	s15, [r3]
 8004a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a26:	eeb0 0a67 	vmov.f32	s0, s15
 8004a2a:	f00e fd49 	bl	80134c0 <sqrtf>
 8004a2e:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8004a32:	ed97 7a05 	vldr	s14, [r7, #20]
 8004a36:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a42:	dc00      	bgt.n	8004a46 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004a44:	e01b      	b.n	8004a7e <limit_norm+0x8a>
        *x = *x * limit/norm;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	ed93 7a00 	vldr	s14, [r3]
 8004a4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a50:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004a54:	ed97 7a05 	vldr	s14, [r7, #20]
 8004a58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	ed93 7a00 	vldr	s14, [r3]
 8004a68:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a6c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004a70:	ed97 7a05 	vldr	s14, [r7, #20]
 8004a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	edc3 7a00 	vstr	s15, [r3]
    }
 8004a7e:	bf00      	nop
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	ed87 0a03 	vstr	s0, [r7, #12]
 8004a90:	edc7 0a02 	vstr	s1, [r7, #8]
 8004a94:	ed87 1a01 	vstr	s2, [r7, #4]
 8004a98:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 8004a9a:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aa6:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 8004aae:	ed97 7a03 	vldr	s14, [r7, #12]
 8004ab2:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004aba:	2201      	movs	r2, #1
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	ee07 3a90 	vmov	s15, r3
 8004ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004acc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004ad0:	ed97 7a05 	vldr	s14, [r7, #20]
 8004ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ad8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004adc:	ee17 3a90 	vmov	r3, s15
    }
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004af8:	edc7 0a01 	vstr	s1, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8004afe:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b02:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b0a:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	ee07 3a90 	vmov	s15, r3
 8004b18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b20:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004b24:	2201      	movs	r2, #1
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	ee07 3a90 	vmov	s15, r3
 8004b32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8004b42:	eeb0 0a67 	vmov.f32	s0, s15
 8004b46:	371c      	adds	r7, #28
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <sin_lut>:

float sin_lut(float theta){
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004b5a:	eddf 0a17 	vldr	s1, [pc, #92]	; 8004bb8 <sin_lut+0x68>
 8004b5e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004b62:	f00e fc8d 	bl	8013480 <fmodf>
 8004b66:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004b6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b76:	d506      	bpl.n	8004b86 <sin_lut+0x36>
 8004b78:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b7c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004bb8 <sin_lut+0x68>
 8004b80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b84:	e001      	b.n	8004b8a <sin_lut+0x3a>
 8004b86:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b8a:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8004b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b92:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004bbc <sin_lut+0x6c>
 8004b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b9e:	ee17 3a90 	vmov	r3, s15
 8004ba2:	4a07      	ldr	r2, [pc, #28]	; (8004bc0 <sin_lut+0x70>)
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	ee07 3a90 	vmov	s15, r3
}
 8004bae:	eeb0 0a67 	vmov.f32	s0, s15
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	40c90fdb 	.word	0x40c90fdb
 8004bbc:	42a2f983 	.word	0x42a2f983
 8004bc0:	08014134 	.word	0x08014134

08004bc4 <cos_lut>:

float cos_lut(float theta){
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8004bce:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004bf0 <cos_lut+0x2c>
 8004bd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bda:	eeb0 0a67 	vmov.f32	s0, s15
 8004bde:	f7ff ffb7 	bl	8004b50 <sin_lut>
 8004be2:	eef0 7a40 	vmov.f32	s15, s0
}
 8004be6:	eeb0 0a67 	vmov.f32	s0, s15
 8004bea:	3708      	adds	r7, #8
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	3fc90fdb 	.word	0x3fc90fdb

08004bf4 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8004bf8:	4b13      	ldr	r3, [pc, #76]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004bfa:	4a14      	ldr	r2, [pc, #80]	; (8004c4c <MX_OPAMP1_Init+0x58>)
 8004bfc:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004bfe:	4b12      	ldr	r3, [pc, #72]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c00:	2280      	movs	r2, #128	; 0x80
 8004c02:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8004c04:	4b10      	ldr	r3, [pc, #64]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c06:	2240      	movs	r2, #64	; 0x40
 8004c08:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004c0a:	4b0f      	ldr	r3, [pc, #60]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8004c10:	4b0d      	ldr	r3, [pc, #52]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c12:	2201      	movs	r2, #1
 8004c14:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004c16:	4b0c      	ldr	r3, [pc, #48]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004c1c:	4b0a      	ldr	r3, [pc, #40]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c22:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004c24:	4b08      	ldr	r3, [pc, #32]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c26:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004c2a:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004c2c:	4b06      	ldr	r3, [pc, #24]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8004c32:	4805      	ldr	r0, [pc, #20]	; (8004c48 <MX_OPAMP1_Init+0x54>)
 8004c34:	f005 ff9e 	bl	800ab74 <HAL_OPAMP_Init>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8004c3e:	f7ff fe34 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8004c42:	bf00      	nop
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	20004ffc 	.word	0x20004ffc
 8004c4c:	40010300 	.word	0x40010300

08004c50 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8004c54:	4b13      	ldr	r3, [pc, #76]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c56:	4a14      	ldr	r2, [pc, #80]	; (8004ca8 <MX_OPAMP2_Init+0x58>)
 8004c58:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004c5a:	4b12      	ldr	r3, [pc, #72]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c5c:	2280      	movs	r2, #128	; 0x80
 8004c5e:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8004c60:	4b10      	ldr	r3, [pc, #64]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c62:	2240      	movs	r2, #64	; 0x40
 8004c64:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004c66:	4b0f      	ldr	r3, [pc, #60]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 8004c6c:	4b0d      	ldr	r3, [pc, #52]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004c72:	4b0c      	ldr	r3, [pc, #48]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004c78:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004c80:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c82:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004c86:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004c88:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8004c8e:	4805      	ldr	r0, [pc, #20]	; (8004ca4 <MX_OPAMP2_Init+0x54>)
 8004c90:	f005 ff70 	bl	800ab74 <HAL_OPAMP_Init>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 8004c9a:	f7ff fe06 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20005038 	.word	0x20005038
 8004ca8:	40010304 	.word	0x40010304

08004cac <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8004cb0:	4b13      	ldr	r3, [pc, #76]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cb2:	4a14      	ldr	r2, [pc, #80]	; (8004d04 <MX_OPAMP3_Init+0x58>)
 8004cb4:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004cb6:	4b12      	ldr	r3, [pc, #72]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cb8:	2280      	movs	r2, #128	; 0x80
 8004cba:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8004cbc:	4b10      	ldr	r3, [pc, #64]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cbe:	2240      	movs	r2, #64	; 0x40
 8004cc0:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004cc2:	4b0f      	ldr	r3, [pc, #60]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8004cc8:	4b0d      	ldr	r3, [pc, #52]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cca:	2201      	movs	r2, #1
 8004ccc:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004cce:	4b0c      	ldr	r3, [pc, #48]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004cd4:	4b0a      	ldr	r3, [pc, #40]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cda:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004cdc:	4b08      	ldr	r3, [pc, #32]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cde:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004ce2:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004ce4:	4b06      	ldr	r3, [pc, #24]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8004cea:	4805      	ldr	r0, [pc, #20]	; (8004d00 <MX_OPAMP3_Init+0x54>)
 8004cec:	f005 ff42 	bl	800ab74 <HAL_OPAMP_Init>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8004cf6:	f7ff fdd8 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20005074 	.word	0x20005074
 8004d04:	40010308 	.word	0x40010308

08004d08 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	; 0x28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d10:	f107 0314 	add.w	r3, r7, #20
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	605a      	str	r2, [r3, #4]
 8004d1a:	609a      	str	r2, [r3, #8]
 8004d1c:	60da      	str	r2, [r3, #12]
 8004d1e:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a2e      	ldr	r2, [pc, #184]	; (8004de0 <HAL_OPAMP_MspInit+0xd8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d119      	bne.n	8004d5e <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d2a:	4b2e      	ldr	r3, [pc, #184]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d2e:	4a2d      	ldr	r2, [pc, #180]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d36:	4b2b      	ldr	r3, [pc, #172]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	613b      	str	r3, [r7, #16]
 8004d40:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8004d42:	230a      	movs	r3, #10
 8004d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d46:	2303      	movs	r3, #3
 8004d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d4e:	f107 0314 	add.w	r3, r7, #20
 8004d52:	4619      	mov	r1, r3
 8004d54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d58:	f003 fcfe 	bl	8008758 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8004d5c:	e03b      	b.n	8004dd6 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a21      	ldr	r2, [pc, #132]	; (8004de8 <HAL_OPAMP_MspInit+0xe0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d119      	bne.n	8004d9c <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d68:	4b1e      	ldr	r3, [pc, #120]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d6c:	4a1d      	ldr	r2, [pc, #116]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d74:	4b1b      	ldr	r3, [pc, #108]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004d80:	23a0      	movs	r3, #160	; 0xa0
 8004d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d84:	2303      	movs	r3, #3
 8004d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d8c:	f107 0314 	add.w	r3, r7, #20
 8004d90:	4619      	mov	r1, r3
 8004d92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d96:	f003 fcdf 	bl	8008758 <HAL_GPIO_Init>
}
 8004d9a:	e01c      	b.n	8004dd6 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a12      	ldr	r2, [pc, #72]	; (8004dec <HAL_OPAMP_MspInit+0xe4>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d117      	bne.n	8004dd6 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004da6:	4b0f      	ldr	r3, [pc, #60]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004daa:	4a0e      	ldr	r2, [pc, #56]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004dac:	f043 0302 	orr.w	r3, r3, #2
 8004db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004db2:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <HAL_OPAMP_MspInit+0xdc>)
 8004db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8004dbe:	2305      	movs	r3, #5
 8004dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dca:	f107 0314 	add.w	r3, r7, #20
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4807      	ldr	r0, [pc, #28]	; (8004df0 <HAL_OPAMP_MspInit+0xe8>)
 8004dd2:	f003 fcc1 	bl	8008758 <HAL_GPIO_Init>
}
 8004dd6:	bf00      	nop
 8004dd8:	3728      	adds	r7, #40	; 0x28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	40010300 	.word	0x40010300
 8004de4:	40021000 	.word	0x40021000
 8004de8:	40010304 	.word	0x40010304
 8004dec:	40010308 	.word	0x40010308
 8004df0:	48000400 	.word	0x48000400

08004df4 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af04      	add	r7, sp, #16
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
	encoder->config.raw = 0;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	801a      	strh	r2, [r3, #0]
	encoder->config.bit.PM = 0;
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	8813      	ldrh	r3, [r2, #0]
 8004e08:	f36f 2309 	bfc	r3, #8, #2
 8004e0c:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.HYST = 0;
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	8813      	ldrh	r3, [r2, #0]
 8004e12:	f36f 238b 	bfc	r3, #10, #2
 8004e16:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.OUTS = 0;
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	8813      	ldrh	r3, [r2, #0]
 8004e1c:	f36f 330d 	bfc	r3, #12, #2
 8004e20:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.PWMF = 0;
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	8813      	ldrh	r3, [r2, #0]
 8004e26:	f36f 338f 	bfc	r3, #14, #2
 8004e2a:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.SF = 3;
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	8813      	ldrh	r3, [r2, #0]
 8004e30:	f043 0303 	orr.w	r3, r3, #3
 8004e34:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.FTH = 7;
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	8813      	ldrh	r3, [r2, #0]
 8004e3a:	f043 031c 	orr.w	r3, r3, #28
 8004e3e:	8013      	strh	r3, [r2, #0]
	encoder->config.bit.WD = 0;
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	8813      	ldrh	r3, [r2, #0]
 8004e44:	f36f 1345 	bfc	r3, #5, #1
 8004e48:	8013      	strh	r3, [r2, #0]
	HAL_I2C_Mem_Write(&ENC_I2C, ENC_ADDRESS,0x01,I2C_MEMADD_SIZE_8BIT, (uint8_t*)&encoder->config.raw, 2,2);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2202      	movs	r2, #2
 8004e4e:	9202      	str	r2, [sp, #8]
 8004e50:	2202      	movs	r2, #2
 8004e52:	9201      	str	r2, [sp, #4]
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	2301      	movs	r3, #1
 8004e58:	2201      	movs	r2, #1
 8004e5a:	216c      	movs	r1, #108	; 0x6c
 8004e5c:	4810      	ldr	r0, [pc, #64]	; (8004ea0 <ps_warmup+0xac>)
 8004e5e:	f003 ff95 	bl	8008d8c <HAL_I2C_Mem_Write>
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	e012      	b.n	8004e8e <ps_warmup+0x9a>
		encoder->data.raw = 0;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	805a      	strh	r2, [r3, #2]
		HAL_I2C_Mem_Read(&ENC_I2C, ENC_ADDRESS,0x0C,I2C_MEMADD_SIZE_8BIT,(uint8_t*)&encoder->data.raw, 2,2);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	3302      	adds	r3, #2
 8004e72:	2202      	movs	r2, #2
 8004e74:	9202      	str	r2, [sp, #8]
 8004e76:	2202      	movs	r2, #2
 8004e78:	9201      	str	r2, [sp, #4]
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	220c      	movs	r2, #12
 8004e80:	216c      	movs	r1, #108	; 0x6c
 8004e82:	4807      	ldr	r0, [pc, #28]	; (8004ea0 <ps_warmup+0xac>)
 8004e84:	f004 f896 	bl	8008fb4 <HAL_I2C_Mem_Read>
	for(int i = 0; i<n; i++){
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	dbe8      	blt.n	8004e68 <ps_warmup+0x74>
	}
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	2000041c 	.word	0x2000041c

08004ea4 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b08a      	sub	sp, #40	; 0x28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	609a      	str	r2, [r3, #8]
//	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
	memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float));
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f103 0010 	add.w	r0, r3, #16
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	330c      	adds	r3, #12
 8004ec2:	2238      	movs	r2, #56	; 0x38
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	f00a f8bf 	bl	800f048 <memmove>

	/* SPI read/write */
	if(HAL_I2C_GetState(&ENC_I2C)==HAL_I2C_STATE_READY)
 8004eca:	489e      	ldr	r0, [pc, #632]	; (8005144 <ps_sample+0x2a0>)
 8004ecc:	f004 fa0e 	bl	80092ec <HAL_I2C_GetState>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d106      	bne.n	8004ee4 <ps_sample+0x40>
		HAL_I2C_Master_Receive_DMA(&ENC_I2C, ENC_ADDRESS,(uint8_t*)&encoder->data.raw, 2);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	1c9a      	adds	r2, r3, #2
 8004eda:	2302      	movs	r3, #2
 8004edc:	216c      	movs	r1, #108	; 0x6c
 8004ede:	4899      	ldr	r0, [pc, #612]	; (8005144 <ps_sample+0x2a0>)
 8004ee0:	f003 fe64 	bl	8008bac <HAL_I2C_Master_Receive_DMA>
	uint16_t angle = ((encoder->data.bit.angle8_12<<8)&0xF00)|encoder->data.bit.angle0_7;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	885b      	ldrh	r3, [r3, #2]
 8004ee8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	021b      	lsls	r3, r3, #8
 8004ef0:	b21b      	sxth	r3, r3
 8004ef2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004ef6:	b21a      	sxth	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	885b      	ldrh	r3, [r3, #2]
 8004efc:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	b21b      	sxth	r3, r3
 8004f04:	4313      	orrs	r3, r2
 8004f06:	b21b      	sxth	r3, r3
 8004f08:	847b      	strh	r3, [r7, #34]	; 0x22
	encoder->raw = angle;
 8004f0a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	661a      	str	r2, [r3, #96]	; 0x60

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>7];				// lookup table lower entry
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f14:	11da      	asrs	r2, r3, #7
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	322c      	adds	r2, #44	; 0x2c
 8004f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f1e:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>7)+1)%128];		// lookup table higher entry
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f24:	11db      	asrs	r3, r3, #7
 8004f26:	3301      	adds	r3, #1
 8004f28:	425a      	negs	r2, r3
 8004f2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f32:	bf58      	it	pl
 8004f34:	4253      	negpl	r3, r2
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	332c      	adds	r3, #44	; 0x2c
 8004f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3e:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>7)<<7))>>7);     // Interpolate between lookup table entries
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004f4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	11db      	asrs	r3, r3, #7
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	4413      	add	r3, r2
 8004f58:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw - off_interp;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	1ad2      	subs	r2, r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	665a      	str	r2, [r3, #100]	; 0x64


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count))/((float)ENC_CPR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f6a:	ee07 3a90 	vmov	s15, r3
 8004f6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f72:	eddf 6a75 	vldr	s13, [pc, #468]	; 8005148 <ps_sample+0x2a4>
 8004f76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	edd3 7a01 	vldr	s15, [r3, #4]
 8004f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f8a:	ee17 3a90 	vmov	r3, s15
 8004f8e:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	ed93 7a01 	vldr	s14, [r3, #4]
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	ee07 3a90 	vmov	s15, r3
 8004f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fa4:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800514c <ps_sample+0x2a8>
 8004fa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc0:	d507      	bpl.n	8004fd2 <ps_sample+0x12e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fc8:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800514c <ps_sample+0x2a8>
 8004fcc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fd0:	e002      	b.n	8004fd8 <ps_sample+0x134>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004fe8:	4b59      	ldr	r3, [pc, #356]	; (8005150 <ps_sample+0x2ac>)
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ffa:	eddf 6a53 	vldr	s13, [pc, #332]	; 8005148 <ps_sample+0x2a4>
 8004ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	int_angle = (int)encoder->elec_angle;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800500e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005012:	ee17 3a90 	vmov	r3, s15
 8005016:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	ee07 3a90 	vmov	s15, r3
 8005024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800502c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800514c <ps_sample+0x2a8>
 8005030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005048:	d507      	bpl.n	800505a <ps_sample+0x1b6>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005050:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800514c <ps_sample+0x2a8>
 8005054:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005058:	e002      	b.n	8005060 <ps_sample+0x1bc>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	/* Rollover */
	int rollover = 0;
 8005066:	2300      	movs	r3, #0
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	edd3 7a02 	vldr	s15, [r3, #8]
 8005076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800507a:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 800507e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005082:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005154 <ps_sample+0x2b0>
 8005086:	eef4 7ac7 	vcmpe.f32	s15, s14
 800508a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508e:	dd03      	ble.n	8005098 <ps_sample+0x1f4>
 8005090:	f04f 33ff 	mov.w	r3, #4294967295
 8005094:	627b      	str	r3, [r7, #36]	; 0x24
 8005096:	e00a      	b.n	80050ae <ps_sample+0x20a>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005098:	edd7 7a03 	vldr	s15, [r7, #12]
 800509c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8005158 <ps_sample+0x2b4>
 80050a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a8:	d501      	bpl.n	80050ae <ps_sample+0x20a>
 80050aa:	2301      	movs	r3, #1
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
	encoder->turns += rollover;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80050b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b4:	441a      	add	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	66da      	str	r2, [r3, #108]	; 0x6c
	if(!encoder->first_sample){
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d106      	bne.n	80050d2 <ps_sample+0x22e>
		encoder->turns = 0;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	66da      	str	r2, [r3, #108]	; 0x6c
		encoder->first_sample = 1;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns-encoder->mech_zero;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050dc:	ee07 3a90 	vmov	s15, r3
 80050e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050e4:	eddf 6a19 	vldr	s13, [pc, #100]	; 800514c <ps_sample+0x2a8>
 80050e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	edd3 7a6d 	vldr	s15, [r3, #436]	; 0x1b4
 80050f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	edc3 7a03 	vstr	s15, [r3, #12]

	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	ed93 7a03 	vldr	s14, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800510c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005110:	edd7 7a00 	vldr	s15, [r7]
 8005114:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8005118:	ee27 7a87 	vmul.f32	s14, s15, s14
 800511c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8005132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

}
 800513c:	bf00      	nop
 800513e:	3728      	adds	r7, #40	; 0x28
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	2000041c 	.word	0x2000041c
 8005148:	45800000 	.word	0x45800000
 800514c:	40c90fdb 	.word	0x40c90fdb
 8005150:	20004dfc 	.word	0x20004dfc
 8005154:	40490fdb 	.word	0x40490fdb
 8005158:	c0490fdb 	.word	0xc0490fdb

0800515c <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
//	printf("Raw: %d\r\n", encoder->raw);
	printf("Raw: %d", encoder->raw);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800516a:	4619      	mov	r1, r3
 800516c:	481d      	ldr	r0, [pc, #116]	; (80051e4 <ps_print+0x88>)
 800516e:	f00a fbf7 	bl	800f960 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005176:	4619      	mov	r1, r3
 8005178:	481b      	ldr	r0, [pc, #108]	; (80051e8 <ps_print+0x8c>)
 800517a:	f00a fbf1 	bl	800f960 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	4618      	mov	r0, r3
 8005184:	f7fb fa08 	bl	8000598 <__aeabi_f2d>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4817      	ldr	r0, [pc, #92]	; (80051ec <ps_print+0x90>)
 800518e:	f00a fbe7 	bl	800f960 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	4618      	mov	r0, r3
 8005198:	f7fb f9fe 	bl	8000598 <__aeabi_f2d>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4813      	ldr	r0, [pc, #76]	; (80051f0 <ps_print+0x94>)
 80051a2:	f00a fbdd 	bl	800f960 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fb f9f4 	bl	8000598 <__aeabi_f2d>
 80051b0:	4602      	mov	r2, r0
 80051b2:	460b      	mov	r3, r1
 80051b4:	480f      	ldr	r0, [pc, #60]	; (80051f4 <ps_print+0x98>)
 80051b6:	f00a fbd3 	bl	800f960 <iprintf>
	printf("   Turns:  %d", encoder->turns);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051be:	4619      	mov	r1, r3
 80051c0:	480d      	ldr	r0, [pc, #52]	; (80051f8 <ps_print+0x9c>)
 80051c2:	f00a fbcd 	bl	800f960 <iprintf>
	printf("   CAN:   %f\r\n", encoder->angle_multiturn[0]);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fb f9e4 	bl	8000598 <__aeabi_f2d>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4809      	ldr	r0, [pc, #36]	; (80051fc <ps_print+0xa0>)
 80051d6:	f00a fbc3 	bl	800f960 <iprintf>
	//HAL_Delay(dt_ms);
}
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	080140b8 	.word	0x080140b8
 80051e8:	080140c0 	.word	0x080140c0
 80051ec:	080140d8 	.word	0x080140d8
 80051f0:	080140ec 	.word	0x080140ec
 80051f4:	08014100 	.word	0x08014100
 80051f8:	08014114 	.word	0x08014114
 80051fc:	08014124 	.word	0x08014124

08005200 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005206:	4b0f      	ldr	r3, [pc, #60]	; (8005244 <HAL_MspInit+0x44>)
 8005208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800520a:	4a0e      	ldr	r2, [pc, #56]	; (8005244 <HAL_MspInit+0x44>)
 800520c:	f043 0301 	orr.w	r3, r3, #1
 8005210:	6613      	str	r3, [r2, #96]	; 0x60
 8005212:	4b0c      	ldr	r3, [pc, #48]	; (8005244 <HAL_MspInit+0x44>)
 8005214:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	607b      	str	r3, [r7, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800521e:	4b09      	ldr	r3, [pc, #36]	; (8005244 <HAL_MspInit+0x44>)
 8005220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005222:	4a08      	ldr	r2, [pc, #32]	; (8005244 <HAL_MspInit+0x44>)
 8005224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005228:	6593      	str	r3, [r2, #88]	; 0x58
 800522a:	4b06      	ldr	r3, [pc, #24]	; (8005244 <HAL_MspInit+0x44>)
 800522c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005232:	603b      	str	r3, [r7, #0]
 8005234:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005236:	f005 fe43 	bl	800aec0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	40021000 	.word	0x40021000

08005248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800524c:	e7fe      	b.n	800524c <NMI_Handler+0x4>

0800524e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800524e:	b480      	push	{r7}
 8005250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005252:	e7fe      	b.n	8005252 <HardFault_Handler+0x4>

08005254 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005258:	e7fe      	b.n	8005258 <MemManage_Handler+0x4>

0800525a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800525a:	b480      	push	{r7}
 800525c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800525e:	e7fe      	b.n	800525e <BusFault_Handler+0x4>

08005260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005264:	e7fe      	b.n	8005264 <UsageFault_Handler+0x4>

08005266 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005266:	b480      	push	{r7}
 8005268:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800526a:	bf00      	nop
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005274:	b480      	push	{r7}
 8005276:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005278:	bf00      	nop
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005282:	b480      	push	{r7}
 8005284:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005286:	bf00      	nop
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005294:	f000 fd36 	bl	8005d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005298:	bf00      	nop
 800529a:	bd80      	pop	{r7, pc}

0800529c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80052a0:	4802      	ldr	r0, [pc, #8]	; (80052ac <DMA1_Channel1_IRQHandler+0x10>)
 80052a2:	f002 fa8c 	bl	80077be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80052a6:	bf00      	nop
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	200002f4 	.word	0x200002f4

080052b0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80052b4:	4802      	ldr	r0, [pc, #8]	; (80052c0 <DMA1_Channel2_IRQHandler+0x10>)
 80052b6:	f002 fa82 	bl	80077be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000354 	.word	0x20000354

080052c4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80052c8:	4802      	ldr	r0, [pc, #8]	; (80052d4 <DMA1_Channel3_IRQHandler+0x10>)
 80052ca:	f002 fa78 	bl	80077be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80052ce:	bf00      	nop
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000468 	.word	0x20000468

080052d8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_SET );	// Useful for timing
 80052dc:	2201      	movs	r2, #1
 80052de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052e6:	f003 fbb9 	bl	8008a5c <HAL_GPIO_WritePin>
	analog_sample(&controller); //19us
 80052ea:	4810      	ldr	r0, [pc, #64]	; (800532c <TIM1_UP_TIM16_IRQHandler+0x54>)
 80052ec:	f7fd f8cc 	bl	8002488 <analog_sample>
	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 80052f0:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8005330 <TIM1_UP_TIM16_IRQHandler+0x58>
 80052f4:	480f      	ldr	r0, [pc, #60]	; (8005334 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 80052f6:	f7ff fdd5 	bl	8004ea4 <ps_sample>
	/* Run Finite State Machine */
	run_fsm(&state);
 80052fa:	480f      	ldr	r0, [pc, #60]	; (8005338 <TIM1_UP_TIM16_IRQHandler+0x60>)
 80052fc:	f7fd ff0c 	bl	8003118 <run_fsm>
	can_tx_rx();
 8005300:	f000 f844 	bl	800538c <can_tx_rx>
	/* increment loop count */
	controller.loop_count++;
 8005304:	4b09      	ldr	r3, [pc, #36]	; (800532c <TIM1_UP_TIM16_IRQHandler+0x54>)
 8005306:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800530a:	3301      	adds	r3, #1
 800530c:	4a07      	ldr	r2, [pc, #28]	; (800532c <TIM1_UP_TIM16_IRQHandler+0x54>)
 800530e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005312:	480a      	ldr	r0, [pc, #40]	; (800533c <TIM1_UP_TIM16_IRQHandler+0x64>)
 8005314:	f006 ff2c 	bl	800c170 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_RESET );	// Useful for timing
 8005318:	2200      	movs	r2, #0
 800531a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800531e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005322:	f003 fb9b 	bl	8008a5c <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	200004c8 	.word	0x200004c8
 8005330:	388bcf64 	.word	0x388bcf64
 8005334:	200007e0 	.word	0x200007e0
 8005338:	200007d0 	.word	0x200007d0
 800533c:	200050b4 	.word	0x200050b4

08005340 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005344:	4802      	ldr	r0, [pc, #8]	; (8005350 <I2C1_EV_IRQHandler+0x10>)
 8005346:	f003 ff4f 	bl	80091e8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800534a:	bf00      	nop
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	2000041c 	.word	0x2000041c

08005354 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800535a:	4809      	ldr	r0, [pc, #36]	; (8005380 <USART2_IRQHandler+0x2c>)
 800535c:	f008 fa88 	bl	800d870 <HAL_UART_IRQHandler>

  char c = Serial2RxBuffer[0];
 8005360:	4b08      	ldr	r3, [pc, #32]	; (8005384 <USART2_IRQHandler+0x30>)
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 8005366:	79fb      	ldrb	r3, [r7, #7]
 8005368:	4619      	mov	r1, r3
 800536a:	4807      	ldr	r0, [pc, #28]	; (8005388 <USART2_IRQHandler+0x34>)
 800536c:	f7fe f84e 	bl	800340c <update_fsm>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005370:	4803      	ldr	r0, [pc, #12]	; (8005380 <USART2_IRQHandler+0x2c>)
 8005372:	f008 fa7d 	bl	800d870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005376:	bf00      	nop
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	20005100 	.word	0x20005100
 8005384:	20004cf8 	.word	0x20004cf8
 8005388:	200007d0 	.word	0x200007d0

0800538c <can_tx_rx>:

/* USER CODE BEGIN 1 */
void can_tx_rx(void){
 800538c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800538e:	b093      	sub	sp, #76	; 0x4c
 8005390:	af10      	add	r7, sp, #64	; 0x40
	int no_message = HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);
 8005392:	4b84      	ldr	r3, [pc, #528]	; (80055a4 <can_tx_rx+0x218>)
 8005394:	4a84      	ldr	r2, [pc, #528]	; (80055a8 <can_tx_rx+0x21c>)
 8005396:	2140      	movs	r1, #64	; 0x40
 8005398:	4884      	ldr	r0, [pc, #528]	; (80055ac <can_tx_rx+0x220>)
 800539a:	f002 fdbf 	bl	8007f1c <HAL_FDCAN_GetRxMessage>
 800539e:	4603      	mov	r3, r0
 80053a0:	607b      	str	r3, [r7, #4]
	if(!no_message){
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f040 80f8 	bne.w	800559a <can_tx_rx+0x20e>
//		printf("%d\r\n",can_rx.rx_header.Identifier);
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 80053aa:	4b81      	ldr	r3, [pc, #516]	; (80055b0 <can_tx_rx+0x224>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	4a80      	ldr	r2, [pc, #512]	; (80055b4 <can_tx_rx+0x228>)
 80053b2:	ed92 7a03 	vldr	s14, [r2, #12]
 80053b6:	4a80      	ldr	r2, [pc, #512]	; (80055b8 <can_tx_rx+0x22c>)
 80053b8:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80053bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80053c0:	4a7c      	ldr	r2, [pc, #496]	; (80055b4 <can_tx_rx+0x228>)
 80053c2:	ed92 7a13 	vldr	s14, [r2, #76]	; 0x4c
 80053c6:	4a7c      	ldr	r2, [pc, #496]	; (80055b8 <can_tx_rx+0x22c>)
 80053c8:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80053cc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80053d0:	4a7a      	ldr	r2, [pc, #488]	; (80055bc <can_tx_rx+0x230>)
 80053d2:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 80053d6:	4a78      	ldr	r2, [pc, #480]	; (80055b8 <can_tx_rx+0x22c>)
 80053d8:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 80053dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053e0:	4a75      	ldr	r2, [pc, #468]	; (80055b8 <can_tx_rx+0x22c>)
 80053e2:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80053e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ea:	eeb0 1a67 	vmov.f32	s2, s15
 80053ee:	eef0 0a46 	vmov.f32	s1, s12
 80053f2:	eeb0 0a66 	vmov.f32	s0, s13
 80053f6:	4619      	mov	r1, r3
 80053f8:	4871      	ldr	r0, [pc, #452]	; (80055c0 <can_tx_rx+0x234>)
 80053fa:	f7fc fe9d 	bl	8002138 <pack_reply>
		HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data);	// Send response
 80053fe:	4a71      	ldr	r2, [pc, #452]	; (80055c4 <can_tx_rx+0x238>)
 8005400:	4971      	ldr	r1, [pc, #452]	; (80055c8 <can_tx_rx+0x23c>)
 8005402:	486a      	ldr	r0, [pc, #424]	; (80055ac <can_tx_rx+0x220>)
 8005404:	f002 fd45 	bl	8007e92 <HAL_FDCAN_AddMessageToTxFifoQ>
	  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8005408:	4b70      	ldr	r3, [pc, #448]	; (80055cc <can_tx_rx+0x240>)
 800540a:	785a      	ldrb	r2, [r3, #1]
 800540c:	4b6f      	ldr	r3, [pc, #444]	; (80055cc <can_tx_rx+0x240>)
 800540e:	789b      	ldrb	r3, [r3, #2]
 8005410:	4013      	ands	r3, r2
 8005412:	b2da      	uxtb	r2, r3
 8005414:	4b6d      	ldr	r3, [pc, #436]	; (80055cc <can_tx_rx+0x240>)
 8005416:	78db      	ldrb	r3, [r3, #3]
 8005418:	4013      	ands	r3, r2
 800541a:	b2da      	uxtb	r2, r3
 800541c:	4b6b      	ldr	r3, [pc, #428]	; (80055cc <can_tx_rx+0x240>)
 800541e:	791b      	ldrb	r3, [r3, #4]
 8005420:	4013      	ands	r3, r2
 8005422:	b2da      	uxtb	r2, r3
 8005424:	4b69      	ldr	r3, [pc, #420]	; (80055cc <can_tx_rx+0x240>)
 8005426:	795b      	ldrb	r3, [r3, #5]
 8005428:	4013      	ands	r3, r2
 800542a:	b2da      	uxtb	r2, r3
 800542c:	4b67      	ldr	r3, [pc, #412]	; (80055cc <can_tx_rx+0x240>)
 800542e:	799b      	ldrb	r3, [r3, #6]
 8005430:	4013      	ands	r3, r2
 8005432:	b2da      	uxtb	r2, r3
 8005434:	4b65      	ldr	r3, [pc, #404]	; (80055cc <can_tx_rx+0x240>)
 8005436:	79db      	ldrb	r3, [r3, #7]
 8005438:	4013      	ands	r3, r2
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2bff      	cmp	r3, #255	; 0xff
 800543e:	bf0c      	ite	eq
 8005440:	2301      	moveq	r3, #1
 8005442:	2300      	movne	r3, #0
 8005444:	b2da      	uxtb	r2, r3
 8005446:	4b61      	ldr	r3, [pc, #388]	; (80055cc <can_tx_rx+0x240>)
 8005448:	7a1b      	ldrb	r3, [r3, #8]
 800544a:	2bfc      	cmp	r3, #252	; 0xfc
 800544c:	bf0c      	ite	eq
 800544e:	2301      	moveq	r3, #1
 8005450:	2300      	movne	r3, #0
 8005452:	b2db      	uxtb	r3, r3
 8005454:	4013      	ands	r3, r2
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	d004      	beq.n	8005466 <can_tx_rx+0xda>
		  update_fsm(&state, MOTOR_CMD);
 800545c:	216d      	movs	r1, #109	; 0x6d
 800545e:	485c      	ldr	r0, [pc, #368]	; (80055d0 <can_tx_rx+0x244>)
 8005460:	f7fd ffd4 	bl	800340c <update_fsm>
	  else{
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
		  controller.timeout = 0;					// Reset timeout counter
	  }
	}
}
 8005464:	e099      	b.n	800559a <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 8005466:	4b59      	ldr	r3, [pc, #356]	; (80055cc <can_tx_rx+0x240>)
 8005468:	785a      	ldrb	r2, [r3, #1]
 800546a:	4b58      	ldr	r3, [pc, #352]	; (80055cc <can_tx_rx+0x240>)
 800546c:	789b      	ldrb	r3, [r3, #2]
 800546e:	4013      	ands	r3, r2
 8005470:	b2da      	uxtb	r2, r3
 8005472:	4b56      	ldr	r3, [pc, #344]	; (80055cc <can_tx_rx+0x240>)
 8005474:	78db      	ldrb	r3, [r3, #3]
 8005476:	4013      	ands	r3, r2
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2bff      	cmp	r3, #255	; 0xff
 800547c:	bf0c      	ite	eq
 800547e:	2301      	moveq	r3, #1
 8005480:	2300      	movne	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	461a      	mov	r2, r3
 8005486:	4b51      	ldr	r3, [pc, #324]	; (80055cc <can_tx_rx+0x240>)
 8005488:	791b      	ldrb	r3, [r3, #4]
 800548a:	2bff      	cmp	r3, #255	; 0xff
 800548c:	bf0c      	ite	eq
 800548e:	2301      	moveq	r3, #1
 8005490:	2300      	movne	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	4619      	mov	r1, r3
 8005496:	4b4d      	ldr	r3, [pc, #308]	; (80055cc <can_tx_rx+0x240>)
 8005498:	795b      	ldrb	r3, [r3, #5]
 800549a:	2bff      	cmp	r3, #255	; 0xff
 800549c:	bf0c      	ite	eq
 800549e:	2301      	moveq	r3, #1
 80054a0:	2300      	movne	r3, #0
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	fb01 f303 	mul.w	r3, r1, r3
 80054a8:	4013      	ands	r3, r2
 80054aa:	4a48      	ldr	r2, [pc, #288]	; (80055cc <can_tx_rx+0x240>)
 80054ac:	7992      	ldrb	r2, [r2, #6]
 80054ae:	2aff      	cmp	r2, #255	; 0xff
 80054b0:	bf0c      	ite	eq
 80054b2:	2201      	moveq	r2, #1
 80054b4:	2200      	movne	r2, #0
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	4013      	ands	r3, r2
 80054ba:	4a44      	ldr	r2, [pc, #272]	; (80055cc <can_tx_rx+0x240>)
 80054bc:	79d2      	ldrb	r2, [r2, #7]
 80054be:	2aff      	cmp	r2, #255	; 0xff
 80054c0:	bf0c      	ite	eq
 80054c2:	2201      	moveq	r2, #1
 80054c4:	2200      	movne	r2, #0
 80054c6:	b2d2      	uxtb	r2, r2
 80054c8:	4013      	ands	r3, r2
 80054ca:	4a40      	ldr	r2, [pc, #256]	; (80055cc <can_tx_rx+0x240>)
 80054cc:	7a12      	ldrb	r2, [r2, #8]
 80054ce:	2afd      	cmp	r2, #253	; 0xfd
 80054d0:	bf0c      	ite	eq
 80054d2:	2201      	moveq	r2, #1
 80054d4:	2200      	movne	r2, #0
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	4013      	ands	r3, r2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d004      	beq.n	80054e8 <can_tx_rx+0x15c>
		  update_fsm(&state, MENU_CMD);
 80054de:	211b      	movs	r1, #27
 80054e0:	483b      	ldr	r0, [pc, #236]	; (80055d0 <can_tx_rx+0x244>)
 80054e2:	f7fd ff93 	bl	800340c <update_fsm>
}
 80054e6:	e058      	b.n	800559a <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80054e8:	4b38      	ldr	r3, [pc, #224]	; (80055cc <can_tx_rx+0x240>)
 80054ea:	785a      	ldrb	r2, [r3, #1]
 80054ec:	4b37      	ldr	r3, [pc, #220]	; (80055cc <can_tx_rx+0x240>)
 80054ee:	789b      	ldrb	r3, [r3, #2]
 80054f0:	4013      	ands	r3, r2
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	4b35      	ldr	r3, [pc, #212]	; (80055cc <can_tx_rx+0x240>)
 80054f6:	78db      	ldrb	r3, [r3, #3]
 80054f8:	4013      	ands	r3, r2
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2bff      	cmp	r3, #255	; 0xff
 80054fe:	bf0c      	ite	eq
 8005500:	2301      	moveq	r3, #1
 8005502:	2300      	movne	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	461a      	mov	r2, r3
 8005508:	4b30      	ldr	r3, [pc, #192]	; (80055cc <can_tx_rx+0x240>)
 800550a:	791b      	ldrb	r3, [r3, #4]
 800550c:	2bff      	cmp	r3, #255	; 0xff
 800550e:	bf0c      	ite	eq
 8005510:	2301      	moveq	r3, #1
 8005512:	2300      	movne	r3, #0
 8005514:	b2db      	uxtb	r3, r3
 8005516:	4619      	mov	r1, r3
 8005518:	4b2c      	ldr	r3, [pc, #176]	; (80055cc <can_tx_rx+0x240>)
 800551a:	795b      	ldrb	r3, [r3, #5]
 800551c:	2bff      	cmp	r3, #255	; 0xff
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	fb01 f303 	mul.w	r3, r1, r3
 800552a:	4013      	ands	r3, r2
 800552c:	4a27      	ldr	r2, [pc, #156]	; (80055cc <can_tx_rx+0x240>)
 800552e:	7992      	ldrb	r2, [r2, #6]
 8005530:	2aff      	cmp	r2, #255	; 0xff
 8005532:	bf0c      	ite	eq
 8005534:	2201      	moveq	r2, #1
 8005536:	2200      	movne	r2, #0
 8005538:	b2d2      	uxtb	r2, r2
 800553a:	4013      	ands	r3, r2
 800553c:	4a23      	ldr	r2, [pc, #140]	; (80055cc <can_tx_rx+0x240>)
 800553e:	79d2      	ldrb	r2, [r2, #7]
 8005540:	2aff      	cmp	r2, #255	; 0xff
 8005542:	bf0c      	ite	eq
 8005544:	2201      	moveq	r2, #1
 8005546:	2200      	movne	r2, #0
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	4013      	ands	r3, r2
 800554c:	4a1f      	ldr	r2, [pc, #124]	; (80055cc <can_tx_rx+0x240>)
 800554e:	7a12      	ldrb	r2, [r2, #8]
 8005550:	2afe      	cmp	r2, #254	; 0xfe
 8005552:	bf0c      	ite	eq
 8005554:	2201      	moveq	r2, #1
 8005556:	2200      	movne	r2, #0
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	4013      	ands	r3, r2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d004      	beq.n	800556a <can_tx_rx+0x1de>
		  update_fsm(&state, ZERO_CMD);
 8005560:	217a      	movs	r1, #122	; 0x7a
 8005562:	481b      	ldr	r0, [pc, #108]	; (80055d0 <can_tx_rx+0x244>)
 8005564:	f7fd ff52 	bl	800340c <update_fsm>
}
 8005568:	e017      	b.n	800559a <can_tx_rx+0x20e>
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 800556a:	4e18      	ldr	r6, [pc, #96]	; (80055cc <can_tx_rx+0x240>)
 800556c:	4b19      	ldr	r3, [pc, #100]	; (80055d4 <can_tx_rx+0x248>)
 800556e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005570:	466d      	mov	r5, sp
 8005572:	f106 0410 	add.w	r4, r6, #16
 8005576:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005578:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800557a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800557c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800557e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005580:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005582:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005586:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800558a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800558e:	f7fc fe37 	bl	8002200 <unpack_cmd>
		  controller.timeout = 0;					// Reset timeout counter
 8005592:	4b0a      	ldr	r3, [pc, #40]	; (80055bc <can_tx_rx+0x230>)
 8005594:	2200      	movs	r2, #0
 8005596:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a2:	bf00      	nop
 80055a4:	20004cad 	.word	0x20004cad
 80055a8:	20004cb8 	.word	0x20004cb8
 80055ac:	200003b8 	.word	0x200003b8
 80055b0:	20004dfc 	.word	0x20004dfc
 80055b4:	200007e0 	.word	0x200007e0
 80055b8:	20004cfc 	.word	0x20004cfc
 80055bc:	200004c8 	.word	0x200004c8
 80055c0:	20004c80 	.word	0x20004c80
 80055c4:	20004c81 	.word	0x20004c81
 80055c8:	20004c88 	.word	0x20004c88
 80055cc:	20004cac 	.word	0x20004cac
 80055d0:	200007d0 	.word	0x200007d0
 80055d4:	20000590 	.word	0x20000590

080055d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
	return 1;
 80055dc:	2301      	movs	r3, #1
}
 80055de:	4618      	mov	r0, r3
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <_kill>:

int _kill(int pid, int sig)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80055f2:	f009 fcf1 	bl	800efd8 <__errno>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2216      	movs	r2, #22
 80055fa:	601a      	str	r2, [r3, #0]
	return -1;
 80055fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005600:	4618      	mov	r0, r3
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <_exit>:

void _exit (int status)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005610:	f04f 31ff 	mov.w	r1, #4294967295
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff ffe7 	bl	80055e8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800561a:	e7fe      	b.n	800561a <_exit+0x12>

0800561c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005628:	2300      	movs	r3, #0
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	e00a      	b.n	8005644 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800562e:	f3af 8000 	nop.w
 8005632:	4601      	mov	r1, r0
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	60ba      	str	r2, [r7, #8]
 800563a:	b2ca      	uxtb	r2, r1
 800563c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	3301      	adds	r3, #1
 8005642:	617b      	str	r3, [r7, #20]
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	429a      	cmp	r2, r3
 800564a:	dbf0      	blt.n	800562e <_read+0x12>
	}

return len;
 800564c:	687b      	ldr	r3, [r7, #4]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b086      	sub	sp, #24
 800565a:	af00      	add	r7, sp, #0
 800565c:	60f8      	str	r0, [r7, #12]
 800565e:	60b9      	str	r1, [r7, #8]
 8005660:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]
 8005666:	e009      	b.n	800567c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	60ba      	str	r2, [r7, #8]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f000 fa8b 	bl	8005b8c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	3301      	adds	r3, #1
 800567a:	617b      	str	r3, [r7, #20]
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	429a      	cmp	r2, r3
 8005682:	dbf1      	blt.n	8005668 <_write+0x12>
	}
	return len;
 8005684:	687b      	ldr	r3, [r7, #4]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <_close>:

int _close(int file)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
	return -1;
 8005696:	f04f 33ff 	mov.w	r3, #4294967295
}
 800569a:	4618      	mov	r0, r3
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b083      	sub	sp, #12
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056b6:	605a      	str	r2, [r3, #4]
	return 0;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <_isatty>:

int _isatty(int file)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
	return 1;
 80056ce:	2301      	movs	r3, #1
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
	return 0;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
	...

080056f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005700:	4a14      	ldr	r2, [pc, #80]	; (8005754 <_sbrk+0x5c>)
 8005702:	4b15      	ldr	r3, [pc, #84]	; (8005758 <_sbrk+0x60>)
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800570c:	4b13      	ldr	r3, [pc, #76]	; (800575c <_sbrk+0x64>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d102      	bne.n	800571a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005714:	4b11      	ldr	r3, [pc, #68]	; (800575c <_sbrk+0x64>)
 8005716:	4a12      	ldr	r2, [pc, #72]	; (8005760 <_sbrk+0x68>)
 8005718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800571a:	4b10      	ldr	r3, [pc, #64]	; (800575c <_sbrk+0x64>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4413      	add	r3, r2
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	429a      	cmp	r2, r3
 8005726:	d207      	bcs.n	8005738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005728:	f009 fc56 	bl	800efd8 <__errno>
 800572c:	4603      	mov	r3, r0
 800572e:	220c      	movs	r2, #12
 8005730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005732:	f04f 33ff 	mov.w	r3, #4294967295
 8005736:	e009      	b.n	800574c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005738:	4b08      	ldr	r3, [pc, #32]	; (800575c <_sbrk+0x64>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800573e:	4b07      	ldr	r3, [pc, #28]	; (800575c <_sbrk+0x64>)
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4413      	add	r3, r2
 8005746:	4a05      	ldr	r2, [pc, #20]	; (800575c <_sbrk+0x64>)
 8005748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800574a:	68fb      	ldr	r3, [r7, #12]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	20008000 	.word	0x20008000
 8005758:	00000400 	.word	0x00000400
 800575c:	200050b0 	.word	0x200050b0
 8005760:	200051a8 	.word	0x200051a8

08005764 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005768:	4b06      	ldr	r3, [pc, #24]	; (8005784 <SystemInit+0x20>)
 800576a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800576e:	4a05      	ldr	r2, [pc, #20]	; (8005784 <SystemInit+0x20>)
 8005770:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005774:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	e000ed00 	.word	0xe000ed00

08005788 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b09c      	sub	sp, #112	; 0x70
 800578c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800578e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005792:	2200      	movs	r2, #0
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	605a      	str	r2, [r3, #4]
 8005798:	609a      	str	r2, [r3, #8]
 800579a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800579c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80057a0:	2200      	movs	r2, #0
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80057ac:	2200      	movs	r2, #0
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	605a      	str	r2, [r3, #4]
 80057b2:	609a      	str	r2, [r3, #8]
 80057b4:	60da      	str	r2, [r3, #12]
 80057b6:	611a      	str	r2, [r3, #16]
 80057b8:	615a      	str	r2, [r3, #20]
 80057ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80057bc:	1d3b      	adds	r3, r7, #4
 80057be:	2234      	movs	r2, #52	; 0x34
 80057c0:	2100      	movs	r1, #0
 80057c2:	4618      	mov	r0, r3
 80057c4:	f009 fc5a 	bl	800f07c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80057c8:	4b54      	ldr	r3, [pc, #336]	; (800591c <MX_TIM1_Init+0x194>)
 80057ca:	4a55      	ldr	r2, [pc, #340]	; (8005920 <MX_TIM1_Init+0x198>)
 80057cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80057ce:	4b53      	ldr	r3, [pc, #332]	; (800591c <MX_TIM1_Init+0x194>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80057d4:	4b51      	ldr	r3, [pc, #324]	; (800591c <MX_TIM1_Init+0x194>)
 80057d6:	2220      	movs	r2, #32
 80057d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5600;
 80057da:	4b50      	ldr	r3, [pc, #320]	; (800591c <MX_TIM1_Init+0x194>)
 80057dc:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 80057e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057e2:	4b4e      	ldr	r3, [pc, #312]	; (800591c <MX_TIM1_Init+0x194>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80057e8:	4b4c      	ldr	r3, [pc, #304]	; (800591c <MX_TIM1_Init+0x194>)
 80057ea:	2201      	movs	r2, #1
 80057ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80057ee:	4b4b      	ldr	r3, [pc, #300]	; (800591c <MX_TIM1_Init+0x194>)
 80057f0:	2280      	movs	r2, #128	; 0x80
 80057f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80057f4:	4849      	ldr	r0, [pc, #292]	; (800591c <MX_TIM1_Init+0x194>)
 80057f6:	f006 fa97 	bl	800bd28 <HAL_TIM_Base_Init>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005800:	f7ff f853 	bl	80048aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005808:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800580a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800580e:	4619      	mov	r1, r3
 8005810:	4842      	ldr	r0, [pc, #264]	; (800591c <MX_TIM1_Init+0x194>)
 8005812:	f006 ff3d 	bl	800c690 <HAL_TIM_ConfigClockSource>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800581c:	f7ff f845 	bl	80048aa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005820:	483e      	ldr	r0, [pc, #248]	; (800591c <MX_TIM1_Init+0x194>)
 8005822:	f006 fb43 	bl	800beac <HAL_TIM_PWM_Init>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800582c:	f7ff f83d 	bl	80048aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005830:	2300      	movs	r3, #0
 8005832:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005834:	2300      	movs	r3, #0
 8005836:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005838:	2300      	movs	r3, #0
 800583a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800583c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005840:	4619      	mov	r1, r3
 8005842:	4836      	ldr	r0, [pc, #216]	; (800591c <MX_TIM1_Init+0x194>)
 8005844:	f007 fd48 	bl	800d2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800584e:	f7ff f82c 	bl	80048aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005852:	2360      	movs	r3, #96	; 0x60
 8005854:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800585a:	2302      	movs	r3, #2
 800585c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800585e:	2308      	movs	r3, #8
 8005860:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005862:	2304      	movs	r3, #4
 8005864:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005866:	2300      	movs	r3, #0
 8005868:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800586a:	2300      	movs	r3, #0
 800586c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800586e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005872:	2200      	movs	r2, #0
 8005874:	4619      	mov	r1, r3
 8005876:	4829      	ldr	r0, [pc, #164]	; (800591c <MX_TIM1_Init+0x194>)
 8005878:	f006 fdfa 	bl	800c470 <HAL_TIM_PWM_ConfigChannel>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8005882:	f7ff f812 	bl	80048aa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005886:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800588a:	2204      	movs	r2, #4
 800588c:	4619      	mov	r1, r3
 800588e:	4823      	ldr	r0, [pc, #140]	; (800591c <MX_TIM1_Init+0x194>)
 8005890:	f006 fdee 	bl	800c470 <HAL_TIM_PWM_ConfigChannel>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800589a:	f7ff f806 	bl	80048aa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800589e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80058a2:	2208      	movs	r2, #8
 80058a4:	4619      	mov	r1, r3
 80058a6:	481d      	ldr	r0, [pc, #116]	; (800591c <MX_TIM1_Init+0x194>)
 80058a8:	f006 fde2 	bl	800c470 <HAL_TIM_PWM_ConfigChannel>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80058b2:	f7fe fffa 	bl	80048aa <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 80058b6:	4819      	ldr	r0, [pc, #100]	; (800591c <MX_TIM1_Init+0x194>)
 80058b8:	f007 fe30 	bl	800d51c <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80058bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80058c0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80058c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80058c8:	2300      	movs	r3, #0
 80058ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 80058cc:	2364      	movs	r3, #100	; 0x64
 80058ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80058d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80058de:	2300      	movs	r3, #0
 80058e0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80058e2:	2300      	movs	r3, #0
 80058e4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80058e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80058ec:	2300      	movs	r3, #0
 80058ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80058f0:	2300      	movs	r3, #0
 80058f2:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80058f4:	2300      	movs	r3, #0
 80058f6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80058f8:	1d3b      	adds	r3, r7, #4
 80058fa:	4619      	mov	r1, r3
 80058fc:	4807      	ldr	r0, [pc, #28]	; (800591c <MX_TIM1_Init+0x194>)
 80058fe:	f007 fd6d 	bl	800d3dc <HAL_TIMEx_ConfigBreakDeadTime>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d001      	beq.n	800590c <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 8005908:	f7fe ffcf 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800590c:	4803      	ldr	r0, [pc, #12]	; (800591c <MX_TIM1_Init+0x194>)
 800590e:	f000 f82f 	bl	8005970 <HAL_TIM_MspPostInit>

}
 8005912:	bf00      	nop
 8005914:	3770      	adds	r7, #112	; 0x70
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	200050b4 	.word	0x200050b4
 8005920:	40012c00 	.word	0x40012c00

08005924 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a0d      	ldr	r2, [pc, #52]	; (8005968 <HAL_TIM_Base_MspInit+0x44>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d113      	bne.n	800595e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005936:	4b0d      	ldr	r3, [pc, #52]	; (800596c <HAL_TIM_Base_MspInit+0x48>)
 8005938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800593a:	4a0c      	ldr	r2, [pc, #48]	; (800596c <HAL_TIM_Base_MspInit+0x48>)
 800593c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005940:	6613      	str	r3, [r2, #96]	; 0x60
 8005942:	4b0a      	ldr	r3, [pc, #40]	; (800596c <HAL_TIM_Base_MspInit+0x48>)
 8005944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005946:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800594e:	2200      	movs	r2, #0
 8005950:	2100      	movs	r1, #0
 8005952:	2019      	movs	r0, #25
 8005954:	f001 fd1b 	bl	800738e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005958:	2019      	movs	r0, #25
 800595a:	f001 fd32 	bl	80073c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800595e:	bf00      	nop
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	40012c00 	.word	0x40012c00
 800596c:	40021000 	.word	0x40021000

08005970 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08a      	sub	sp, #40	; 0x28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005978:	f107 0314 	add.w	r3, r7, #20
 800597c:	2200      	movs	r2, #0
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	605a      	str	r2, [r3, #4]
 8005982:	609a      	str	r2, [r3, #8]
 8005984:	60da      	str	r2, [r3, #12]
 8005986:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a2f      	ldr	r2, [pc, #188]	; (8005a4c <HAL_TIM_MspPostInit+0xdc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d157      	bne.n	8005a42 <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005992:	4b2f      	ldr	r3, [pc, #188]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 8005994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005996:	4a2e      	ldr	r2, [pc, #184]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 8005998:	f043 0304 	orr.w	r3, r3, #4
 800599c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800599e:	4b2c      	ldr	r3, [pc, #176]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	613b      	str	r3, [r7, #16]
 80059a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059aa:	4b29      	ldr	r3, [pc, #164]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ae:	4a28      	ldr	r2, [pc, #160]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059b0:	f043 0302 	orr.w	r3, r3, #2
 80059b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059b6:	4b26      	ldr	r3, [pc, #152]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059c2:	4b23      	ldr	r3, [pc, #140]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059c6:	4a22      	ldr	r2, [pc, #136]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059c8:	f043 0301 	orr.w	r3, r3, #1
 80059cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059ce:	4b20      	ldr	r3, [pc, #128]	; (8005a50 <HAL_TIM_MspPostInit+0xe0>)
 80059d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	60bb      	str	r3, [r7, #8]
 80059d8:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80059da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059e0:	2302      	movs	r3, #2
 80059e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059e4:	2300      	movs	r3, #0
 80059e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059e8:	2300      	movs	r3, #0
 80059ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80059ec:	2304      	movs	r3, #4
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059f0:	f107 0314 	add.w	r3, r7, #20
 80059f4:	4619      	mov	r1, r3
 80059f6:	4817      	ldr	r0, [pc, #92]	; (8005a54 <HAL_TIM_MspPostInit+0xe4>)
 80059f8:	f002 feae 	bl	8008758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80059fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a02:	2302      	movs	r3, #2
 8005a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a06:	2300      	movs	r3, #0
 8005a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8005a0e:	2304      	movs	r3, #4
 8005a10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a12:	f107 0314 	add.w	r3, r7, #20
 8005a16:	4619      	mov	r1, r3
 8005a18:	480f      	ldr	r0, [pc, #60]	; (8005a58 <HAL_TIM_MspPostInit+0xe8>)
 8005a1a:	f002 fe9d 	bl	8008758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8005a1e:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 8005a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a24:	2302      	movs	r3, #2
 8005a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005a30:	2306      	movs	r3, #6
 8005a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a34:	f107 0314 	add.w	r3, r7, #20
 8005a38:	4619      	mov	r1, r3
 8005a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a3e:	f002 fe8b 	bl	8008758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005a42:	bf00      	nop
 8005a44:	3728      	adds	r7, #40	; 0x28
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	40012c00 	.word	0x40012c00
 8005a50:	40021000 	.word	0x40021000
 8005a54:	48000800 	.word	0x48000800
 8005a58:	48000400 	.word	0x48000400

08005a5c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005a60:	4b22      	ldr	r3, [pc, #136]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a62:	4a23      	ldr	r2, [pc, #140]	; (8005af0 <MX_USART2_UART_Init+0x94>)
 8005a64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8005a66:	4b21      	ldr	r3, [pc, #132]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a68:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8005a6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a6e:	4b1f      	ldr	r3, [pc, #124]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a74:	4b1d      	ldr	r3, [pc, #116]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005a7a:	4b1c      	ldr	r3, [pc, #112]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a80:	4b1a      	ldr	r3, [pc, #104]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a82:	220c      	movs	r2, #12
 8005a84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a86:	4b19      	ldr	r3, [pc, #100]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a8c:	4b17      	ldr	r3, [pc, #92]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a8e:	2200      	movs	r2, #0
 8005a90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a92:	4b16      	ldr	r3, [pc, #88]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a98:	4b14      	ldr	r3, [pc, #80]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a9e:	4b13      	ldr	r3, [pc, #76]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005aa4:	4811      	ldr	r0, [pc, #68]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005aa6:	f007 fdb7 	bl	800d618 <HAL_UART_Init>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005ab0:	f7fe fefb 	bl	80048aa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	480d      	ldr	r0, [pc, #52]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005ab8:	f009 f9bb 	bl	800ee32 <HAL_UARTEx_SetTxFifoThreshold>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005ac2:	f7fe fef2 	bl	80048aa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	4808      	ldr	r0, [pc, #32]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005aca:	f009 f9f0 	bl	800eeae <HAL_UARTEx_SetRxFifoThreshold>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005ad4:	f7fe fee9 	bl	80048aa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005ad8:	4804      	ldr	r0, [pc, #16]	; (8005aec <MX_USART2_UART_Init+0x90>)
 8005ada:	f009 f971 	bl	800edc0 <HAL_UARTEx_DisableFifoMode>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005ae4:	f7fe fee1 	bl	80048aa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005ae8:	bf00      	nop
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	20005100 	.word	0x20005100
 8005af0:	40004400 	.word	0x40004400

08005af4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08a      	sub	sp, #40	; 0x28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005afc:	f107 0314 	add.w	r3, r7, #20
 8005b00:	2200      	movs	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	605a      	str	r2, [r3, #4]
 8005b06:	609a      	str	r2, [r3, #8]
 8005b08:	60da      	str	r2, [r3, #12]
 8005b0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a1b      	ldr	r2, [pc, #108]	; (8005b80 <HAL_UART_MspInit+0x8c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d12f      	bne.n	8005b76 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b16:	4b1b      	ldr	r3, [pc, #108]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b1a:	4a1a      	ldr	r2, [pc, #104]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b20:	6593      	str	r3, [r2, #88]	; 0x58
 8005b22:	4b18      	ldr	r3, [pc, #96]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b2a:	613b      	str	r3, [r7, #16]
 8005b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b2e:	4b15      	ldr	r3, [pc, #84]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b32:	4a14      	ldr	r2, [pc, #80]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b34:	f043 0302 	orr.w	r3, r3, #2
 8005b38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b3a:	4b12      	ldr	r3, [pc, #72]	; (8005b84 <HAL_UART_MspInit+0x90>)
 8005b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005b46:	2318      	movs	r3, #24
 8005b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b52:	2300      	movs	r3, #0
 8005b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005b56:	2307      	movs	r3, #7
 8005b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b5a:	f107 0314 	add.w	r3, r7, #20
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4809      	ldr	r0, [pc, #36]	; (8005b88 <HAL_UART_MspInit+0x94>)
 8005b62:	f002 fdf9 	bl	8008758 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005b66:	2200      	movs	r2, #0
 8005b68:	2100      	movs	r1, #0
 8005b6a:	2026      	movs	r0, #38	; 0x26
 8005b6c:	f001 fc0f 	bl	800738e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005b70:	2026      	movs	r0, #38	; 0x26
 8005b72:	f001 fc26 	bl	80073c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005b76:	bf00      	nop
 8005b78:	3728      	adds	r7, #40	; 0x28
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	40004400 	.word	0x40004400
 8005b84:	40021000 	.word	0x40021000
 8005b88:	48000400 	.word	0x48000400

08005b8c <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8005b94:	1d39      	adds	r1, r7, #4
 8005b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	4803      	ldr	r0, [pc, #12]	; (8005bac <__io_putchar+0x20>)
 8005b9e:	f007 fd8b 	bl	800d6b8 <HAL_UART_Transmit>
return 0;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	20005100 	.word	0x20005100

08005bb0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005bb8:	2201      	movs	r2, #1
 8005bba:	4904      	ldr	r1, [pc, #16]	; (8005bcc <HAL_UART_RxCpltCallback+0x1c>)
 8005bbc:	4804      	ldr	r0, [pc, #16]	; (8005bd0 <HAL_UART_RxCpltCallback+0x20>)
 8005bbe:	f007 fe11 	bl	800d7e4 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005bc2:	bf00      	nop
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	20004cf8 	.word	0x20004cf8
 8005bd0:	20005100 	.word	0x20005100

08005bd4 <store_eeprom_regs>:

#include "user_config.h"
#include "eeprom.h"

void store_eeprom_regs()
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
	eeprom_store(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005bd8:	2380      	movs	r3, #128	; 0x80
 8005bda:	4a03      	ldr	r2, [pc, #12]	; (8005be8 <store_eeprom_regs+0x14>)
 8005bdc:	2140      	movs	r1, #64	; 0x40
 8005bde:	4803      	ldr	r0, [pc, #12]	; (8005bec <store_eeprom_regs+0x18>)
 8005be0:	f7fc f8b6 	bl	8001d50 <eeprom_store>
}
 8005be4:	bf00      	nop
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	20004dfc 	.word	0x20004dfc
 8005bec:	20004cfc 	.word	0x20004cfc

08005bf0 <load_eeprom_regs>:

void load_eeprom_regs()
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	af00      	add	r7, sp, #0
	eeprom_restore(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005bf4:	2380      	movs	r3, #128	; 0x80
 8005bf6:	4a03      	ldr	r2, [pc, #12]	; (8005c04 <load_eeprom_regs+0x14>)
 8005bf8:	2140      	movs	r1, #64	; 0x40
 8005bfa:	4803      	ldr	r0, [pc, #12]	; (8005c08 <load_eeprom_regs+0x18>)
 8005bfc:	f7fc f824 	bl	8001c48 <eeprom_restore>
}
 8005c00:	bf00      	nop
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20004dfc 	.word	0x20004dfc
 8005c08:	20004cfc 	.word	0x20004cfc

08005c0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005c0c:	480d      	ldr	r0, [pc, #52]	; (8005c44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005c0e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c10:	480d      	ldr	r0, [pc, #52]	; (8005c48 <LoopForever+0x6>)
  ldr r1, =_edata
 8005c12:	490e      	ldr	r1, [pc, #56]	; (8005c4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c14:	4a0e      	ldr	r2, [pc, #56]	; (8005c50 <LoopForever+0xe>)
  movs r3, #0
 8005c16:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005c18:	e002      	b.n	8005c20 <LoopCopyDataInit>

08005c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c1e:	3304      	adds	r3, #4

08005c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c24:	d3f9      	bcc.n	8005c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c26:	4a0b      	ldr	r2, [pc, #44]	; (8005c54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c28:	4c0b      	ldr	r4, [pc, #44]	; (8005c58 <LoopForever+0x16>)
  movs r3, #0
 8005c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c2c:	e001      	b.n	8005c32 <LoopFillZerobss>

08005c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c30:	3204      	adds	r2, #4

08005c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c34:	d3fb      	bcc.n	8005c2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005c36:	f7ff fd95 	bl	8005764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005c3a:	f009 f9d3 	bl	800efe4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005c3e:	f7fe faff 	bl	8004240 <main>

08005c42 <LoopForever>:

LoopForever:
    b LoopForever
 8005c42:	e7fe      	b.n	8005c42 <LoopForever>
  ldr   r0, =_estack
 8005c44:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c4c:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8005c50:	08014e78 	.word	0x08014e78
  ldr r2, =_sbss
 8005c54:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8005c58:	200051a4 	.word	0x200051a4

08005c5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c5c:	e7fe      	b.n	8005c5c <ADC1_2_IRQHandler>

08005c5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b082      	sub	sp, #8
 8005c62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c68:	2003      	movs	r0, #3
 8005c6a:	f001 fb85 	bl	8007378 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c6e:	2000      	movs	r0, #0
 8005c70:	f000 f80e 	bl	8005c90 <HAL_InitTick>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	71fb      	strb	r3, [r7, #7]
 8005c7e:	e001      	b.n	8005c84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005c80:	f7ff fabe 	bl	8005200 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c84:	79fb      	ldrb	r3, [r7, #7]

}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005c9c:	4b16      	ldr	r3, [pc, #88]	; (8005cf8 <HAL_InitTick+0x68>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d022      	beq.n	8005cea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ca4:	4b15      	ldr	r3, [pc, #84]	; (8005cfc <HAL_InitTick+0x6c>)
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b13      	ldr	r3, [pc, #76]	; (8005cf8 <HAL_InitTick+0x68>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005cb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 fb90 	bl	80073de <HAL_SYSTICK_Config>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10f      	bne.n	8005ce4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b0f      	cmp	r3, #15
 8005cc8:	d809      	bhi.n	8005cde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005cca:	2200      	movs	r2, #0
 8005ccc:	6879      	ldr	r1, [r7, #4]
 8005cce:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd2:	f001 fb5c 	bl	800738e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005cd6:	4a0a      	ldr	r2, [pc, #40]	; (8005d00 <HAL_InitTick+0x70>)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	e007      	b.n	8005cee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	73fb      	strb	r3, [r7, #15]
 8005ce2:	e004      	b.n	8005cee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]
 8005ce8:	e001      	b.n	8005cee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	20000008 	.word	0x20000008
 8005cfc:	20000000 	.word	0x20000000
 8005d00:	20000004 	.word	0x20000004

08005d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d08:	4b05      	ldr	r3, [pc, #20]	; (8005d20 <HAL_IncTick+0x1c>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	4b05      	ldr	r3, [pc, #20]	; (8005d24 <HAL_IncTick+0x20>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4413      	add	r3, r2
 8005d12:	4a03      	ldr	r2, [pc, #12]	; (8005d20 <HAL_IncTick+0x1c>)
 8005d14:	6013      	str	r3, [r2, #0]
}
 8005d16:	bf00      	nop
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	20005190 	.word	0x20005190
 8005d24:	20000008 	.word	0x20000008

08005d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d2c:	4b03      	ldr	r3, [pc, #12]	; (8005d3c <HAL_GetTick+0x14>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20005190 	.word	0x20005190

08005d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d48:	f7ff ffee 	bl	8005d28 <HAL_GetTick>
 8005d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d58:	d004      	beq.n	8005d64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d5a:	4b09      	ldr	r3, [pc, #36]	; (8005d80 <HAL_Delay+0x40>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4413      	add	r3, r2
 8005d62:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d64:	bf00      	nop
 8005d66:	f7ff ffdf 	bl	8005d28 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d8f7      	bhi.n	8005d66 <HAL_Delay+0x26>
  {
  }
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000008 	.word	0x20000008

08005d84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	431a      	orrs	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	609a      	str	r2, [r3, #8]
}
 8005d9e:	bf00      	nop
 8005da0:	370c      	adds	r7, #12
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr

08005daa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b083      	sub	sp, #12
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	609a      	str	r2, [r3, #8]
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	3360      	adds	r3, #96	; 0x60
 8005dfe:	461a      	mov	r2, r3
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	4b08      	ldr	r3, [pc, #32]	; (8005e30 <LL_ADC_SetOffset+0x44>)
 8005e0e:	4013      	ands	r3, r2
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005e24:	bf00      	nop
 8005e26:	371c      	adds	r7, #28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr
 8005e30:	03fff000 	.word	0x03fff000

08005e34 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	3360      	adds	r3, #96	; 0x60
 8005e42:	461a      	mov	r2, r3
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	4413      	add	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b087      	sub	sp, #28
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3360      	adds	r3, #96	; 0x60
 8005e70:	461a      	mov	r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	431a      	orrs	r2, r3
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005e8a:	bf00      	nop
 8005e8c:	371c      	adds	r7, #28
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b087      	sub	sp, #28
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	60f8      	str	r0, [r7, #12]
 8005e9e:	60b9      	str	r1, [r7, #8]
 8005ea0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3360      	adds	r3, #96	; 0x60
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	4413      	add	r3, r2
 8005eae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005ec0:	bf00      	nop
 8005ec2:	371c      	adds	r7, #28
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b087      	sub	sp, #28
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	3360      	adds	r3, #96	; 0x60
 8005edc:	461a      	mov	r2, r3
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4413      	add	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005ef6:	bf00      	nop
 8005ef8:	371c      	adds	r7, #28
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	615a      	str	r2, [r3, #20]
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e000      	b.n	8005f42 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b087      	sub	sp, #28
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	60f8      	str	r0, [r7, #12]
 8005f56:	60b9      	str	r1, [r7, #8]
 8005f58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3330      	adds	r3, #48	; 0x30
 8005f5e:	461a      	mov	r2, r3
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	0a1b      	lsrs	r3, r3, #8
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	f003 030c 	and.w	r3, r3, #12
 8005f6a:	4413      	add	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	f003 031f 	and.w	r3, r3, #31
 8005f78:	211f      	movs	r1, #31
 8005f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	401a      	ands	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	0e9b      	lsrs	r3, r3, #26
 8005f86:	f003 011f 	and.w	r1, r3, #31
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f003 031f 	and.w	r3, r3, #31
 8005f90:	fa01 f303 	lsl.w	r3, r1, r3
 8005f94:	431a      	orrs	r2, r3
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005f9a:	bf00      	nop
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b087      	sub	sp, #28
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	60f8      	str	r0, [r7, #12]
 8005fae:	60b9      	str	r1, [r7, #8]
 8005fb0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	3314      	adds	r3, #20
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	0e5b      	lsrs	r3, r3, #25
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	4413      	add	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	0d1b      	lsrs	r3, r3, #20
 8005fce:	f003 031f 	and.w	r3, r3, #31
 8005fd2:	2107      	movs	r1, #7
 8005fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	401a      	ands	r2, r3
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	0d1b      	lsrs	r3, r3, #20
 8005fe0:	f003 031f 	and.w	r3, r3, #31
 8005fe4:	6879      	ldr	r1, [r7, #4]
 8005fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8005fea:	431a      	orrs	r2, r3
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005ff0:	bf00      	nop
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006014:	43db      	mvns	r3, r3
 8006016:	401a      	ands	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f003 0318 	and.w	r3, r3, #24
 800601e:	4908      	ldr	r1, [pc, #32]	; (8006040 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006020:	40d9      	lsrs	r1, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	400b      	ands	r3, r1
 8006026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800602a:	431a      	orrs	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006032:	bf00      	nop
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	0007ffff 	.word	0x0007ffff

08006044 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 031f 	and.w	r3, r3, #31
}
 8006054:	4618      	mov	r0, r3
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006070:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	6093      	str	r3, [r2, #8]
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006094:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006098:	d101      	bne.n	800609e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80060bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060e8:	d101      	bne.n	80060ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80060ea:	2301      	movs	r3, #1
 80060ec:	e000      	b.n	80060f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800610c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006110:	f043 0201 	orr.w	r2, r3, #1
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b01      	cmp	r3, #1
 8006136:	d101      	bne.n	800613c <LL_ADC_IsEnabled+0x18>
 8006138:	2301      	movs	r3, #1
 800613a:	e000      	b.n	800613e <LL_ADC_IsEnabled+0x1a>
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800615a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800615e:	f043 0204 	orr.w	r2, r3, #4
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b04      	cmp	r3, #4
 8006184:	d101      	bne.n	800618a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b08      	cmp	r3, #8
 80061aa:	d101      	bne.n	80061b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	370c      	adds	r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
	...

080061c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80061c0:	b590      	push	{r4, r7, lr}
 80061c2:	b089      	sub	sp, #36	; 0x24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061c8:	2300      	movs	r3, #0
 80061ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80061cc:	2300      	movs	r3, #0
 80061ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e177      	b.n	80064ca <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7fb f83b 	bl	8001264 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff ff3f 	bl	8006084 <LL_ADC_IsDeepPowerDownEnabled>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d004      	beq.n	8006216 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4618      	mov	r0, r3
 8006212:	f7ff ff25 	bl	8006060 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4618      	mov	r0, r3
 800621c:	f7ff ff5a 	bl	80060d4 <LL_ADC_IsInternalRegulatorEnabled>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d115      	bne.n	8006252 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f7ff ff3e 	bl	80060ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006230:	4b9c      	ldr	r3, [pc, #624]	; (80064a4 <HAL_ADC_Init+0x2e4>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	099b      	lsrs	r3, r3, #6
 8006236:	4a9c      	ldr	r2, [pc, #624]	; (80064a8 <HAL_ADC_Init+0x2e8>)
 8006238:	fba2 2303 	umull	r2, r3, r2, r3
 800623c:	099b      	lsrs	r3, r3, #6
 800623e:	3301      	adds	r3, #1
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006244:	e002      	b.n	800624c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3b01      	subs	r3, #1
 800624a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f9      	bne.n	8006246 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff ff3c 	bl	80060d4 <LL_ADC_IsInternalRegulatorEnabled>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10d      	bne.n	800627e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006266:	f043 0210 	orr.w	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006272:	f043 0201 	orr.w	r2, r3, #1
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f7ff ff75 	bl	8006172 <LL_ADC_REG_IsConversionOngoing>
 8006288:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800628e:	f003 0310 	and.w	r3, r3, #16
 8006292:	2b00      	cmp	r3, #0
 8006294:	f040 8110 	bne.w	80064b8 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	f040 810c 	bne.w	80064b8 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80062a8:	f043 0202 	orr.w	r2, r3, #2
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7ff ff35 	bl	8006124 <LL_ADC_IsEnabled>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d111      	bne.n	80062e4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80062c4:	f7ff ff2e 	bl	8006124 <LL_ADC_IsEnabled>
 80062c8:	4604      	mov	r4, r0
 80062ca:	4878      	ldr	r0, [pc, #480]	; (80064ac <HAL_ADC_Init+0x2ec>)
 80062cc:	f7ff ff2a 	bl	8006124 <LL_ADC_IsEnabled>
 80062d0:	4603      	mov	r3, r0
 80062d2:	4323      	orrs	r3, r4
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	4619      	mov	r1, r3
 80062de:	4874      	ldr	r0, [pc, #464]	; (80064b0 <HAL_ADC_Init+0x2f0>)
 80062e0:	f7ff fd50 	bl	8005d84 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	7f5b      	ldrb	r3, [r3, #29]
 80062e8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80062ee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80062f4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80062fa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006302:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006304:	4313      	orrs	r3, r2
 8006306:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800630e:	2b01      	cmp	r3, #1
 8006310:	d106      	bne.n	8006320 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006316:	3b01      	subs	r3, #1
 8006318:	045b      	lsls	r3, r3, #17
 800631a:	69ba      	ldr	r2, [r7, #24]
 800631c:	4313      	orrs	r3, r2
 800631e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006324:	2b00      	cmp	r3, #0
 8006326:	d009      	beq.n	800633c <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800632c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006334:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006336:	69ba      	ldr	r2, [r7, #24]
 8006338:	4313      	orrs	r3, r2
 800633a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68da      	ldr	r2, [r3, #12]
 8006342:	4b5c      	ldr	r3, [pc, #368]	; (80064b4 <HAL_ADC_Init+0x2f4>)
 8006344:	4013      	ands	r3, r2
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	69b9      	ldr	r1, [r7, #24]
 800634c:	430b      	orrs	r3, r1
 800634e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	430a      	orrs	r2, r1
 8006364:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f7ff ff01 	bl	8006172 <LL_ADC_REG_IsConversionOngoing>
 8006370:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff ff0e 	bl	8006198 <LL_ADC_INJ_IsConversionOngoing>
 800637c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d16d      	bne.n	8006460 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d16a      	bne.n	8006460 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800638e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006396:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006398:	4313      	orrs	r3, r2
 800639a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063a6:	f023 0302 	bic.w	r3, r3, #2
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	69b9      	ldr	r1, [r7, #24]
 80063b0:	430b      	orrs	r3, r1
 80063b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d017      	beq.n	80063ec <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691a      	ldr	r2, [r3, #16]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80063ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80063d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80063d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6911      	ldr	r1, [r2, #16]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	430b      	orrs	r3, r1
 80063e6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80063ea:	e013      	b.n	8006414 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800640c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006410:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800641a:	2b01      	cmp	r3, #1
 800641c:	d118      	bne.n	8006450 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006428:	f023 0304 	bic.w	r3, r3, #4
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006434:	4311      	orrs	r1, r2
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800643a:	4311      	orrs	r1, r2
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006440:	430a      	orrs	r2, r1
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0201 	orr.w	r2, r2, #1
 800644c:	611a      	str	r2, [r3, #16]
 800644e:	e007      	b.n	8006460 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691a      	ldr	r2, [r3, #16]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0201 	bic.w	r2, r2, #1
 800645e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d10c      	bne.n	8006482 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646e:	f023 010f 	bic.w	r1, r3, #15
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	1e5a      	subs	r2, r3, #1
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	430a      	orrs	r2, r1
 800647e:	631a      	str	r2, [r3, #48]	; 0x30
 8006480:	e007      	b.n	8006492 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 020f 	bic.w	r2, r2, #15
 8006490:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006496:	f023 0303 	bic.w	r3, r3, #3
 800649a:	f043 0201 	orr.w	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80064a2:	e011      	b.n	80064c8 <HAL_ADC_Init+0x308>
 80064a4:	20000000 	.word	0x20000000
 80064a8:	053e2d63 	.word	0x053e2d63
 80064ac:	50000100 	.word	0x50000100
 80064b0:	50000300 	.word	0x50000300
 80064b4:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064bc:	f043 0210 	orr.w	r2, r3, #16
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80064c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3724      	adds	r7, #36	; 0x24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd90      	pop	{r4, r7, pc}
 80064d2:	bf00      	nop

080064d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064e0:	4851      	ldr	r0, [pc, #324]	; (8006628 <HAL_ADC_Start_DMA+0x154>)
 80064e2:	f7ff fdaf 	bl	8006044 <LL_ADC_GetMultimode>
 80064e6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7ff fe40 	bl	8006172 <LL_ADC_REG_IsConversionOngoing>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f040 808f 	bne.w	8006618 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006500:	2b01      	cmp	r3, #1
 8006502:	d101      	bne.n	8006508 <HAL_ADC_Start_DMA+0x34>
 8006504:	2302      	movs	r3, #2
 8006506:	e08a      	b.n	800661e <HAL_ADC_Start_DMA+0x14a>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d005      	beq.n	8006522 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	2b05      	cmp	r3, #5
 800651a:	d002      	beq.n	8006522 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	2b09      	cmp	r3, #9
 8006520:	d173      	bne.n	800660a <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 fc98 	bl	8006e58 <ADC_Enable>
 8006528:	4603      	mov	r3, r0
 800652a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800652c:	7dfb      	ldrb	r3, [r7, #23]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d166      	bne.n	8006600 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006536:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800653a:	f023 0301 	bic.w	r3, r3, #1
 800653e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a38      	ldr	r2, [pc, #224]	; (800662c <HAL_ADC_Start_DMA+0x158>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d002      	beq.n	8006556 <HAL_ADC_Start_DMA+0x82>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	e001      	b.n	800655a <HAL_ADC_Start_DMA+0x86>
 8006556:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	6812      	ldr	r2, [r2, #0]
 800655e:	4293      	cmp	r3, r2
 8006560:	d002      	beq.n	8006568 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d105      	bne.n	8006574 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d006      	beq.n	800658e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006584:	f023 0206 	bic.w	r2, r3, #6
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	661a      	str	r2, [r3, #96]	; 0x60
 800658c:	e002      	b.n	8006594 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006598:	4a25      	ldr	r2, [pc, #148]	; (8006630 <HAL_ADC_Start_DMA+0x15c>)
 800659a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a0:	4a24      	ldr	r2, [pc, #144]	; (8006634 <HAL_ADC_Start_DMA+0x160>)
 80065a2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a8:	4a23      	ldr	r2, [pc, #140]	; (8006638 <HAL_ADC_Start_DMA+0x164>)
 80065aa:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	221c      	movs	r2, #28
 80065b2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f042 0210 	orr.w	r2, r2, #16
 80065ca:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0201 	orr.w	r2, r2, #1
 80065da:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	3340      	adds	r3, #64	; 0x40
 80065e6:	4619      	mov	r1, r3
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f000 ffac 	bl	8007548 <HAL_DMA_Start_IT>
 80065f0:	4603      	mov	r3, r0
 80065f2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fda6 	bl	800614a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80065fe:	e00d      	b.n	800661c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8006608:	e008      	b.n	800661c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006616:	e001      	b.n	800661c <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006618:	2302      	movs	r3, #2
 800661a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800661c:	7dfb      	ldrb	r3, [r7, #23]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3718      	adds	r7, #24
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	50000300 	.word	0x50000300
 800662c:	50000100 	.word	0x50000100
 8006630:	08006f1d 	.word	0x08006f1d
 8006634:	08006ff5 	.word	0x08006ff5
 8006638:	08007011 	.word	0x08007011

0800663c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800666c:	bf00      	nop
 800666e:	370c      	adds	r7, #12
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b0b6      	sub	sp, #216	; 0xd8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006688:	2300      	movs	r3, #0
 800668a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_ADC_ConfigChannel+0x22>
 8006696:	2302      	movs	r3, #2
 8006698:	e3c8      	b.n	8006e2c <HAL_ADC_ConfigChannel+0x7b4>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7ff fd63 	bl	8006172 <LL_ADC_REG_IsConversionOngoing>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f040 83ad 	bne.w	8006e0e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6818      	ldr	r0, [r3, #0]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	6859      	ldr	r1, [r3, #4]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	461a      	mov	r2, r3
 80066c2:	f7ff fc44 	bl	8005f4e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7ff fd51 	bl	8006172 <LL_ADC_REG_IsConversionOngoing>
 80066d0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fd5d 	bl	8006198 <LL_ADC_INJ_IsConversionOngoing>
 80066de:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80066e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f040 81d9 	bne.w	8006a9e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80066ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f040 81d4 	bne.w	8006a9e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066fe:	d10f      	bne.n	8006720 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6818      	ldr	r0, [r3, #0]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2200      	movs	r2, #0
 800670a:	4619      	mov	r1, r3
 800670c:	f7ff fc4b 	bl	8005fa6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006718:	4618      	mov	r0, r3
 800671a:	f7ff fbf2 	bl	8005f02 <LL_ADC_SetSamplingTimeCommonConfig>
 800671e:	e00e      	b.n	800673e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6818      	ldr	r0, [r3, #0]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	6819      	ldr	r1, [r3, #0]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	461a      	mov	r2, r3
 800672e:	f7ff fc3a 	bl	8005fa6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2100      	movs	r1, #0
 8006738:	4618      	mov	r0, r3
 800673a:	f7ff fbe2 	bl	8005f02 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	695a      	ldr	r2, [r3, #20]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	08db      	lsrs	r3, r3, #3
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	005b      	lsls	r3, r3, #1
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	2b04      	cmp	r3, #4
 800675e:	d022      	beq.n	80067a6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6818      	ldr	r0, [r3, #0]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	6919      	ldr	r1, [r3, #16]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006770:	f7ff fb3c 	bl	8005dec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6818      	ldr	r0, [r3, #0]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	6919      	ldr	r1, [r3, #16]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	461a      	mov	r2, r3
 8006782:	f7ff fb88 	bl	8005e96 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6818      	ldr	r0, [r3, #0]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	6919      	ldr	r1, [r3, #16]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	7f1b      	ldrb	r3, [r3, #28]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d102      	bne.n	800679c <HAL_ADC_ConfigChannel+0x124>
 8006796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800679a:	e000      	b.n	800679e <HAL_ADC_ConfigChannel+0x126>
 800679c:	2300      	movs	r3, #0
 800679e:	461a      	mov	r2, r3
 80067a0:	f7ff fb94 	bl	8005ecc <LL_ADC_SetOffsetSaturation>
 80067a4:	e17b      	b.n	8006a9e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2100      	movs	r1, #0
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7ff fb41 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 80067b2:	4603      	mov	r3, r0
 80067b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10a      	bne.n	80067d2 <HAL_ADC_ConfigChannel+0x15a>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2100      	movs	r1, #0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7ff fb36 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 80067c8:	4603      	mov	r3, r0
 80067ca:	0e9b      	lsrs	r3, r3, #26
 80067cc:	f003 021f 	and.w	r2, r3, #31
 80067d0:	e01e      	b.n	8006810 <HAL_ADC_ConfigChannel+0x198>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2100      	movs	r1, #0
 80067d8:	4618      	mov	r0, r3
 80067da:	f7ff fb2b 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 80067de:	4603      	mov	r3, r0
 80067e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80067e8:	fa93 f3a3 	rbit	r3, r3
 80067ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80067f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80067f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006800:	2320      	movs	r3, #32
 8006802:	e004      	b.n	800680e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006804:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006808:	fab3 f383 	clz	r3, r3
 800680c:	b2db      	uxtb	r3, r3
 800680e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006818:	2b00      	cmp	r3, #0
 800681a:	d105      	bne.n	8006828 <HAL_ADC_ConfigChannel+0x1b0>
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	0e9b      	lsrs	r3, r3, #26
 8006822:	f003 031f 	and.w	r3, r3, #31
 8006826:	e018      	b.n	800685a <HAL_ADC_ConfigChannel+0x1e2>
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006830:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006834:	fa93 f3a3 	rbit	r3, r3
 8006838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800683c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006840:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006844:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800684c:	2320      	movs	r3, #32
 800684e:	e004      	b.n	800685a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006850:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006854:	fab3 f383 	clz	r3, r3
 8006858:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800685a:	429a      	cmp	r2, r3
 800685c:	d106      	bne.n	800686c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2200      	movs	r2, #0
 8006864:	2100      	movs	r1, #0
 8006866:	4618      	mov	r0, r3
 8006868:	f7ff fafa 	bl	8005e60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2101      	movs	r1, #1
 8006872:	4618      	mov	r0, r3
 8006874:	f7ff fade 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 8006878:	4603      	mov	r3, r0
 800687a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10a      	bne.n	8006898 <HAL_ADC_ConfigChannel+0x220>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2101      	movs	r1, #1
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff fad3 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 800688e:	4603      	mov	r3, r0
 8006890:	0e9b      	lsrs	r3, r3, #26
 8006892:	f003 021f 	and.w	r2, r3, #31
 8006896:	e01e      	b.n	80068d6 <HAL_ADC_ConfigChannel+0x25e>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2101      	movs	r1, #1
 800689e:	4618      	mov	r0, r3
 80068a0:	f7ff fac8 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 80068a4:	4603      	mov	r3, r0
 80068a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80068ae:	fa93 f3a3 	rbit	r3, r3
 80068b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80068b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80068be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80068c6:	2320      	movs	r3, #32
 80068c8:	e004      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80068ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068ce:	fab3 f383 	clz	r3, r3
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d105      	bne.n	80068ee <HAL_ADC_ConfigChannel+0x276>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	0e9b      	lsrs	r3, r3, #26
 80068e8:	f003 031f 	and.w	r3, r3, #31
 80068ec:	e018      	b.n	8006920 <HAL_ADC_ConfigChannel+0x2a8>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068fa:	fa93 f3a3 	rbit	r3, r3
 80068fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006902:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800690a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006912:	2320      	movs	r3, #32
 8006914:	e004      	b.n	8006920 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006916:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800691a:	fab3 f383 	clz	r3, r3
 800691e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006920:	429a      	cmp	r2, r3
 8006922:	d106      	bne.n	8006932 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2200      	movs	r2, #0
 800692a:	2101      	movs	r1, #1
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff fa97 	bl	8005e60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2102      	movs	r1, #2
 8006938:	4618      	mov	r0, r3
 800693a:	f7ff fa7b 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 800693e:	4603      	mov	r3, r0
 8006940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10a      	bne.n	800695e <HAL_ADC_ConfigChannel+0x2e6>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2102      	movs	r1, #2
 800694e:	4618      	mov	r0, r3
 8006950:	f7ff fa70 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 8006954:	4603      	mov	r3, r0
 8006956:	0e9b      	lsrs	r3, r3, #26
 8006958:	f003 021f 	and.w	r2, r3, #31
 800695c:	e01e      	b.n	800699c <HAL_ADC_ConfigChannel+0x324>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2102      	movs	r1, #2
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff fa65 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 800696a:	4603      	mov	r3, r0
 800696c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006970:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006974:	fa93 f3a3 	rbit	r3, r3
 8006978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800697c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006980:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006984:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800698c:	2320      	movs	r3, #32
 800698e:	e004      	b.n	800699a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006990:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006994:	fab3 f383 	clz	r3, r3
 8006998:	b2db      	uxtb	r3, r3
 800699a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d105      	bne.n	80069b4 <HAL_ADC_ConfigChannel+0x33c>
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	0e9b      	lsrs	r3, r3, #26
 80069ae:	f003 031f 	and.w	r3, r3, #31
 80069b2:	e016      	b.n	80069e2 <HAL_ADC_ConfigChannel+0x36a>
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80069c0:	fa93 f3a3 	rbit	r3, r3
 80069c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80069c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80069c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80069cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80069d4:	2320      	movs	r3, #32
 80069d6:	e004      	b.n	80069e2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80069d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069dc:	fab3 f383 	clz	r3, r3
 80069e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d106      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2200      	movs	r2, #0
 80069ec:	2102      	movs	r1, #2
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff fa36 	bl	8005e60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2103      	movs	r1, #3
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7ff fa1a 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 8006a00:	4603      	mov	r3, r0
 8006a02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10a      	bne.n	8006a20 <HAL_ADC_ConfigChannel+0x3a8>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2103      	movs	r1, #3
 8006a10:	4618      	mov	r0, r3
 8006a12:	f7ff fa0f 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 8006a16:	4603      	mov	r3, r0
 8006a18:	0e9b      	lsrs	r3, r3, #26
 8006a1a:	f003 021f 	and.w	r2, r3, #31
 8006a1e:	e017      	b.n	8006a50 <HAL_ADC_ConfigChannel+0x3d8>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2103      	movs	r1, #3
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7ff fa04 	bl	8005e34 <LL_ADC_GetOffsetChannel>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a32:	fa93 f3a3 	rbit	r3, r3
 8006a36:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006a38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a3a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006a3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8006a42:	2320      	movs	r3, #32
 8006a44:	e003      	b.n	8006a4e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006a46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a48:	fab3 f383 	clz	r3, r3
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d105      	bne.n	8006a68 <HAL_ADC_ConfigChannel+0x3f0>
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	0e9b      	lsrs	r3, r3, #26
 8006a62:	f003 031f 	and.w	r3, r3, #31
 8006a66:	e011      	b.n	8006a8c <HAL_ADC_ConfigChannel+0x414>
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a70:	fa93 f3a3 	rbit	r3, r3
 8006a74:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006a76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a78:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006a7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006a80:	2320      	movs	r3, #32
 8006a82:	e003      	b.n	8006a8c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006a84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a86:	fab3 f383 	clz	r3, r3
 8006a8a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d106      	bne.n	8006a9e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2200      	movs	r2, #0
 8006a96:	2103      	movs	r1, #3
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff f9e1 	bl	8005e60 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7ff fb3e 	bl	8006124 <LL_ADC_IsEnabled>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 8140 	bne.w	8006d30 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	6819      	ldr	r1, [r3, #0]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	461a      	mov	r2, r3
 8006abe:	f7ff fa9d 	bl	8005ffc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	4a8f      	ldr	r2, [pc, #572]	; (8006d04 <HAL_ADC_ConfigChannel+0x68c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	f040 8131 	bne.w	8006d30 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <HAL_ADC_ConfigChannel+0x47e>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	0e9b      	lsrs	r3, r3, #26
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	f003 031f 	and.w	r3, r3, #31
 8006aea:	2b09      	cmp	r3, #9
 8006aec:	bf94      	ite	ls
 8006aee:	2301      	movls	r3, #1
 8006af0:	2300      	movhi	r3, #0
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	e019      	b.n	8006b2a <HAL_ADC_ConfigChannel+0x4b2>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006afc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006afe:	fa93 f3a3 	rbit	r3, r3
 8006b02:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006b04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b06:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006b08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006b0e:	2320      	movs	r3, #32
 8006b10:	e003      	b.n	8006b1a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006b12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b14:	fab3 f383 	clz	r3, r3
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	f003 031f 	and.w	r3, r3, #31
 8006b20:	2b09      	cmp	r3, #9
 8006b22:	bf94      	ite	ls
 8006b24:	2301      	movls	r3, #1
 8006b26:	2300      	movhi	r3, #0
 8006b28:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d079      	beq.n	8006c22 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d107      	bne.n	8006b4a <HAL_ADC_ConfigChannel+0x4d2>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	0e9b      	lsrs	r3, r3, #26
 8006b40:	3301      	adds	r3, #1
 8006b42:	069b      	lsls	r3, r3, #26
 8006b44:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b48:	e015      	b.n	8006b76 <HAL_ADC_ConfigChannel+0x4fe>
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b52:	fa93 f3a3 	rbit	r3, r3
 8006b56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006b58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b5a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006b5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006b62:	2320      	movs	r3, #32
 8006b64:	e003      	b.n	8006b6e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006b66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b68:	fab3 f383 	clz	r3, r3
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	3301      	adds	r3, #1
 8006b70:	069b      	lsls	r3, r3, #26
 8006b72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d109      	bne.n	8006b96 <HAL_ADC_ConfigChannel+0x51e>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	0e9b      	lsrs	r3, r3, #26
 8006b88:	3301      	adds	r3, #1
 8006b8a:	f003 031f 	and.w	r3, r3, #31
 8006b8e:	2101      	movs	r1, #1
 8006b90:	fa01 f303 	lsl.w	r3, r1, r3
 8006b94:	e017      	b.n	8006bc6 <HAL_ADC_ConfigChannel+0x54e>
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b9e:	fa93 f3a3 	rbit	r3, r3
 8006ba2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ba6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006bae:	2320      	movs	r3, #32
 8006bb0:	e003      	b.n	8006bba <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006bb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bb4:	fab3 f383 	clz	r3, r3
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	3301      	adds	r3, #1
 8006bbc:	f003 031f 	and.w	r3, r3, #31
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc6:	ea42 0103 	orr.w	r1, r2, r3
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10a      	bne.n	8006bec <HAL_ADC_ConfigChannel+0x574>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	0e9b      	lsrs	r3, r3, #26
 8006bdc:	3301      	adds	r3, #1
 8006bde:	f003 021f 	and.w	r2, r3, #31
 8006be2:	4613      	mov	r3, r2
 8006be4:	005b      	lsls	r3, r3, #1
 8006be6:	4413      	add	r3, r2
 8006be8:	051b      	lsls	r3, r3, #20
 8006bea:	e018      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x5a6>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf4:	fa93 f3a3 	rbit	r3, r3
 8006bf8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006bfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d101      	bne.n	8006c08 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006c04:	2320      	movs	r3, #32
 8006c06:	e003      	b.n	8006c10 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c0a:	fab3 f383 	clz	r3, r3
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	3301      	adds	r3, #1
 8006c12:	f003 021f 	and.w	r2, r3, #31
 8006c16:	4613      	mov	r3, r2
 8006c18:	005b      	lsls	r3, r3, #1
 8006c1a:	4413      	add	r3, r2
 8006c1c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c1e:	430b      	orrs	r3, r1
 8006c20:	e081      	b.n	8006d26 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d107      	bne.n	8006c3e <HAL_ADC_ConfigChannel+0x5c6>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	0e9b      	lsrs	r3, r3, #26
 8006c34:	3301      	adds	r3, #1
 8006c36:	069b      	lsls	r3, r3, #26
 8006c38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c3c:	e015      	b.n	8006c6a <HAL_ADC_ConfigChannel+0x5f2>
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c46:	fa93 f3a3 	rbit	r3, r3
 8006c4a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c4e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d101      	bne.n	8006c5a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006c56:	2320      	movs	r3, #32
 8006c58:	e003      	b.n	8006c62 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	fab3 f383 	clz	r3, r3
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	3301      	adds	r3, #1
 8006c64:	069b      	lsls	r3, r3, #26
 8006c66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d109      	bne.n	8006c8a <HAL_ADC_ConfigChannel+0x612>
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	0e9b      	lsrs	r3, r3, #26
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	2101      	movs	r1, #1
 8006c84:	fa01 f303 	lsl.w	r3, r1, r3
 8006c88:	e017      	b.n	8006cba <HAL_ADC_ConfigChannel+0x642>
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c90:	6a3b      	ldr	r3, [r7, #32]
 8006c92:	fa93 f3a3 	rbit	r3, r3
 8006c96:	61fb      	str	r3, [r7, #28]
  return result;
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006ca2:	2320      	movs	r3, #32
 8006ca4:	e003      	b.n	8006cae <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca8:	fab3 f383 	clz	r3, r3
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	3301      	adds	r3, #1
 8006cb0:	f003 031f 	and.w	r3, r3, #31
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cba:	ea42 0103 	orr.w	r1, r2, r3
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d10d      	bne.n	8006ce6 <HAL_ADC_ConfigChannel+0x66e>
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	0e9b      	lsrs	r3, r3, #26
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	f003 021f 	and.w	r2, r3, #31
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	4413      	add	r3, r2
 8006cdc:	3b1e      	subs	r3, #30
 8006cde:	051b      	lsls	r3, r3, #20
 8006ce0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006ce4:	e01e      	b.n	8006d24 <HAL_ADC_ConfigChannel+0x6ac>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	fa93 f3a3 	rbit	r3, r3
 8006cf2:	613b      	str	r3, [r7, #16]
  return result;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d104      	bne.n	8006d08 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006cfe:	2320      	movs	r3, #32
 8006d00:	e006      	b.n	8006d10 <HAL_ADC_ConfigChannel+0x698>
 8006d02:	bf00      	nop
 8006d04:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	fab3 f383 	clz	r3, r3
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	3301      	adds	r3, #1
 8006d12:	f003 021f 	and.w	r2, r3, #31
 8006d16:	4613      	mov	r3, r2
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	4413      	add	r3, r2
 8006d1c:	3b1e      	subs	r3, #30
 8006d1e:	051b      	lsls	r3, r3, #20
 8006d20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d24:	430b      	orrs	r3, r1
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	6892      	ldr	r2, [r2, #8]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	f7ff f93b 	bl	8005fa6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	4b3f      	ldr	r3, [pc, #252]	; (8006e34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d36:	4013      	ands	r3, r2
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d071      	beq.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d3c:	483e      	ldr	r0, [pc, #248]	; (8006e38 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d3e:	f7ff f847 	bl	8005dd0 <LL_ADC_GetCommonPathInternalCh>
 8006d42:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a3c      	ldr	r2, [pc, #240]	; (8006e3c <HAL_ADC_ConfigChannel+0x7c4>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d004      	beq.n	8006d5a <HAL_ADC_ConfigChannel+0x6e2>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a3a      	ldr	r2, [pc, #232]	; (8006e40 <HAL_ADC_ConfigChannel+0x7c8>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d127      	bne.n	8006daa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006d5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d121      	bne.n	8006daa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d6e:	d157      	bne.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d78:	4619      	mov	r1, r3
 8006d7a:	482f      	ldr	r0, [pc, #188]	; (8006e38 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d7c:	f7ff f815 	bl	8005daa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d80:	4b30      	ldr	r3, [pc, #192]	; (8006e44 <HAL_ADC_ConfigChannel+0x7cc>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	099b      	lsrs	r3, r3, #6
 8006d86:	4a30      	ldr	r2, [pc, #192]	; (8006e48 <HAL_ADC_ConfigChannel+0x7d0>)
 8006d88:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8c:	099b      	lsrs	r3, r3, #6
 8006d8e:	1c5a      	adds	r2, r3, #1
 8006d90:	4613      	mov	r3, r2
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	4413      	add	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006d9a:	e002      	b.n	8006da2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1f9      	bne.n	8006d9c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006da8:	e03a      	b.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a27      	ldr	r2, [pc, #156]	; (8006e4c <HAL_ADC_ConfigChannel+0x7d4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d113      	bne.n	8006ddc <HAL_ADC_ConfigChannel+0x764>
 8006db4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006db8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10d      	bne.n	8006ddc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a22      	ldr	r2, [pc, #136]	; (8006e50 <HAL_ADC_ConfigChannel+0x7d8>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d02a      	beq.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006dca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006dce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	4818      	ldr	r0, [pc, #96]	; (8006e38 <HAL_ADC_ConfigChannel+0x7c0>)
 8006dd6:	f7fe ffe8 	bl	8005daa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006dda:	e021      	b.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a1c      	ldr	r2, [pc, #112]	; (8006e54 <HAL_ADC_ConfigChannel+0x7dc>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d11c      	bne.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006de6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d116      	bne.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a16      	ldr	r2, [pc, #88]	; (8006e50 <HAL_ADC_ConfigChannel+0x7d8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d011      	beq.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006dfc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006e04:	4619      	mov	r1, r3
 8006e06:	480c      	ldr	r0, [pc, #48]	; (8006e38 <HAL_ADC_ConfigChannel+0x7c0>)
 8006e08:	f7fe ffcf 	bl	8005daa <LL_ADC_SetCommonPathInternalCh>
 8006e0c:	e008      	b.n	8006e20 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e12:	f043 0220 	orr.w	r2, r3, #32
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006e28:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	37d8      	adds	r7, #216	; 0xd8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	80080000 	.word	0x80080000
 8006e38:	50000300 	.word	0x50000300
 8006e3c:	c3210000 	.word	0xc3210000
 8006e40:	90c00010 	.word	0x90c00010
 8006e44:	20000000 	.word	0x20000000
 8006e48:	053e2d63 	.word	0x053e2d63
 8006e4c:	c7520000 	.word	0xc7520000
 8006e50:	50000100 	.word	0x50000100
 8006e54:	cb840000 	.word	0xcb840000

08006e58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7ff f95d 	bl	8006124 <LL_ADC_IsEnabled>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d14d      	bne.n	8006f0c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689a      	ldr	r2, [r3, #8]
 8006e76:	4b28      	ldr	r3, [pc, #160]	; (8006f18 <ADC_Enable+0xc0>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00d      	beq.n	8006e9a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e82:	f043 0210 	orr.w	r2, r3, #16
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e8e:	f043 0201 	orr.w	r2, r3, #1
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e039      	b.n	8006f0e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f7ff f92c 	bl	80060fc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006ea4:	f7fe ff40 	bl	8005d28 <HAL_GetTick>
 8006ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006eaa:	e028      	b.n	8006efe <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7ff f937 	bl	8006124 <LL_ADC_IsEnabled>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d104      	bne.n	8006ec6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff f91b 	bl	80060fc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006ec6:	f7fe ff2f 	bl	8005d28 <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d914      	bls.n	8006efe <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d00d      	beq.n	8006efe <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ee6:	f043 0210 	orr.w	r2, r3, #16
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ef2:	f043 0201 	orr.w	r2, r3, #1
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e007      	b.n	8006f0e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d1cf      	bne.n	8006eac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	8000003f 	.word	0x8000003f

08006f1c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f28:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f2e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d14b      	bne.n	8006fce <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0308 	and.w	r3, r3, #8
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d021      	beq.n	8006f94 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7fe ffe7 	bl	8005f28 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d032      	beq.n	8006fc6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d12b      	bne.n	8006fc6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d11f      	bne.n	8006fc6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f8a:	f043 0201 	orr.w	r2, r3, #1
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	65da      	str	r2, [r3, #92]	; 0x5c
 8006f92:	e018      	b.n	8006fc6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f003 0302 	and.w	r3, r3, #2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d111      	bne.n	8006fc6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d105      	bne.n	8006fc6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fbe:	f043 0201 	orr.w	r2, r3, #1
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f7ff fb38 	bl	800663c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006fcc:	e00e      	b.n	8006fec <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd2:	f003 0310 	and.w	r3, r3, #16
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d003      	beq.n	8006fe2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f7ff fb42 	bl	8006664 <HAL_ADC_ErrorCallback>
}
 8006fe0:	e004      	b.n	8006fec <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	4798      	blx	r3
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007000:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f7ff fb24 	bl	8006650 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007008:	bf00      	nop
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800701c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007022:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800702e:	f043 0204 	orr.w	r2, r3, #4
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f7ff fb14 	bl	8006664 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800703c:	bf00      	nop
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <LL_ADC_IsEnabled>:
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b01      	cmp	r3, #1
 8007056:	d101      	bne.n	800705c <LL_ADC_IsEnabled+0x18>
 8007058:	2301      	movs	r3, #1
 800705a:	e000      	b.n	800705e <LL_ADC_IsEnabled+0x1a>
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <LL_ADC_REG_IsConversionOngoing>:
{
 800706a:	b480      	push	{r7}
 800706c:	b083      	sub	sp, #12
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 0304 	and.w	r3, r3, #4
 800707a:	2b04      	cmp	r3, #4
 800707c:	d101      	bne.n	8007082 <LL_ADC_REG_IsConversionOngoing+0x18>
 800707e:	2301      	movs	r3, #1
 8007080:	e000      	b.n	8007084 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007090:	b590      	push	{r4, r7, lr}
 8007092:	b0a1      	sub	sp, #132	; 0x84
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d101      	bne.n	80070ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80070aa:	2302      	movs	r3, #2
 80070ac:	e08b      	b.n	80071c6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80070b6:	2300      	movs	r3, #0
 80070b8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80070ba:	2300      	movs	r3, #0
 80070bc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070c6:	d102      	bne.n	80070ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80070c8:	4b41      	ldr	r3, [pc, #260]	; (80071d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80070ca:	60bb      	str	r3, [r7, #8]
 80070cc:	e001      	b.n	80070d2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80070ce:	2300      	movs	r3, #0
 80070d0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d10b      	bne.n	80070f0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070dc:	f043 0220 	orr.w	r2, r3, #32
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e06a      	b.n	80071c6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7ff ffb9 	bl	800706a <LL_ADC_REG_IsConversionOngoing>
 80070f8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff ffb3 	bl	800706a <LL_ADC_REG_IsConversionOngoing>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d14c      	bne.n	80071a4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800710a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800710c:	2b00      	cmp	r3, #0
 800710e:	d149      	bne.n	80071a4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007110:	4b30      	ldr	r3, [pc, #192]	; (80071d4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007112:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d028      	beq.n	800716e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800711c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	6859      	ldr	r1, [r3, #4]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800712e:	035b      	lsls	r3, r3, #13
 8007130:	430b      	orrs	r3, r1
 8007132:	431a      	orrs	r2, r3
 8007134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007136:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007138:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800713c:	f7ff ff82 	bl	8007044 <LL_ADC_IsEnabled>
 8007140:	4604      	mov	r4, r0
 8007142:	4823      	ldr	r0, [pc, #140]	; (80071d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007144:	f7ff ff7e 	bl	8007044 <LL_ADC_IsEnabled>
 8007148:	4603      	mov	r3, r0
 800714a:	4323      	orrs	r3, r4
 800714c:	2b00      	cmp	r3, #0
 800714e:	d133      	bne.n	80071b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007158:	f023 030f 	bic.w	r3, r3, #15
 800715c:	683a      	ldr	r2, [r7, #0]
 800715e:	6811      	ldr	r1, [r2, #0]
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	6892      	ldr	r2, [r2, #8]
 8007164:	430a      	orrs	r2, r1
 8007166:	431a      	orrs	r2, r3
 8007168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800716a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800716c:	e024      	b.n	80071b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800716e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007176:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007178:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800717a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800717e:	f7ff ff61 	bl	8007044 <LL_ADC_IsEnabled>
 8007182:	4604      	mov	r4, r0
 8007184:	4812      	ldr	r0, [pc, #72]	; (80071d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007186:	f7ff ff5d 	bl	8007044 <LL_ADC_IsEnabled>
 800718a:	4603      	mov	r3, r0
 800718c:	4323      	orrs	r3, r4
 800718e:	2b00      	cmp	r3, #0
 8007190:	d112      	bne.n	80071b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007192:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800719a:	f023 030f 	bic.w	r3, r3, #15
 800719e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80071a0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071a2:	e009      	b.n	80071b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071a8:	f043 0220 	orr.w	r2, r3, #32
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80071b6:	e000      	b.n	80071ba <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80071c2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3784      	adds	r7, #132	; 0x84
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd90      	pop	{r4, r7, pc}
 80071ce:	bf00      	nop
 80071d0:	50000100 	.word	0x50000100
 80071d4:	50000300 	.word	0x50000300

080071d8 <__NVIC_SetPriorityGrouping>:
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80071e8:	4b0c      	ldr	r3, [pc, #48]	; (800721c <__NVIC_SetPriorityGrouping+0x44>)
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80071f4:	4013      	ands	r3, r2
 80071f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007200:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800720a:	4a04      	ldr	r2, [pc, #16]	; (800721c <__NVIC_SetPriorityGrouping+0x44>)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	60d3      	str	r3, [r2, #12]
}
 8007210:	bf00      	nop
 8007212:	3714      	adds	r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr
 800721c:	e000ed00 	.word	0xe000ed00

08007220 <__NVIC_GetPriorityGrouping>:
{
 8007220:	b480      	push	{r7}
 8007222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007224:	4b04      	ldr	r3, [pc, #16]	; (8007238 <__NVIC_GetPriorityGrouping+0x18>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	0a1b      	lsrs	r3, r3, #8
 800722a:	f003 0307 	and.w	r3, r3, #7
}
 800722e:	4618      	mov	r0, r3
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr
 8007238:	e000ed00 	.word	0xe000ed00

0800723c <__NVIC_EnableIRQ>:
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	4603      	mov	r3, r0
 8007244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800724a:	2b00      	cmp	r3, #0
 800724c:	db0b      	blt.n	8007266 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800724e:	79fb      	ldrb	r3, [r7, #7]
 8007250:	f003 021f 	and.w	r2, r3, #31
 8007254:	4907      	ldr	r1, [pc, #28]	; (8007274 <__NVIC_EnableIRQ+0x38>)
 8007256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800725a:	095b      	lsrs	r3, r3, #5
 800725c:	2001      	movs	r0, #1
 800725e:	fa00 f202 	lsl.w	r2, r0, r2
 8007262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007266:	bf00      	nop
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	e000e100 	.word	0xe000e100

08007278 <__NVIC_SetPriority>:
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	4603      	mov	r3, r0
 8007280:	6039      	str	r1, [r7, #0]
 8007282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007288:	2b00      	cmp	r3, #0
 800728a:	db0a      	blt.n	80072a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	b2da      	uxtb	r2, r3
 8007290:	490c      	ldr	r1, [pc, #48]	; (80072c4 <__NVIC_SetPriority+0x4c>)
 8007292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007296:	0112      	lsls	r2, r2, #4
 8007298:	b2d2      	uxtb	r2, r2
 800729a:	440b      	add	r3, r1
 800729c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80072a0:	e00a      	b.n	80072b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	4908      	ldr	r1, [pc, #32]	; (80072c8 <__NVIC_SetPriority+0x50>)
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	f003 030f 	and.w	r3, r3, #15
 80072ae:	3b04      	subs	r3, #4
 80072b0:	0112      	lsls	r2, r2, #4
 80072b2:	b2d2      	uxtb	r2, r2
 80072b4:	440b      	add	r3, r1
 80072b6:	761a      	strb	r2, [r3, #24]
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	e000e100 	.word	0xe000e100
 80072c8:	e000ed00 	.word	0xe000ed00

080072cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b089      	sub	sp, #36	; 0x24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f003 0307 	and.w	r3, r3, #7
 80072de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	f1c3 0307 	rsb	r3, r3, #7
 80072e6:	2b04      	cmp	r3, #4
 80072e8:	bf28      	it	cs
 80072ea:	2304      	movcs	r3, #4
 80072ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	3304      	adds	r3, #4
 80072f2:	2b06      	cmp	r3, #6
 80072f4:	d902      	bls.n	80072fc <NVIC_EncodePriority+0x30>
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	3b03      	subs	r3, #3
 80072fa:	e000      	b.n	80072fe <NVIC_EncodePriority+0x32>
 80072fc:	2300      	movs	r3, #0
 80072fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007300:	f04f 32ff 	mov.w	r2, #4294967295
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	fa02 f303 	lsl.w	r3, r2, r3
 800730a:	43da      	mvns	r2, r3
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	401a      	ands	r2, r3
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007314:	f04f 31ff 	mov.w	r1, #4294967295
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	fa01 f303 	lsl.w	r3, r1, r3
 800731e:	43d9      	mvns	r1, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007324:	4313      	orrs	r3, r2
         );
}
 8007326:	4618      	mov	r0, r3
 8007328:	3724      	adds	r7, #36	; 0x24
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
	...

08007334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	3b01      	subs	r3, #1
 8007340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007344:	d301      	bcc.n	800734a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007346:	2301      	movs	r3, #1
 8007348:	e00f      	b.n	800736a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800734a:	4a0a      	ldr	r2, [pc, #40]	; (8007374 <SysTick_Config+0x40>)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	3b01      	subs	r3, #1
 8007350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007352:	210f      	movs	r1, #15
 8007354:	f04f 30ff 	mov.w	r0, #4294967295
 8007358:	f7ff ff8e 	bl	8007278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800735c:	4b05      	ldr	r3, [pc, #20]	; (8007374 <SysTick_Config+0x40>)
 800735e:	2200      	movs	r2, #0
 8007360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007362:	4b04      	ldr	r3, [pc, #16]	; (8007374 <SysTick_Config+0x40>)
 8007364:	2207      	movs	r2, #7
 8007366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	e000e010 	.word	0xe000e010

08007378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff ff29 	bl	80071d8 <__NVIC_SetPriorityGrouping>
}
 8007386:	bf00      	nop
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	4603      	mov	r3, r0
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800739c:	f7ff ff40 	bl	8007220 <__NVIC_GetPriorityGrouping>
 80073a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	68b9      	ldr	r1, [r7, #8]
 80073a6:	6978      	ldr	r0, [r7, #20]
 80073a8:	f7ff ff90 	bl	80072cc <NVIC_EncodePriority>
 80073ac:	4602      	mov	r2, r0
 80073ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073b2:	4611      	mov	r1, r2
 80073b4:	4618      	mov	r0, r3
 80073b6:	f7ff ff5f 	bl	8007278 <__NVIC_SetPriority>
}
 80073ba:	bf00      	nop
 80073bc:	3718      	adds	r7, #24
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b082      	sub	sp, #8
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	4603      	mov	r3, r0
 80073ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80073cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff ff33 	bl	800723c <__NVIC_EnableIRQ>
}
 80073d6:	bf00      	nop
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}

080073de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b082      	sub	sp, #8
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f7ff ffa4 	bl	8007334 <SysTick_Config>
 80073ec:	4603      	mov	r3, r0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
	...

080073f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d101      	bne.n	800740a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e08d      	b.n	8007526 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	4b47      	ldr	r3, [pc, #284]	; (8007530 <HAL_DMA_Init+0x138>)
 8007412:	429a      	cmp	r2, r3
 8007414:	d80f      	bhi.n	8007436 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	4b45      	ldr	r3, [pc, #276]	; (8007534 <HAL_DMA_Init+0x13c>)
 800741e:	4413      	add	r3, r2
 8007420:	4a45      	ldr	r2, [pc, #276]	; (8007538 <HAL_DMA_Init+0x140>)
 8007422:	fba2 2303 	umull	r2, r3, r2, r3
 8007426:	091b      	lsrs	r3, r3, #4
 8007428:	009a      	lsls	r2, r3, #2
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a42      	ldr	r2, [pc, #264]	; (800753c <HAL_DMA_Init+0x144>)
 8007432:	641a      	str	r2, [r3, #64]	; 0x40
 8007434:	e00e      	b.n	8007454 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	4b40      	ldr	r3, [pc, #256]	; (8007540 <HAL_DMA_Init+0x148>)
 800743e:	4413      	add	r3, r2
 8007440:	4a3d      	ldr	r2, [pc, #244]	; (8007538 <HAL_DMA_Init+0x140>)
 8007442:	fba2 2303 	umull	r2, r3, r2, r3
 8007446:	091b      	lsrs	r3, r3, #4
 8007448:	009a      	lsls	r2, r3, #2
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a3c      	ldr	r2, [pc, #240]	; (8007544 <HAL_DMA_Init+0x14c>)
 8007452:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2202      	movs	r2, #2
 8007458:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800746a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800746e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007478:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007484:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007490:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007498:	68fa      	ldr	r2, [r7, #12]
 800749a:	4313      	orrs	r3, r2
 800749c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 fa84 	bl	80079b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074b4:	d102      	bne.n	80074bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074c4:	b2d2      	uxtb	r2, r2
 80074c6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80074d0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d010      	beq.n	80074fc <HAL_DMA_Init+0x104>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d80c      	bhi.n	80074fc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 faa4 	bl	8007a30 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ec:	2200      	movs	r2, #0
 80074ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074f4:	687a      	ldr	r2, [r7, #4]
 80074f6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80074f8:	605a      	str	r2, [r3, #4]
 80074fa:	e008      	b.n	800750e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	40020407 	.word	0x40020407
 8007534:	bffdfff8 	.word	0xbffdfff8
 8007538:	cccccccd 	.word	0xcccccccd
 800753c:	40020000 	.word	0x40020000
 8007540:	bffdfbf8 	.word	0xbffdfbf8
 8007544:	40020400 	.word	0x40020400

08007548 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b086      	sub	sp, #24
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
 8007554:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <HAL_DMA_Start_IT+0x20>
 8007564:	2302      	movs	r3, #2
 8007566:	e066      	b.n	8007636 <HAL_DMA_Start_IT+0xee>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007576:	b2db      	uxtb	r3, r3
 8007578:	2b01      	cmp	r3, #1
 800757a:	d155      	bne.n	8007628 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2202      	movs	r2, #2
 8007580:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 0201 	bic.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	68b9      	ldr	r1, [r7, #8]
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f000 f9c9 	bl	8007938 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d008      	beq.n	80075c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f042 020e 	orr.w	r2, r2, #14
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	e00f      	b.n	80075e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f022 0204 	bic.w	r2, r2, #4
 80075ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f042 020a 	orr.w	r2, r2, #10
 80075de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d007      	beq.n	80075fe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075fc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007602:	2b00      	cmp	r3, #0
 8007604:	d007      	beq.n	8007616 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007610:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007614:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f042 0201 	orr.w	r2, r2, #1
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	e005      	b.n	8007634 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007630:	2302      	movs	r3, #2
 8007632:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007634:	7dfb      	ldrb	r3, [r7, #23]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3718      	adds	r7, #24
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800763e:	b480      	push	{r7}
 8007640:	b085      	sub	sp, #20
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007646:	2300      	movs	r3, #0
 8007648:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b02      	cmp	r3, #2
 8007654:	d005      	beq.n	8007662 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2204      	movs	r2, #4
 800765a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	73fb      	strb	r3, [r7, #15]
 8007660:	e037      	b.n	80076d2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 020e 	bic.w	r2, r2, #14
 8007670:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800767c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007680:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0201 	bic.w	r2, r2, #1
 8007690:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007696:	f003 021f 	and.w	r2, r3, #31
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769e:	2101      	movs	r1, #1
 80076a0:	fa01 f202 	lsl.w	r2, r1, r2
 80076a4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80076ae:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00c      	beq.n	80076d2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076c6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80076d0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d00d      	beq.n	8007724 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2204      	movs	r2, #4
 800770c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2201      	movs	r2, #1
 8007712:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	73fb      	strb	r3, [r7, #15]
 8007722:	e047      	b.n	80077b4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f022 020e 	bic.w	r2, r2, #14
 8007732:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0201 	bic.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800774e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007752:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007758:	f003 021f 	and.w	r2, r3, #31
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007760:	2101      	movs	r1, #1
 8007762:	fa01 f202 	lsl.w	r2, r1, r2
 8007766:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007770:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00c      	beq.n	8007794 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007784:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007788:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007792:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	4798      	blx	r3
    }
  }
  return status;
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b084      	sub	sp, #16
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077da:	f003 031f 	and.w	r3, r3, #31
 80077de:	2204      	movs	r2, #4
 80077e0:	409a      	lsls	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	4013      	ands	r3, r2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d026      	beq.n	8007838 <HAL_DMA_IRQHandler+0x7a>
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d021      	beq.n	8007838 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d107      	bne.n	8007812 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f022 0204 	bic.w	r2, r2, #4
 8007810:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007816:	f003 021f 	and.w	r2, r3, #31
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781e:	2104      	movs	r1, #4
 8007820:	fa01 f202 	lsl.w	r2, r1, r2
 8007824:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800782a:	2b00      	cmp	r3, #0
 800782c:	d071      	beq.n	8007912 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007836:	e06c      	b.n	8007912 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800783c:	f003 031f 	and.w	r3, r3, #31
 8007840:	2202      	movs	r2, #2
 8007842:	409a      	lsls	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	4013      	ands	r3, r2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d02e      	beq.n	80078aa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d029      	beq.n	80078aa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10b      	bne.n	800787c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f022 020a 	bic.w	r2, r2, #10
 8007872:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007880:	f003 021f 	and.w	r2, r3, #31
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007888:	2102      	movs	r1, #2
 800788a:	fa01 f202 	lsl.w	r2, r1, r2
 800788e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789c:	2b00      	cmp	r3, #0
 800789e:	d038      	beq.n	8007912 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80078a8:	e033      	b.n	8007912 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ae:	f003 031f 	and.w	r3, r3, #31
 80078b2:	2208      	movs	r2, #8
 80078b4:	409a      	lsls	r2, r3
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	4013      	ands	r3, r2
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d02a      	beq.n	8007914 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	f003 0308 	and.w	r3, r3, #8
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d025      	beq.n	8007914 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 020e 	bic.w	r2, r2, #14
 80078d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078dc:	f003 021f 	and.w	r2, r3, #31
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e4:	2101      	movs	r1, #1
 80078e6:	fa01 f202 	lsl.w	r2, r1, r2
 80078ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007906:	2b00      	cmp	r3, #0
 8007908:	d004      	beq.n	8007914 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007912:	bf00      	nop
 8007914:	bf00      	nop
}
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800792a:	b2db      	uxtb	r3, r3
}
 800792c:	4618      	mov	r0, r3
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
 8007944:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800794e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007954:	2b00      	cmp	r3, #0
 8007956:	d004      	beq.n	8007962 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007960:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007966:	f003 021f 	and.w	r2, r3, #31
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796e:	2101      	movs	r1, #1
 8007970:	fa01 f202 	lsl.w	r2, r1, r2
 8007974:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	2b10      	cmp	r3, #16
 8007984:	d108      	bne.n	8007998 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007996:	e007      	b.n	80079a8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	60da      	str	r2, [r3, #12]
}
 80079a8:	bf00      	nop
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	4b16      	ldr	r3, [pc, #88]	; (8007a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d802      	bhi.n	80079ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80079c8:	4b15      	ldr	r3, [pc, #84]	; (8007a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	e001      	b.n	80079d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80079ce:	4b15      	ldr	r3, [pc, #84]	; (8007a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80079d0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	3b08      	subs	r3, #8
 80079de:	4a12      	ldr	r2, [pc, #72]	; (8007a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80079e0:	fba2 2303 	umull	r2, r3, r2, r3
 80079e4:	091b      	lsrs	r3, r3, #4
 80079e6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ec:	089b      	lsrs	r3, r3, #2
 80079ee:	009a      	lsls	r2, r3, #2
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	4413      	add	r3, r2
 80079f4:	461a      	mov	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a0b      	ldr	r2, [pc, #44]	; (8007a2c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80079fe:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f003 031f 	and.w	r3, r3, #31
 8007a06:	2201      	movs	r2, #1
 8007a08:	409a      	lsls	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007a0e:	bf00      	nop
 8007a10:	371c      	adds	r7, #28
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	40020407 	.word	0x40020407
 8007a20:	40020800 	.word	0x40020800
 8007a24:	40020820 	.word	0x40020820
 8007a28:	cccccccd 	.word	0xcccccccd
 8007a2c:	40020880 	.word	0x40020880

08007a30 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	4b0b      	ldr	r3, [pc, #44]	; (8007a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007a44:	4413      	add	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	461a      	mov	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a08      	ldr	r2, [pc, #32]	; (8007a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007a52:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	f003 031f 	and.w	r3, r3, #31
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	409a      	lsls	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	1000823f 	.word	0x1000823f
 8007a74:	40020940 	.word	0x40020940

08007a78 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d101      	bne.n	8007a8a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e147      	b.n	8007d1a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7fa fa8e 	bl	8001fc0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	699a      	ldr	r2, [r3, #24]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0210 	bic.w	r2, r2, #16
 8007ab2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ab4:	f7fe f938 	bl	8005d28 <HAL_GetTick>
 8007ab8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007aba:	e012      	b.n	8007ae2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007abc:	f7fe f934 	bl	8005d28 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	2b0a      	cmp	r3, #10
 8007ac8:	d90b      	bls.n	8007ae2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ace:	f043 0201 	orr.w	r2, r3, #1
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2203      	movs	r2, #3
 8007ada:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e11b      	b.n	8007d1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	f003 0308 	and.w	r3, r3, #8
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d0e5      	beq.n	8007abc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	699a      	ldr	r2, [r3, #24]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f042 0201 	orr.w	r2, r2, #1
 8007afe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b00:	f7fe f912 	bl	8005d28 <HAL_GetTick>
 8007b04:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007b06:	e012      	b.n	8007b2e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007b08:	f7fe f90e 	bl	8005d28 <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	2b0a      	cmp	r3, #10
 8007b14:	d90b      	bls.n	8007b2e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b1a:	f043 0201 	orr.w	r2, r3, #1
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2203      	movs	r2, #3
 8007b26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e0f5      	b.n	8007d1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	f003 0301 	and.w	r3, r3, #1
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d0e5      	beq.n	8007b08 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	699a      	ldr	r2, [r3, #24]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f042 0202 	orr.w	r2, r2, #2
 8007b4a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a74      	ldr	r2, [pc, #464]	; (8007d24 <HAL_FDCAN_Init+0x2ac>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d103      	bne.n	8007b5e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007b56:	4a74      	ldr	r2, [pc, #464]	; (8007d28 <HAL_FDCAN_Init+0x2b0>)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	7c1b      	ldrb	r3, [r3, #16]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d108      	bne.n	8007b78 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	699a      	ldr	r2, [r3, #24]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b74:	619a      	str	r2, [r3, #24]
 8007b76:	e007      	b.n	8007b88 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699a      	ldr	r2, [r3, #24]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b86:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	7c5b      	ldrb	r3, [r3, #17]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d108      	bne.n	8007ba2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	699a      	ldr	r2, [r3, #24]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b9e:	619a      	str	r2, [r3, #24]
 8007ba0:	e007      	b.n	8007bb2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	699a      	ldr	r2, [r3, #24]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007bb0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	7c9b      	ldrb	r3, [r3, #18]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d108      	bne.n	8007bcc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	699a      	ldr	r2, [r3, #24]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007bc8:	619a      	str	r2, [r3, #24]
 8007bca:	e007      	b.n	8007bdc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	699a      	ldr	r2, [r3, #24]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007bda:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689a      	ldr	r2, [r3, #8]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699a      	ldr	r2, [r3, #24]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007c00:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	691a      	ldr	r2, [r3, #16]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0210 	bic.w	r2, r2, #16
 8007c10:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d108      	bne.n	8007c2c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	699a      	ldr	r2, [r3, #24]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0204 	orr.w	r2, r2, #4
 8007c28:	619a      	str	r2, [r3, #24]
 8007c2a:	e02c      	b.n	8007c86 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d028      	beq.n	8007c86 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d01c      	beq.n	8007c76 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	699a      	ldr	r2, [r3, #24]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c4a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	691a      	ldr	r2, [r3, #16]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0210 	orr.w	r2, r2, #16
 8007c5a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d110      	bne.n	8007c86 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	699a      	ldr	r2, [r3, #24]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f042 0220 	orr.w	r2, r2, #32
 8007c72:	619a      	str	r2, [r3, #24]
 8007c74:	e007      	b.n	8007c86 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	699a      	ldr	r2, [r3, #24]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f042 0220 	orr.w	r2, r2, #32
 8007c84:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	69db      	ldr	r3, [r3, #28]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c96:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a1b      	ldr	r3, [r3, #32]
 8007c9c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c9e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007cae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007cb0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cba:	d115      	bne.n	8007ce8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007cca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007cd4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007ce4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ce6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 f9e6 	bl	80080d0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	40006400 	.word	0x40006400
 8007d28:	40006500 	.word	0x40006500

08007d2c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b087      	sub	sp, #28
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007d3c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007d3e:	7dfb      	ldrb	r3, [r7, #23]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d002      	beq.n	8007d4a <HAL_FDCAN_ConfigFilter+0x1e>
 8007d44:	7dfb      	ldrb	r3, [r7, #23]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d13d      	bne.n	8007dc6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d119      	bne.n	8007d86 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d5e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007d66:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	e01d      	b.n	8007dc2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	075a      	lsls	r2, r3, #29
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	079a      	lsls	r2, r3, #30
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	00db      	lsls	r3, r3, #3
 8007dac:	4413      	add	r3, r2
 8007dae:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	3304      	adds	r3, #4
 8007dba:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	e006      	b.n	8007dd4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dca:	f043 0202 	orr.w	r2, r3, #2
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
  }
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	371c      	adds	r7, #28
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d116      	bne.n	8007e28 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e02:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	011a      	lsls	r2, r3, #4
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	431a      	orrs	r2, r3
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	431a      	orrs	r2, r3
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	e006      	b.n	8007e36 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e2c:	f043 0204 	orr.w	r2, r3, #4
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
  }
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007e42:	b480      	push	{r7}
 8007e44:	b083      	sub	sp, #12
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d110      	bne.n	8007e78 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2202      	movs	r2, #2
 8007e5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	699a      	ldr	r2, [r3, #24]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 0201 	bic.w	r2, r2, #1
 8007e6c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8007e74:	2300      	movs	r3, #0
 8007e76:	e006      	b.n	8007e86 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e7c:	f043 0204 	orr.w	r2, r3, #4
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
  }
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr

08007e92 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b086      	sub	sp, #24
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	60f8      	str	r0, [r7, #12]
 8007e9a:	60b9      	str	r1, [r7, #8]
 8007e9c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d12c      	bne.n	8007f04 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007eb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d007      	beq.n	8007eca <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ebe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e023      	b.n	8007f12 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007ed2:	0c1b      	lsrs	r3, r3, #16
 8007ed4:	f003 0303 	and.w	r3, r3, #3
 8007ed8:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	68b9      	ldr	r1, [r7, #8]
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 f94b 	bl	800817c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2101      	movs	r1, #1
 8007eec:	697a      	ldr	r2, [r7, #20]
 8007eee:	fa01 f202 	lsl.w	r2, r1, r2
 8007ef2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	409a      	lsls	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	e006      	b.n	8007f12 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f08:	f043 0208 	orr.w	r2, r3, #8
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
  }
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
	...

08007f1c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b08b      	sub	sp, #44	; 0x2c
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f30:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007f32:	7efb      	ldrb	r3, [r7, #27]
 8007f34:	2b02      	cmp	r3, #2
 8007f36:	f040 80bc 	bne.w	80080b2 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b40      	cmp	r3, #64	; 0x40
 8007f3e:	d121      	bne.n	8007f84 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f48:	f003 030f 	and.w	r3, r3, #15
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d107      	bne.n	8007f60 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e0af      	b.n	80080c0 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f68:	0a1b      	lsrs	r3, r3, #8
 8007f6a:	f003 0303 	and.w	r3, r3, #3
 8007f6e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007f74:	69fa      	ldr	r2, [r7, #28]
 8007f76:	4613      	mov	r3, r2
 8007f78:	00db      	lsls	r3, r3, #3
 8007f7a:	4413      	add	r3, r2
 8007f7c:	00db      	lsls	r3, r3, #3
 8007f7e:	440b      	add	r3, r1
 8007f80:	627b      	str	r3, [r7, #36]	; 0x24
 8007f82:	e020      	b.n	8007fc6 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f8c:	f003 030f 	and.w	r3, r3, #15
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d107      	bne.n	8007fa4 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f98:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e08d      	b.n	80080c0 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007fac:	0a1b      	lsrs	r3, r3, #8
 8007fae:	f003 0303 	and.w	r3, r3, #3
 8007fb2:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007fb8:	69fa      	ldr	r2, [r7, #28]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	00db      	lsls	r3, r3, #3
 8007fbe:	4413      	add	r3, r2
 8007fc0:	00db      	lsls	r3, r3, #3
 8007fc2:	440b      	add	r3, r1
 8007fc4:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d107      	bne.n	8007fea <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	0c9b      	lsrs	r3, r3, #18
 8007fe0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	601a      	str	r2, [r3, #0]
 8007fe8:	e005      	b.n	8007ff6 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8008002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008010:	3304      	adds	r3, #4
 8008012:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8008014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	b29a      	uxth	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800801e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8008036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8008042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	0e1b      	lsrs	r3, r3, #24
 8008048:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8008050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	0fda      	lsrs	r2, r3, #31
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	3304      	adds	r3, #4
 800805e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8008060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008062:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008064:	2300      	movs	r3, #0
 8008066:	623b      	str	r3, [r7, #32]
 8008068:	e00a      	b.n	8008080 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	6a3b      	ldr	r3, [r7, #32]
 800806e:	441a      	add	r2, r3
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	440b      	add	r3, r1
 8008076:	7812      	ldrb	r2, [r2, #0]
 8008078:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800807a:	6a3b      	ldr	r3, [r7, #32]
 800807c:	3301      	adds	r3, #1
 800807e:	623b      	str	r3, [r7, #32]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	0c1b      	lsrs	r3, r3, #16
 8008086:	4a11      	ldr	r2, [pc, #68]	; (80080cc <HAL_FDCAN_GetRxMessage+0x1b0>)
 8008088:	5cd3      	ldrb	r3, [r2, r3]
 800808a:	461a      	mov	r2, r3
 800808c:	6a3b      	ldr	r3, [r7, #32]
 800808e:	4293      	cmp	r3, r2
 8008090:	d3eb      	bcc.n	800806a <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b40      	cmp	r3, #64	; 0x40
 8008096:	d105      	bne.n	80080a4 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	69fa      	ldr	r2, [r7, #28]
 800809e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80080a2:	e004      	b.n	80080ae <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	69fa      	ldr	r2, [r7, #28]
 80080aa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	e006      	b.n	80080c0 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b6:	f043 0208 	orr.w	r2, r3, #8
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80080be:	2301      	movs	r3, #1
  }
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	372c      	adds	r7, #44	; 0x2c
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr
 80080cc:	0801494c 	.word	0x0801494c

080080d0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80080d8:	4b27      	ldr	r3, [pc, #156]	; (8008178 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80080da:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080ea:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080f2:	041a      	lsls	r2, r3, #16
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008110:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008118:	061a      	lsls	r2, r3, #24
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	430a      	orrs	r2, r1
 8008120:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	60fb      	str	r3, [r7, #12]
 8008150:	e005      	b.n	800815e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	3304      	adds	r3, #4
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	429a      	cmp	r2, r3
 8008168:	d3f3      	bcc.n	8008152 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800816a:	bf00      	nop
 800816c:	bf00      	nop
 800816e:	3714      	adds	r7, #20
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	4000a400 	.word	0x4000a400

0800817c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800817c:	b480      	push	{r7}
 800817e:	b089      	sub	sp, #36	; 0x24
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
 8008188:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10a      	bne.n	80081a8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800819a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80081a2:	4313      	orrs	r3, r2
 80081a4:	61fb      	str	r3, [r7, #28]
 80081a6:	e00a      	b.n	80081be <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80081b0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80081b6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80081b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80081bc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	6a1b      	ldr	r3, [r3, #32]
 80081c2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80081c8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80081ce:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80081d4:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80081da:	4313      	orrs	r3, r2
 80081dc:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80081e2:	683a      	ldr	r2, [r7, #0]
 80081e4:	4613      	mov	r3, r2
 80081e6:	00db      	lsls	r3, r3, #3
 80081e8:	4413      	add	r3, r2
 80081ea:	00db      	lsls	r3, r3, #3
 80081ec:	440b      	add	r3, r1
 80081ee:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	69fa      	ldr	r2, [r7, #28]
 80081f4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	3304      	adds	r3, #4
 80081fa:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	3304      	adds	r3, #4
 8008206:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8008208:	2300      	movs	r3, #0
 800820a:	617b      	str	r3, [r7, #20]
 800820c:	e020      	b.n	8008250 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	3303      	adds	r3, #3
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	4413      	add	r3, r2
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	3302      	adds	r3, #2
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	440b      	add	r3, r1
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008226:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	3301      	adds	r3, #1
 800822c:	6879      	ldr	r1, [r7, #4]
 800822e:	440b      	add	r3, r1
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008234:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8008236:	6879      	ldr	r1, [r7, #4]
 8008238:	697a      	ldr	r2, [r7, #20]
 800823a:	440a      	add	r2, r1
 800823c:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800823e:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	3304      	adds	r3, #4
 8008248:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	3304      	adds	r3, #4
 800824e:	617b      	str	r3, [r7, #20]
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	0c1b      	lsrs	r3, r3, #16
 8008256:	4a06      	ldr	r2, [pc, #24]	; (8008270 <FDCAN_CopyMessageToRAM+0xf4>)
 8008258:	5cd3      	ldrb	r3, [r2, r3]
 800825a:	461a      	mov	r2, r3
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	4293      	cmp	r3, r2
 8008260:	d3d5      	bcc.n	800820e <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8008262:	bf00      	nop
 8008264:	bf00      	nop
 8008266:	3724      	adds	r7, #36	; 0x24
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	0801494c 	.word	0x0801494c

08008274 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8008282:	2300      	movs	r3, #0
 8008284:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008286:	4b24      	ldr	r3, [pc, #144]	; (8008318 <HAL_FLASH_Program+0xa4>)
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	2b01      	cmp	r3, #1
 800828c:	d101      	bne.n	8008292 <HAL_FLASH_Program+0x1e>
 800828e:	2302      	movs	r3, #2
 8008290:	e03e      	b.n	8008310 <HAL_FLASH_Program+0x9c>
 8008292:	4b21      	ldr	r3, [pc, #132]	; (8008318 <HAL_FLASH_Program+0xa4>)
 8008294:	2201      	movs	r2, #1
 8008296:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008298:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800829c:	f000 f888 	bl	80083b0 <FLASH_WaitForLastOperation>
 80082a0:	4603      	mov	r3, r0
 80082a2:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d12e      	bne.n	8008308 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80082aa:	4b1b      	ldr	r3, [pc, #108]	; (8008318 <HAL_FLASH_Program+0xa4>)
 80082ac:	2200      	movs	r2, #0
 80082ae:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d107      	bne.n	80082c6 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80082b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ba:	68b8      	ldr	r0, [r7, #8]
 80082bc:	f000 f8cc 	bl	8008458 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80082c0:	2301      	movs	r3, #1
 80082c2:	613b      	str	r3, [r7, #16]
 80082c4:	e010      	b.n	80082e8 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d002      	beq.n	80082d2 <HAL_FLASH_Program+0x5e>
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d10a      	bne.n	80082e8 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	4619      	mov	r1, r3
 80082d6:	68b8      	ldr	r0, [r7, #8]
 80082d8:	f000 f8e4 	bl	80084a4 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d102      	bne.n	80082e8 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80082e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082e6:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80082e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082ec:	f000 f860 	bl	80083b0 <FLASH_WaitForLastOperation>
 80082f0:	4603      	mov	r3, r0
 80082f2:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d006      	beq.n	8008308 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80082fa:	4b08      	ldr	r3, [pc, #32]	; (800831c <HAL_FLASH_Program+0xa8>)
 80082fc:	695a      	ldr	r2, [r3, #20]
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	43db      	mvns	r3, r3
 8008302:	4906      	ldr	r1, [pc, #24]	; (800831c <HAL_FLASH_Program+0xa8>)
 8008304:	4013      	ands	r3, r2
 8008306:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008308:	4b03      	ldr	r3, [pc, #12]	; (8008318 <HAL_FLASH_Program+0xa4>)
 800830a:	2200      	movs	r2, #0
 800830c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800830e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3718      	adds	r7, #24
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	2000000c 	.word	0x2000000c
 800831c:	40022000 	.word	0x40022000

08008320 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800832a:	4b0b      	ldr	r3, [pc, #44]	; (8008358 <HAL_FLASH_Unlock+0x38>)
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	2b00      	cmp	r3, #0
 8008330:	da0b      	bge.n	800834a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008332:	4b09      	ldr	r3, [pc, #36]	; (8008358 <HAL_FLASH_Unlock+0x38>)
 8008334:	4a09      	ldr	r2, [pc, #36]	; (800835c <HAL_FLASH_Unlock+0x3c>)
 8008336:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008338:	4b07      	ldr	r3, [pc, #28]	; (8008358 <HAL_FLASH_Unlock+0x38>)
 800833a:	4a09      	ldr	r2, [pc, #36]	; (8008360 <HAL_FLASH_Unlock+0x40>)
 800833c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800833e:	4b06      	ldr	r3, [pc, #24]	; (8008358 <HAL_FLASH_Unlock+0x38>)
 8008340:	695b      	ldr	r3, [r3, #20]
 8008342:	2b00      	cmp	r3, #0
 8008344:	da01      	bge.n	800834a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800834a:	79fb      	ldrb	r3, [r7, #7]
}
 800834c:	4618      	mov	r0, r3
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr
 8008358:	40022000 	.word	0x40022000
 800835c:	45670123 	.word	0x45670123
 8008360:	cdef89ab 	.word	0xcdef89ab

08008364 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800836e:	4b09      	ldr	r3, [pc, #36]	; (8008394 <HAL_FLASH_Lock+0x30>)
 8008370:	695b      	ldr	r3, [r3, #20]
 8008372:	4a08      	ldr	r2, [pc, #32]	; (8008394 <HAL_FLASH_Lock+0x30>)
 8008374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008378:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800837a:	4b06      	ldr	r3, [pc, #24]	; (8008394 <HAL_FLASH_Lock+0x30>)
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	2b00      	cmp	r3, #0
 8008380:	da01      	bge.n	8008386 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8008382:	2300      	movs	r3, #0
 8008384:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008386:	79fb      	ldrb	r3, [r7, #7]
}
 8008388:	4618      	mov	r0, r3
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	40022000 	.word	0x40022000

08008398 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 8008398:	b480      	push	{r7}
 800839a:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 800839c:	4b03      	ldr	r3, [pc, #12]	; (80083ac <HAL_FLASH_GetError+0x14>)
 800839e:	685b      	ldr	r3, [r3, #4]
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	2000000c 	.word	0x2000000c

080083b0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80083b8:	f7fd fcb6 	bl	8005d28 <HAL_GetTick>
 80083bc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80083be:	e009      	b.n	80083d4 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80083c0:	f7fd fcb2 	bl	8005d28 <HAL_GetTick>
 80083c4:	4602      	mov	r2, r0
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	1ad3      	subs	r3, r2, r3
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d201      	bcs.n	80083d4 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80083d0:	2303      	movs	r3, #3
 80083d2:	e038      	b.n	8008446 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80083d4:	4b1e      	ldr	r3, [pc, #120]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 80083d6:	691b      	ldr	r3, [r3, #16]
 80083d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083e0:	d0ee      	beq.n	80083c0 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80083e2:	4b1b      	ldr	r3, [pc, #108]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 80083e4:	691a      	ldr	r2, [r3, #16]
 80083e6:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 80083ea:	4013      	ands	r3, r2
 80083ec:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d01e      	beq.n	8008432 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 80083f4:	4b17      	ldr	r3, [pc, #92]	; (8008454 <FLASH_WaitForLastOperation+0xa4>)
 80083f6:	685a      	ldr	r2, [r3, #4]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	4a15      	ldr	r2, [pc, #84]	; (8008454 <FLASH_WaitForLastOperation+0xa4>)
 80083fe:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008406:	2b00      	cmp	r3, #0
 8008408:	d007      	beq.n	800841a <FLASH_WaitForLastOperation+0x6a>
 800840a:	4b11      	ldr	r3, [pc, #68]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 800840c:	699a      	ldr	r2, [r3, #24]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008414:	490e      	ldr	r1, [pc, #56]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 8008416:	4313      	orrs	r3, r2
 8008418:	618b      	str	r3, [r1, #24]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008420:	2b00      	cmp	r3, #0
 8008422:	d004      	beq.n	800842e <FLASH_WaitForLastOperation+0x7e>
 8008424:	4a0a      	ldr	r2, [pc, #40]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800842c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e009      	b.n	8008446 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8008432:	4b07      	ldr	r3, [pc, #28]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b01      	cmp	r3, #1
 800843c:	d102      	bne.n	8008444 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800843e:	4b04      	ldr	r3, [pc, #16]	; (8008450 <FLASH_WaitForLastOperation+0xa0>)
 8008440:	2201      	movs	r2, #1
 8008442:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	40022000 	.word	0x40022000
 8008454:	2000000c 	.word	0x2000000c

08008458 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008464:	4b0e      	ldr	r3, [pc, #56]	; (80084a0 <FLASH_Program_DoubleWord+0x48>)
 8008466:	695b      	ldr	r3, [r3, #20]
 8008468:	4a0d      	ldr	r2, [pc, #52]	; (80084a0 <FLASH_Program_DoubleWord+0x48>)
 800846a:	f043 0301 	orr.w	r3, r3, #1
 800846e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	683a      	ldr	r2, [r7, #0]
 8008474:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008476:	f3bf 8f6f 	isb	sy
}
 800847a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800847c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008480:	f04f 0200 	mov.w	r2, #0
 8008484:	f04f 0300 	mov.w	r3, #0
 8008488:	000a      	movs	r2, r1
 800848a:	2300      	movs	r3, #0
 800848c:	68f9      	ldr	r1, [r7, #12]
 800848e:	3104      	adds	r1, #4
 8008490:	4613      	mov	r3, r2
 8008492:	600b      	str	r3, [r1, #0]
}
 8008494:	bf00      	nop
 8008496:	3714      	adds	r7, #20
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr
 80084a0:	40022000 	.word	0x40022000

080084a4 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b089      	sub	sp, #36	; 0x24
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80084ae:	2340      	movs	r3, #64	; 0x40
 80084b0:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80084ba:	4b14      	ldr	r3, [pc, #80]	; (800850c <FLASH_Program_Fast+0x68>)
 80084bc:	695b      	ldr	r3, [r3, #20]
 80084be:	4a13      	ldr	r2, [pc, #76]	; (800850c <FLASH_Program_Fast+0x68>)
 80084c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084c6:	f3ef 8310 	mrs	r3, PRIMASK
 80084ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80084cc:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80084ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80084d0:	b672      	cpsid	i
}
 80084d2:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	3304      	adds	r3, #4
 80084e0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	3304      	adds	r3, #4
 80084e6:	617b      	str	r3, [r7, #20]
    row_index--;
 80084e8:	7ffb      	ldrb	r3, [r7, #31]
 80084ea:	3b01      	subs	r3, #1
 80084ec:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 80084ee:	7ffb      	ldrb	r3, [r7, #31]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1ef      	bne.n	80084d4 <FLASH_Program_Fast+0x30>
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	f383 8810 	msr	PRIMASK, r3
}
 80084fe:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008500:	bf00      	nop
 8008502:	3724      	adds	r7, #36	; 0x24
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	40022000 	.word	0x40022000

08008510 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800851a:	4b4a      	ldr	r3, [pc, #296]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	2b01      	cmp	r3, #1
 8008520:	d101      	bne.n	8008526 <HAL_FLASHEx_Erase+0x16>
 8008522:	2302      	movs	r3, #2
 8008524:	e089      	b.n	800863a <HAL_FLASHEx_Erase+0x12a>
 8008526:	4b47      	ldr	r3, [pc, #284]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 8008528:	2201      	movs	r2, #1
 800852a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800852c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008530:	f7ff ff3e 	bl	80083b0 <FLASH_WaitForLastOperation>
 8008534:	4603      	mov	r3, r0
 8008536:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008538:	7bfb      	ldrb	r3, [r7, #15]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d179      	bne.n	8008632 <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800853e:	4b41      	ldr	r3, [pc, #260]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 8008540:	2200      	movs	r2, #0
 8008542:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8008544:	4b40      	ldr	r3, [pc, #256]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800854c:	2b00      	cmp	r3, #0
 800854e:	d019      	beq.n	8008584 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008550:	4b3d      	ldr	r3, [pc, #244]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a3c      	ldr	r2, [pc, #240]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008556:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800855a:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800855c:	4b3a      	ldr	r3, [pc, #232]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008564:	2b00      	cmp	r3, #0
 8008566:	d009      	beq.n	800857c <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8008568:	4b37      	ldr	r3, [pc, #220]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a36      	ldr	r2, [pc, #216]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 800856e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008572:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8008574:	4b33      	ldr	r3, [pc, #204]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 8008576:	2203      	movs	r2, #3
 8008578:	771a      	strb	r2, [r3, #28]
 800857a:	e016      	b.n	80085aa <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800857c:	4b31      	ldr	r3, [pc, #196]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 800857e:	2201      	movs	r2, #1
 8008580:	771a      	strb	r2, [r3, #28]
 8008582:	e012      	b.n	80085aa <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008584:	4b30      	ldr	r3, [pc, #192]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800858c:	2b00      	cmp	r3, #0
 800858e:	d009      	beq.n	80085a4 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8008590:	4b2d      	ldr	r3, [pc, #180]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a2c      	ldr	r2, [pc, #176]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008596:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800859a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800859c:	4b29      	ldr	r3, [pc, #164]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 800859e:	2202      	movs	r2, #2
 80085a0:	771a      	strb	r2, [r3, #28]
 80085a2:	e002      	b.n	80085aa <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80085a4:	4b27      	ldr	r3, [pc, #156]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d111      	bne.n	80085d6 <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f000 f848 	bl	800864c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80085bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085c0:	f7ff fef6 	bl	80083b0 <FLASH_WaitForLastOperation>
 80085c4:	4603      	mov	r3, r0
 80085c6:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80085c8:	4b1f      	ldr	r3, [pc, #124]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 80085ca:	695b      	ldr	r3, [r3, #20]
 80085cc:	4a1e      	ldr	r2, [pc, #120]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 80085ce:	f023 0304 	bic.w	r3, r3, #4
 80085d2:	6153      	str	r3, [r2, #20]
 80085d4:	e02b      	b.n	800862e <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	f04f 32ff 	mov.w	r2, #4294967295
 80085dc:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	60bb      	str	r3, [r7, #8]
 80085e4:	e01b      	b.n	800861e <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	4619      	mov	r1, r3
 80085ec:	68b8      	ldr	r0, [r7, #8]
 80085ee:	f000 f84b 	bl	8008688 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80085f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085f6:	f7ff fedb 	bl	80083b0 <FLASH_WaitForLastOperation>
 80085fa:	4603      	mov	r3, r0
 80085fc:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80085fe:	4b12      	ldr	r3, [pc, #72]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	4a11      	ldr	r2, [pc, #68]	; (8008648 <HAL_FLASHEx_Erase+0x138>)
 8008604:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8008608:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800860a:	7bfb      	ldrb	r3, [r7, #15]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d003      	beq.n	8008618 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	601a      	str	r2, [r3, #0]
          break;
 8008616:	e00a      	b.n	800862e <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	3301      	adds	r3, #1
 800861c:	60bb      	str	r3, [r7, #8]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	689a      	ldr	r2, [r3, #8]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	4413      	add	r3, r2
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	d3db      	bcc.n	80085e6 <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800862e:	f000 f84f 	bl	80086d0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008632:	4b04      	ldr	r3, [pc, #16]	; (8008644 <HAL_FLASHEx_Erase+0x134>)
 8008634:	2200      	movs	r2, #0
 8008636:	701a      	strb	r2, [r3, #0]

  return status;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	2000000c 	.word	0x2000000c
 8008648:	40022000 	.word	0x40022000

0800864c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	2b00      	cmp	r3, #0
 800865c:	d005      	beq.n	800866a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800865e:	4b09      	ldr	r3, [pc, #36]	; (8008684 <FLASH_MassErase+0x38>)
 8008660:	695b      	ldr	r3, [r3, #20]
 8008662:	4a08      	ldr	r2, [pc, #32]	; (8008684 <FLASH_MassErase+0x38>)
 8008664:	f043 0304 	orr.w	r3, r3, #4
 8008668:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800866a:	4b06      	ldr	r3, [pc, #24]	; (8008684 <FLASH_MassErase+0x38>)
 800866c:	695b      	ldr	r3, [r3, #20]
 800866e:	4a05      	ldr	r2, [pc, #20]	; (8008684 <FLASH_MassErase+0x38>)
 8008670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008674:	6153      	str	r3, [r2, #20]
}
 8008676:	bf00      	nop
 8008678:	370c      	adds	r7, #12
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40022000 	.word	0x40022000

08008688 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8008692:	4b0e      	ldr	r3, [pc, #56]	; (80086cc <FLASH_PageErase+0x44>)
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	00db      	lsls	r3, r3, #3
 800869e:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80086a2:	490a      	ldr	r1, [pc, #40]	; (80086cc <FLASH_PageErase+0x44>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80086a8:	4b08      	ldr	r3, [pc, #32]	; (80086cc <FLASH_PageErase+0x44>)
 80086aa:	695b      	ldr	r3, [r3, #20]
 80086ac:	4a07      	ldr	r2, [pc, #28]	; (80086cc <FLASH_PageErase+0x44>)
 80086ae:	f043 0302 	orr.w	r3, r3, #2
 80086b2:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80086b4:	4b05      	ldr	r3, [pc, #20]	; (80086cc <FLASH_PageErase+0x44>)
 80086b6:	695b      	ldr	r3, [r3, #20]
 80086b8:	4a04      	ldr	r2, [pc, #16]	; (80086cc <FLASH_PageErase+0x44>)
 80086ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086be:	6153      	str	r3, [r2, #20]
}
 80086c0:	bf00      	nop
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr
 80086cc:	40022000 	.word	0x40022000

080086d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80086d6:	4b1e      	ldr	r3, [pc, #120]	; (8008750 <FLASH_FlushCaches+0x80>)
 80086d8:	7f1b      	ldrb	r3, [r3, #28]
 80086da:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d002      	beq.n	80086e8 <FLASH_FlushCaches+0x18>
 80086e2:	79fb      	ldrb	r3, [r7, #7]
 80086e4:	2b03      	cmp	r3, #3
 80086e6:	d111      	bne.n	800870c <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80086e8:	4b1a      	ldr	r3, [pc, #104]	; (8008754 <FLASH_FlushCaches+0x84>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a19      	ldr	r2, [pc, #100]	; (8008754 <FLASH_FlushCaches+0x84>)
 80086ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80086f2:	6013      	str	r3, [r2, #0]
 80086f4:	4b17      	ldr	r3, [pc, #92]	; (8008754 <FLASH_FlushCaches+0x84>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a16      	ldr	r2, [pc, #88]	; (8008754 <FLASH_FlushCaches+0x84>)
 80086fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086fe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008700:	4b14      	ldr	r3, [pc, #80]	; (8008754 <FLASH_FlushCaches+0x84>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a13      	ldr	r2, [pc, #76]	; (8008754 <FLASH_FlushCaches+0x84>)
 8008706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800870a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800870c:	79fb      	ldrb	r3, [r7, #7]
 800870e:	2b02      	cmp	r3, #2
 8008710:	d002      	beq.n	8008718 <FLASH_FlushCaches+0x48>
 8008712:	79fb      	ldrb	r3, [r7, #7]
 8008714:	2b03      	cmp	r3, #3
 8008716:	d111      	bne.n	800873c <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008718:	4b0e      	ldr	r3, [pc, #56]	; (8008754 <FLASH_FlushCaches+0x84>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a0d      	ldr	r2, [pc, #52]	; (8008754 <FLASH_FlushCaches+0x84>)
 800871e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008722:	6013      	str	r3, [r2, #0]
 8008724:	4b0b      	ldr	r3, [pc, #44]	; (8008754 <FLASH_FlushCaches+0x84>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a0a      	ldr	r2, [pc, #40]	; (8008754 <FLASH_FlushCaches+0x84>)
 800872a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800872e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008730:	4b08      	ldr	r3, [pc, #32]	; (8008754 <FLASH_FlushCaches+0x84>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a07      	ldr	r2, [pc, #28]	; (8008754 <FLASH_FlushCaches+0x84>)
 8008736:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800873a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800873c:	4b04      	ldr	r3, [pc, #16]	; (8008750 <FLASH_FlushCaches+0x80>)
 800873e:	2200      	movs	r2, #0
 8008740:	771a      	strb	r2, [r3, #28]
}
 8008742:	bf00      	nop
 8008744:	370c      	adds	r7, #12
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	2000000c 	.word	0x2000000c
 8008754:	40022000 	.word	0x40022000

08008758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008758:	b480      	push	{r7}
 800875a:	b087      	sub	sp, #28
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008762:	2300      	movs	r3, #0
 8008764:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008766:	e15a      	b.n	8008a1e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	2101      	movs	r1, #1
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	fa01 f303 	lsl.w	r3, r1, r3
 8008774:	4013      	ands	r3, r2
 8008776:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	f000 814c 	beq.w	8008a18 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d00b      	beq.n	80087a0 <HAL_GPIO_Init+0x48>
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	2b02      	cmp	r3, #2
 800878e:	d007      	beq.n	80087a0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008794:	2b11      	cmp	r3, #17
 8008796:	d003      	beq.n	80087a0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	2b12      	cmp	r3, #18
 800879e:	d130      	bne.n	8008802 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	005b      	lsls	r3, r3, #1
 80087aa:	2203      	movs	r2, #3
 80087ac:	fa02 f303 	lsl.w	r3, r2, r3
 80087b0:	43db      	mvns	r3, r3
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	4013      	ands	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	68da      	ldr	r2, [r3, #12]
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	005b      	lsls	r3, r3, #1
 80087c0:	fa02 f303 	lsl.w	r3, r2, r3
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80087d6:	2201      	movs	r2, #1
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	fa02 f303 	lsl.w	r3, r2, r3
 80087de:	43db      	mvns	r3, r3
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	4013      	ands	r3, r2
 80087e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	091b      	lsrs	r3, r3, #4
 80087ec:	f003 0201 	and.w	r2, r3, #1
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	fa02 f303 	lsl.w	r3, r2, r3
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	693a      	ldr	r2, [r7, #16]
 8008800:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	005b      	lsls	r3, r3, #1
 800880c:	2203      	movs	r2, #3
 800880e:	fa02 f303 	lsl.w	r3, r2, r3
 8008812:	43db      	mvns	r3, r3
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	4013      	ands	r3, r2
 8008818:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	689a      	ldr	r2, [r3, #8]
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	005b      	lsls	r3, r3, #1
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	4313      	orrs	r3, r2
 800882a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	693a      	ldr	r2, [r7, #16]
 8008830:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d003      	beq.n	8008842 <HAL_GPIO_Init+0xea>
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	2b12      	cmp	r3, #18
 8008840:	d123      	bne.n	800888a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	08da      	lsrs	r2, r3, #3
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	3208      	adds	r2, #8
 800884a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800884e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	f003 0307 	and.w	r3, r3, #7
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	220f      	movs	r2, #15
 800885a:	fa02 f303 	lsl.w	r3, r2, r3
 800885e:	43db      	mvns	r3, r3
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	4013      	ands	r3, r2
 8008864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	691a      	ldr	r2, [r3, #16]
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	f003 0307 	and.w	r3, r3, #7
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	fa02 f303 	lsl.w	r3, r2, r3
 8008876:	693a      	ldr	r2, [r7, #16]
 8008878:	4313      	orrs	r3, r2
 800887a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	08da      	lsrs	r2, r3, #3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3208      	adds	r2, #8
 8008884:	6939      	ldr	r1, [r7, #16]
 8008886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	005b      	lsls	r3, r3, #1
 8008894:	2203      	movs	r2, #3
 8008896:	fa02 f303 	lsl.w	r3, r2, r3
 800889a:	43db      	mvns	r3, r3
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	4013      	ands	r3, r2
 80088a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	f003 0203 	and.w	r2, r3, #3
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	005b      	lsls	r3, r3, #1
 80088ae:	fa02 f303 	lsl.w	r3, r2, r3
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 80a6 	beq.w	8008a18 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088cc:	4b5b      	ldr	r3, [pc, #364]	; (8008a3c <HAL_GPIO_Init+0x2e4>)
 80088ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088d0:	4a5a      	ldr	r2, [pc, #360]	; (8008a3c <HAL_GPIO_Init+0x2e4>)
 80088d2:	f043 0301 	orr.w	r3, r3, #1
 80088d6:	6613      	str	r3, [r2, #96]	; 0x60
 80088d8:	4b58      	ldr	r3, [pc, #352]	; (8008a3c <HAL_GPIO_Init+0x2e4>)
 80088da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088dc:	f003 0301 	and.w	r3, r3, #1
 80088e0:	60bb      	str	r3, [r7, #8]
 80088e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80088e4:	4a56      	ldr	r2, [pc, #344]	; (8008a40 <HAL_GPIO_Init+0x2e8>)
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	089b      	lsrs	r3, r3, #2
 80088ea:	3302      	adds	r3, #2
 80088ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f003 0303 	and.w	r3, r3, #3
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	220f      	movs	r2, #15
 80088fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008900:	43db      	mvns	r3, r3
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	4013      	ands	r3, r2
 8008906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800890e:	d01f      	beq.n	8008950 <HAL_GPIO_Init+0x1f8>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a4c      	ldr	r2, [pc, #304]	; (8008a44 <HAL_GPIO_Init+0x2ec>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d019      	beq.n	800894c <HAL_GPIO_Init+0x1f4>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a4b      	ldr	r2, [pc, #300]	; (8008a48 <HAL_GPIO_Init+0x2f0>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d013      	beq.n	8008948 <HAL_GPIO_Init+0x1f0>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a4a      	ldr	r2, [pc, #296]	; (8008a4c <HAL_GPIO_Init+0x2f4>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d00d      	beq.n	8008944 <HAL_GPIO_Init+0x1ec>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a49      	ldr	r2, [pc, #292]	; (8008a50 <HAL_GPIO_Init+0x2f8>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d007      	beq.n	8008940 <HAL_GPIO_Init+0x1e8>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a48      	ldr	r2, [pc, #288]	; (8008a54 <HAL_GPIO_Init+0x2fc>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d101      	bne.n	800893c <HAL_GPIO_Init+0x1e4>
 8008938:	2305      	movs	r3, #5
 800893a:	e00a      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 800893c:	2306      	movs	r3, #6
 800893e:	e008      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 8008940:	2304      	movs	r3, #4
 8008942:	e006      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 8008944:	2303      	movs	r3, #3
 8008946:	e004      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 8008948:	2302      	movs	r3, #2
 800894a:	e002      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 800894c:	2301      	movs	r3, #1
 800894e:	e000      	b.n	8008952 <HAL_GPIO_Init+0x1fa>
 8008950:	2300      	movs	r3, #0
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	f002 0203 	and.w	r2, r2, #3
 8008958:	0092      	lsls	r2, r2, #2
 800895a:	4093      	lsls	r3, r2
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	4313      	orrs	r3, r2
 8008960:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008962:	4937      	ldr	r1, [pc, #220]	; (8008a40 <HAL_GPIO_Init+0x2e8>)
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	089b      	lsrs	r3, r3, #2
 8008968:	3302      	adds	r3, #2
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008970:	4b39      	ldr	r3, [pc, #228]	; (8008a58 <HAL_GPIO_Init+0x300>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	43db      	mvns	r3, r3
 800897a:	693a      	ldr	r2, [r7, #16]
 800897c:	4013      	ands	r3, r2
 800897e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d003      	beq.n	8008994 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800898c:	693a      	ldr	r2, [r7, #16]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	4313      	orrs	r3, r2
 8008992:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008994:	4a30      	ldr	r2, [pc, #192]	; (8008a58 <HAL_GPIO_Init+0x300>)
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800899a:	4b2f      	ldr	r3, [pc, #188]	; (8008a58 <HAL_GPIO_Init+0x300>)
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	43db      	mvns	r3, r3
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	4013      	ands	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d003      	beq.n	80089be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80089be:	4a26      	ldr	r2, [pc, #152]	; (8008a58 <HAL_GPIO_Init+0x300>)
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80089c4:	4b24      	ldr	r3, [pc, #144]	; (8008a58 <HAL_GPIO_Init+0x300>)
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	43db      	mvns	r3, r3
 80089ce:	693a      	ldr	r2, [r7, #16]
 80089d0:	4013      	ands	r3, r2
 80089d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d003      	beq.n	80089e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80089e0:	693a      	ldr	r2, [r7, #16]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80089e8:	4a1b      	ldr	r2, [pc, #108]	; (8008a58 <HAL_GPIO_Init+0x300>)
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80089ee:	4b1a      	ldr	r3, [pc, #104]	; (8008a58 <HAL_GPIO_Init+0x300>)
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	43db      	mvns	r3, r3
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	4013      	ands	r3, r2
 80089fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d003      	beq.n	8008a12 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008a12:	4a11      	ldr	r2, [pc, #68]	; (8008a58 <HAL_GPIO_Init+0x300>)
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	fa22 f303 	lsr.w	r3, r2, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f47f ae9d 	bne.w	8008768 <HAL_GPIO_Init+0x10>
  }
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	371c      	adds	r7, #28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	40021000 	.word	0x40021000
 8008a40:	40010000 	.word	0x40010000
 8008a44:	48000400 	.word	0x48000400
 8008a48:	48000800 	.word	0x48000800
 8008a4c:	48000c00 	.word	0x48000c00
 8008a50:	48001000 	.word	0x48001000
 8008a54:	48001400 	.word	0x48001400
 8008a58:	40010400 	.word	0x40010400

08008a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	460b      	mov	r3, r1
 8008a66:	807b      	strh	r3, [r7, #2]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008a6c:	787b      	ldrb	r3, [r7, #1]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d003      	beq.n	8008a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a72:	887a      	ldrh	r2, [r7, #2]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a78:	e002      	b.n	8008a80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a7a:	887a      	ldrh	r2, [r7, #2]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e081      	b.n	8008ba2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d106      	bne.n	8008ab8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7fb fb20 	bl	80040f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2224      	movs	r2, #36	; 0x24
 8008abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f022 0201 	bic.w	r2, r2, #1
 8008ace:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008adc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	689a      	ldr	r2, [r3, #8]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008aec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d107      	bne.n	8008b06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	689a      	ldr	r2, [r3, #8]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b02:	609a      	str	r2, [r3, #8]
 8008b04:	e006      	b.n	8008b14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	689a      	ldr	r2, [r3, #8]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008b12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d104      	bne.n	8008b26 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	687a      	ldr	r2, [r7, #4]
 8008b2e:	6812      	ldr	r2, [r2, #0]
 8008b30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008b34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	691a      	ldr	r2, [r3, #16]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	ea42 0103 	orr.w	r1, r2, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	021a      	lsls	r2, r3, #8
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	430a      	orrs	r2, r1
 8008b62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	69d9      	ldr	r1, [r3, #28]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a1a      	ldr	r2, [r3, #32]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	430a      	orrs	r2, r1
 8008b72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f042 0201 	orr.w	r2, r2, #1
 8008b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2220      	movs	r2, #32
 8008b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
	...

08008bac <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b088      	sub	sp, #32
 8008bb0:	af02      	add	r7, sp, #8
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	607a      	str	r2, [r7, #4]
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	460b      	mov	r3, r1
 8008bba:	817b      	strh	r3, [r7, #10]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	f040 80cd 	bne.w	8008d68 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	699b      	ldr	r3, [r3, #24]
 8008bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bdc:	d101      	bne.n	8008be2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8008bde:	2302      	movs	r3, #2
 8008be0:	e0c3      	b.n	8008d6a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d101      	bne.n	8008bf0 <HAL_I2C_Master_Receive_DMA+0x44>
 8008bec:	2302      	movs	r3, #2
 8008bee:	e0bc      	b.n	8008d6a <HAL_I2C_Master_Receive_DMA+0x1be>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2222      	movs	r2, #34	; 0x22
 8008bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2210      	movs	r2, #16
 8008c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	893a      	ldrh	r2, [r7, #8]
 8008c18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	4a55      	ldr	r2, [pc, #340]	; (8008d74 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8008c1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	4a55      	ldr	r2, [pc, #340]	; (8008d78 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8008c24:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	2bff      	cmp	r3, #255	; 0xff
 8008c2e:	d906      	bls.n	8008c3e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	22ff      	movs	r2, #255	; 0xff
 8008c34:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008c36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c3a:	617b      	str	r3, [r7, #20]
 8008c3c:	e007      	b.n	8008c4e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008c48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c4c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d070      	beq.n	8008d38 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d020      	beq.n	8008ca0 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c62:	4a46      	ldr	r2, [pc, #280]	; (8008d7c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8008c64:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c6a:	4a45      	ldr	r2, [pc, #276]	; (8008d80 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8008c6c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c72:	2200      	movs	r2, #0
 8008c74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	3324      	adds	r3, #36	; 0x24
 8008c88:	4619      	mov	r1, r3
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c90:	f7fe fc5a 	bl	8007548 <HAL_DMA_Start_IT>
 8008c94:	4603      	mov	r3, r0
 8008c96:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008c98:	7cfb      	ldrb	r3, [r7, #19]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d138      	bne.n	8008d10 <HAL_I2C_Master_Receive_DMA+0x164>
 8008c9e:	e013      	b.n	8008cc8 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cb4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e050      	b.n	8008d6a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ccc:	b2da      	uxtb	r2, r3
 8008cce:	8979      	ldrh	r1, [r7, #10]
 8008cd0:	4b2c      	ldr	r3, [pc, #176]	; (8008d84 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8008cd2:	9300      	str	r3, [sp, #0]
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	68f8      	ldr	r0, [r7, #12]
 8008cd8:	f001 fdc4 	bl	800a864 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ce6:	1ad3      	subs	r3, r2, r3
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008cf6:	2110      	movs	r1, #16
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f001 fde1 	bl	800a8c0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	e029      	b.n	8008d64 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2220      	movs	r2, #32
 8008d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d24:	f043 0210 	orr.w	r2, r3, #16
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e018      	b.n	8008d6a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	4a13      	ldr	r2, [pc, #76]	; (8008d88 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8008d3c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	8979      	ldrh	r1, [r7, #10]
 8008d46:	4b0f      	ldr	r3, [pc, #60]	; (8008d84 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8008d48:	9300      	str	r3, [sp, #0]
 8008d4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f001 fd88 	bl	800a864 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f001 fdae 	bl	800a8c0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008d64:	2300      	movs	r3, #0
 8008d66:	e000      	b.n	8008d6a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8008d68:	2302      	movs	r3, #2
  }
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	ffff0000 	.word	0xffff0000
 8008d78:	0800975f 	.word	0x0800975f
 8008d7c:	0800a51f 	.word	0x0800a51f
 8008d80:	0800a5b5 	.word	0x0800a5b5
 8008d84:	80002400 	.word	0x80002400
 8008d88:	08009309 	.word	0x08009309

08008d8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b088      	sub	sp, #32
 8008d90:	af02      	add	r7, sp, #8
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	4608      	mov	r0, r1
 8008d96:	4611      	mov	r1, r2
 8008d98:	461a      	mov	r2, r3
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	817b      	strh	r3, [r7, #10]
 8008d9e:	460b      	mov	r3, r1
 8008da0:	813b      	strh	r3, [r7, #8]
 8008da2:	4613      	mov	r3, r2
 8008da4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	2b20      	cmp	r3, #32
 8008db0:	f040 80f9 	bne.w	8008fa6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008db4:	6a3b      	ldr	r3, [r7, #32]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d002      	beq.n	8008dc0 <HAL_I2C_Mem_Write+0x34>
 8008dba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d105      	bne.n	8008dcc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008dc6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e0ed      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d101      	bne.n	8008dda <HAL_I2C_Mem_Write+0x4e>
 8008dd6:	2302      	movs	r3, #2
 8008dd8:	e0e6      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008de2:	f7fc ffa1 	bl	8005d28 <HAL_GetTick>
 8008de6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	2319      	movs	r3, #25
 8008dee:	2201      	movs	r2, #1
 8008df0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008df4:	68f8      	ldr	r0, [r7, #12]
 8008df6:	f001 fc12 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e0d1      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2221      	movs	r2, #33	; 0x21
 8008e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2240      	movs	r2, #64	; 0x40
 8008e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6a3a      	ldr	r2, [r7, #32]
 8008e1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008e24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e2c:	88f8      	ldrh	r0, [r7, #6]
 8008e2e:	893a      	ldrh	r2, [r7, #8]
 8008e30:	8979      	ldrh	r1, [r7, #10]
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	9301      	str	r3, [sp, #4]
 8008e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e38:	9300      	str	r3, [sp, #0]
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 fe61 	bl	8009b04 <I2C_RequestMemoryWrite>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d005      	beq.n	8008e54 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008e50:	2301      	movs	r3, #1
 8008e52:	e0a9      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	2bff      	cmp	r3, #255	; 0xff
 8008e5c:	d90e      	bls.n	8008e7c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	22ff      	movs	r2, #255	; 0xff
 8008e62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	8979      	ldrh	r1, [r7, #10]
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f001 fcf5 	bl	800a864 <I2C_TransferConfig>
 8008e7a:	e00f      	b.n	8008e9c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e8a:	b2da      	uxtb	r2, r3
 8008e8c:	8979      	ldrh	r1, [r7, #10]
 8008e8e:	2300      	movs	r3, #0
 8008e90:	9300      	str	r3, [sp, #0]
 8008e92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e96:	68f8      	ldr	r0, [r7, #12]
 8008e98:	f001 fce4 	bl	800a864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f001 fbfc 	bl	800a69e <I2C_WaitOnTXISFlagUntilTimeout>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d001      	beq.n	8008eb0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	e07b      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb4:	781a      	ldrb	r2, [r3, #0]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec0:	1c5a      	adds	r2, r3, #1
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	b29a      	uxth	r2, r3
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d034      	beq.n	8008f54 <HAL_I2C_Mem_Write+0x1c8>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d130      	bne.n	8008f54 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ef8:	2200      	movs	r2, #0
 8008efa:	2180      	movs	r1, #128	; 0x80
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f001 fb8e 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d001      	beq.n	8008f0c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e04d      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	2bff      	cmp	r3, #255	; 0xff
 8008f14:	d90e      	bls.n	8008f34 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	22ff      	movs	r2, #255	; 0xff
 8008f1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f20:	b2da      	uxtb	r2, r3
 8008f22:	8979      	ldrh	r1, [r7, #10]
 8008f24:	2300      	movs	r3, #0
 8008f26:	9300      	str	r3, [sp, #0]
 8008f28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f2c:	68f8      	ldr	r0, [r7, #12]
 8008f2e:	f001 fc99 	bl	800a864 <I2C_TransferConfig>
 8008f32:	e00f      	b.n	8008f54 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f38:	b29a      	uxth	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f42:	b2da      	uxtb	r2, r3
 8008f44:	8979      	ldrh	r1, [r7, #10]
 8008f46:	2300      	movs	r3, #0
 8008f48:	9300      	str	r3, [sp, #0]
 8008f4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f001 fc88 	bl	800a864 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d19e      	bne.n	8008e9c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f5e:	697a      	ldr	r2, [r7, #20]
 8008f60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f001 fbdb 	bl	800a71e <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e01a      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2220      	movs	r2, #32
 8008f78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	6859      	ldr	r1, [r3, #4]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	4b0a      	ldr	r3, [pc, #40]	; (8008fb0 <HAL_I2C_Mem_Write+0x224>)
 8008f86:	400b      	ands	r3, r1
 8008f88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2220      	movs	r2, #32
 8008f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	e000      	b.n	8008fa8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008fa6:	2302      	movs	r3, #2
  }
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3718      	adds	r7, #24
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}
 8008fb0:	fe00e800 	.word	0xfe00e800

08008fb4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b088      	sub	sp, #32
 8008fb8:	af02      	add	r7, sp, #8
 8008fba:	60f8      	str	r0, [r7, #12]
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	817b      	strh	r3, [r7, #10]
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	813b      	strh	r3, [r7, #8]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b20      	cmp	r3, #32
 8008fd8:	f040 80fd 	bne.w	80091d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fdc:	6a3b      	ldr	r3, [r7, #32]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d002      	beq.n	8008fe8 <HAL_I2C_Mem_Read+0x34>
 8008fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d105      	bne.n	8008ff4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e0f1      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d101      	bne.n	8009002 <HAL_I2C_Mem_Read+0x4e>
 8008ffe:	2302      	movs	r3, #2
 8009000:	e0ea      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800900a:	f7fc fe8d 	bl	8005d28 <HAL_GetTick>
 800900e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	2319      	movs	r3, #25
 8009016:	2201      	movs	r2, #1
 8009018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f001 fafe 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d001      	beq.n	800902c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	e0d5      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2222      	movs	r2, #34	; 0x22
 8009030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2240      	movs	r2, #64	; 0x40
 8009038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2200      	movs	r2, #0
 8009040:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	6a3a      	ldr	r2, [r7, #32]
 8009046:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800904c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2200      	movs	r2, #0
 8009052:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009054:	88f8      	ldrh	r0, [r7, #6]
 8009056:	893a      	ldrh	r2, [r7, #8]
 8009058:	8979      	ldrh	r1, [r7, #10]
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	9301      	str	r3, [sp, #4]
 800905e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	4603      	mov	r3, r0
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f000 fda1 	bl	8009bac <I2C_RequestMemoryRead>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d005      	beq.n	800907c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e0ad      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009080:	b29b      	uxth	r3, r3
 8009082:	2bff      	cmp	r3, #255	; 0xff
 8009084:	d90e      	bls.n	80090a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	22ff      	movs	r2, #255	; 0xff
 800908a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009090:	b2da      	uxtb	r2, r3
 8009092:	8979      	ldrh	r1, [r7, #10]
 8009094:	4b52      	ldr	r3, [pc, #328]	; (80091e0 <HAL_I2C_Mem_Read+0x22c>)
 8009096:	9300      	str	r3, [sp, #0]
 8009098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f001 fbe1 	bl	800a864 <I2C_TransferConfig>
 80090a2:	e00f      	b.n	80090c4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090b2:	b2da      	uxtb	r2, r3
 80090b4:	8979      	ldrh	r1, [r7, #10]
 80090b6:	4b4a      	ldr	r3, [pc, #296]	; (80091e0 <HAL_I2C_Mem_Read+0x22c>)
 80090b8:	9300      	str	r3, [sp, #0]
 80090ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f001 fbd0 	bl	800a864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	9300      	str	r3, [sp, #0]
 80090c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ca:	2200      	movs	r2, #0
 80090cc:	2104      	movs	r1, #4
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f001 faa5 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d001      	beq.n	80090de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	e07c      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e8:	b2d2      	uxtb	r2, r2
 80090ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f0:	1c5a      	adds	r2, r3, #1
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090fa:	3b01      	subs	r3, #1
 80090fc:	b29a      	uxth	r2, r3
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009106:	b29b      	uxth	r3, r3
 8009108:	3b01      	subs	r3, #1
 800910a:	b29a      	uxth	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009114:	b29b      	uxth	r3, r3
 8009116:	2b00      	cmp	r3, #0
 8009118:	d034      	beq.n	8009184 <HAL_I2C_Mem_Read+0x1d0>
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800911e:	2b00      	cmp	r3, #0
 8009120:	d130      	bne.n	8009184 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009128:	2200      	movs	r2, #0
 800912a:	2180      	movs	r1, #128	; 0x80
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f001 fa76 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e04d      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009140:	b29b      	uxth	r3, r3
 8009142:	2bff      	cmp	r3, #255	; 0xff
 8009144:	d90e      	bls.n	8009164 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	22ff      	movs	r2, #255	; 0xff
 800914a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009150:	b2da      	uxtb	r2, r3
 8009152:	8979      	ldrh	r1, [r7, #10]
 8009154:	2300      	movs	r3, #0
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f001 fb81 	bl	800a864 <I2C_TransferConfig>
 8009162:	e00f      	b.n	8009184 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009168:	b29a      	uxth	r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009172:	b2da      	uxtb	r2, r3
 8009174:	8979      	ldrh	r1, [r7, #10]
 8009176:	2300      	movs	r3, #0
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f001 fb70 	bl	800a864 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009188:	b29b      	uxth	r3, r3
 800918a:	2b00      	cmp	r3, #0
 800918c:	d19a      	bne.n	80090c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800918e:	697a      	ldr	r2, [r7, #20]
 8009190:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f001 fac3 	bl	800a71e <I2C_WaitOnSTOPFlagUntilTimeout>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	d001      	beq.n	80091a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e01a      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2220      	movs	r2, #32
 80091a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	6859      	ldr	r1, [r3, #4]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	4b0b      	ldr	r3, [pc, #44]	; (80091e4 <HAL_I2C_Mem_Read+0x230>)
 80091b6:	400b      	ands	r3, r1
 80091b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	2220      	movs	r2, #32
 80091be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2200      	movs	r2, #0
 80091c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80091d2:	2300      	movs	r3, #0
 80091d4:	e000      	b.n	80091d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80091d6:	2302      	movs	r3, #2
  }
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	80002400 	.word	0x80002400
 80091e4:	fe00e800 	.word	0xfe00e800

080091e8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009204:	2b00      	cmp	r3, #0
 8009206:	d005      	beq.n	8009214 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800920c:	68ba      	ldr	r2, [r7, #8]
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	4798      	blx	r3
  }
}
 8009214:	bf00      	nop
 8009216:	3710      	adds	r7, #16
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	460b      	mov	r3, r1
 8009276:	70fb      	strb	r3, [r7, #3]
 8009278:	4613      	mov	r3, r2
 800927a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800927c:	bf00      	nop
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80092a4:	bf00      	nop
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr

080092d8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092fa:	b2db      	uxtb	r3, r3
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b088      	sub	sp, #32
 800930c:	af02      	add	r7, sp, #8
 800930e:	60f8      	str	r0, [r7, #12]
 8009310:	60b9      	str	r1, [r7, #8]
 8009312:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800931e:	2b01      	cmp	r3, #1
 8009320:	d101      	bne.n	8009326 <I2C_Master_ISR_IT+0x1e>
 8009322:	2302      	movs	r3, #2
 8009324:	e114      	b.n	8009550 <I2C_Master_ISR_IT+0x248>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2201      	movs	r2, #1
 800932a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	091b      	lsrs	r3, r3, #4
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	2b00      	cmp	r3, #0
 8009338:	d013      	beq.n	8009362 <I2C_Master_ISR_IT+0x5a>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	091b      	lsrs	r3, r3, #4
 800933e:	f003 0301 	and.w	r3, r3, #1
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00d      	beq.n	8009362 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	2210      	movs	r2, #16
 800934c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009352:	f043 0204 	orr.w	r2, r3, #4
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f001 f8bb 	bl	800a4d6 <I2C_Flush_TXDR>
 8009360:	e0e1      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	089b      	lsrs	r3, r3, #2
 8009366:	f003 0301 	and.w	r3, r3, #1
 800936a:	2b00      	cmp	r3, #0
 800936c:	d023      	beq.n	80093b6 <I2C_Master_ISR_IT+0xae>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	089b      	lsrs	r3, r3, #2
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d01d      	beq.n	80093b6 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f023 0304 	bic.w	r3, r3, #4
 8009380:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800938c:	b2d2      	uxtb	r2, r2
 800938e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009394:	1c5a      	adds	r2, r3, #1
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800939e:	3b01      	subs	r3, #1
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	3b01      	subs	r3, #1
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093b4:	e0b7      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	085b      	lsrs	r3, r3, #1
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d01e      	beq.n	8009400 <I2C_Master_ISR_IT+0xf8>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	085b      	lsrs	r3, r3, #1
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d018      	beq.n	8009400 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d2:	781a      	ldrb	r2, [r3, #0]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093de:	1c5a      	adds	r2, r3, #1
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093e8:	3b01      	subs	r3, #1
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	3b01      	subs	r3, #1
 80093f8:	b29a      	uxth	r2, r3
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093fe:	e092      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	09db      	lsrs	r3, r3, #7
 8009404:	f003 0301 	and.w	r3, r3, #1
 8009408:	2b00      	cmp	r3, #0
 800940a:	d05d      	beq.n	80094c8 <I2C_Master_ISR_IT+0x1c0>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	099b      	lsrs	r3, r3, #6
 8009410:	f003 0301 	and.w	r3, r3, #1
 8009414:	2b00      	cmp	r3, #0
 8009416:	d057      	beq.n	80094c8 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800941c:	b29b      	uxth	r3, r3
 800941e:	2b00      	cmp	r3, #0
 8009420:	d040      	beq.n	80094a4 <I2C_Master_ISR_IT+0x19c>
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009426:	2b00      	cmp	r3, #0
 8009428:	d13c      	bne.n	80094a4 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	b29b      	uxth	r3, r3
 8009432:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009436:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800943c:	b29b      	uxth	r3, r3
 800943e:	2bff      	cmp	r3, #255	; 0xff
 8009440:	d90e      	bls.n	8009460 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	22ff      	movs	r2, #255	; 0xff
 8009446:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800944c:	b2da      	uxtb	r2, r3
 800944e:	8a79      	ldrh	r1, [r7, #18]
 8009450:	2300      	movs	r3, #0
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f001 fa03 	bl	800a864 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800945e:	e032      	b.n	80094c6 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009464:	b29a      	uxth	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800946e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009472:	d00b      	beq.n	800948c <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009478:	b2da      	uxtb	r2, r3
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800947e:	8a79      	ldrh	r1, [r7, #18]
 8009480:	2000      	movs	r0, #0
 8009482:	9000      	str	r0, [sp, #0]
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f001 f9ed 	bl	800a864 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800948a:	e01c      	b.n	80094c6 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009490:	b2da      	uxtb	r2, r3
 8009492:	8a79      	ldrh	r1, [r7, #18]
 8009494:	2300      	movs	r3, #0
 8009496:	9300      	str	r3, [sp, #0]
 8009498:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800949c:	68f8      	ldr	r0, [r7, #12]
 800949e:	f001 f9e1 	bl	800a864 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094a2:	e010      	b.n	80094c6 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80094b2:	d003      	beq.n	80094bc <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fc51 	bl	8009d5c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80094ba:	e034      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80094bc:	2140      	movs	r1, #64	; 0x40
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f000 ff12 	bl	800a2e8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80094c4:	e02f      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
 80094c6:	e02e      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	099b      	lsrs	r3, r3, #6
 80094cc:	f003 0301 	and.w	r3, r3, #1
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d028      	beq.n	8009526 <I2C_Master_ISR_IT+0x21e>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	099b      	lsrs	r3, r3, #6
 80094d8:	f003 0301 	and.w	r3, r3, #1
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d022      	beq.n	8009526 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d119      	bne.n	800951e <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80094f8:	d015      	beq.n	8009526 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009502:	d108      	bne.n	8009516 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	685a      	ldr	r2, [r3, #4]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009512:	605a      	str	r2, [r3, #4]
 8009514:	e007      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009516:	68f8      	ldr	r0, [r7, #12]
 8009518:	f000 fc20 	bl	8009d5c <I2C_ITMasterSeqCplt>
 800951c:	e003      	b.n	8009526 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800951e:	2140      	movs	r1, #64	; 0x40
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f000 fee1 	bl	800a2e8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	095b      	lsrs	r3, r3, #5
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d009      	beq.n	8009546 <I2C_Master_ISR_IT+0x23e>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	095b      	lsrs	r3, r3, #5
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	2b00      	cmp	r3, #0
 800953c:	d003      	beq.n	8009546 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800953e:	6979      	ldr	r1, [r7, #20]
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f000 fca7 	bl	8009e94 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3718      	adds	r7, #24
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	60b9      	str	r1, [r7, #8]
 8009562:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009568:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009574:	2b01      	cmp	r3, #1
 8009576:	d101      	bne.n	800957c <I2C_Slave_ISR_IT+0x24>
 8009578:	2302      	movs	r3, #2
 800957a:	e0ec      	b.n	8009756 <I2C_Slave_ISR_IT+0x1fe>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	095b      	lsrs	r3, r3, #5
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	d009      	beq.n	80095a4 <I2C_Slave_ISR_IT+0x4c>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	095b      	lsrs	r3, r3, #5
 8009594:	f003 0301 	and.w	r3, r3, #1
 8009598:	2b00      	cmp	r3, #0
 800959a:	d003      	beq.n	80095a4 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800959c:	6939      	ldr	r1, [r7, #16]
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f000 fd42 	bl	800a028 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	091b      	lsrs	r3, r3, #4
 80095a8:	f003 0301 	and.w	r3, r3, #1
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d04d      	beq.n	800964c <I2C_Slave_ISR_IT+0xf4>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	091b      	lsrs	r3, r3, #4
 80095b4:	f003 0301 	and.w	r3, r3, #1
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d047      	beq.n	800964c <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d128      	bne.n	8009618 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	2b28      	cmp	r3, #40	; 0x28
 80095d0:	d108      	bne.n	80095e4 <I2C_Slave_ISR_IT+0x8c>
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095d8:	d104      	bne.n	80095e4 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80095da:	6939      	ldr	r1, [r7, #16]
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f000 fe2d 	bl	800a23c <I2C_ITListenCplt>
 80095e2:	e032      	b.n	800964a <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	2b29      	cmp	r3, #41	; 0x29
 80095ee:	d10e      	bne.n	800960e <I2C_Slave_ISR_IT+0xb6>
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80095f6:	d00a      	beq.n	800960e <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2210      	movs	r2, #16
 80095fe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 ff68 	bl	800a4d6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fbe5 	bl	8009dd6 <I2C_ITSlaveSeqCplt>
 800960c:	e01d      	b.n	800964a <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	2210      	movs	r2, #16
 8009614:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009616:	e096      	b.n	8009746 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2210      	movs	r2, #16
 800961e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009624:	f043 0204 	orr.w	r2, r3, #4
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d004      	beq.n	800963c <I2C_Slave_ISR_IT+0xe4>
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009638:	f040 8085 	bne.w	8009746 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009640:	4619      	mov	r1, r3
 8009642:	68f8      	ldr	r0, [r7, #12]
 8009644:	f000 fe50 	bl	800a2e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009648:	e07d      	b.n	8009746 <I2C_Slave_ISR_IT+0x1ee>
 800964a:	e07c      	b.n	8009746 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	089b      	lsrs	r3, r3, #2
 8009650:	f003 0301 	and.w	r3, r3, #1
 8009654:	2b00      	cmp	r3, #0
 8009656:	d030      	beq.n	80096ba <I2C_Slave_ISR_IT+0x162>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	089b      	lsrs	r3, r3, #2
 800965c:	f003 0301 	and.w	r3, r3, #1
 8009660:	2b00      	cmp	r3, #0
 8009662:	d02a      	beq.n	80096ba <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009668:	b29b      	uxth	r3, r3
 800966a:	2b00      	cmp	r3, #0
 800966c:	d018      	beq.n	80096a0 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009678:	b2d2      	uxtb	r2, r2
 800967a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009680:	1c5a      	adds	r2, r3, #1
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800968a:	3b01      	subs	r3, #1
 800968c:	b29a      	uxth	r2, r3
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009696:	b29b      	uxth	r3, r3
 8009698:	3b01      	subs	r3, #1
 800969a:	b29a      	uxth	r2, r3
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d14f      	bne.n	800974a <I2C_Slave_ISR_IT+0x1f2>
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096b0:	d04b      	beq.n	800974a <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f000 fb8f 	bl	8009dd6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80096b8:	e047      	b.n	800974a <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	08db      	lsrs	r3, r3, #3
 80096be:	f003 0301 	and.w	r3, r3, #1
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00a      	beq.n	80096dc <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	08db      	lsrs	r3, r3, #3
 80096ca:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d004      	beq.n	80096dc <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80096d2:	6939      	ldr	r1, [r7, #16]
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f000 fabd 	bl	8009c54 <I2C_ITAddrCplt>
 80096da:	e037      	b.n	800974c <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	085b      	lsrs	r3, r3, #1
 80096e0:	f003 0301 	and.w	r3, r3, #1
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d031      	beq.n	800974c <I2C_Slave_ISR_IT+0x1f4>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	085b      	lsrs	r3, r3, #1
 80096ec:	f003 0301 	and.w	r3, r3, #1
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d02b      	beq.n	800974c <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d018      	beq.n	8009730 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009702:	781a      	ldrb	r2, [r3, #0]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009718:	b29b      	uxth	r3, r3
 800971a:	3b01      	subs	r3, #1
 800971c:	b29a      	uxth	r2, r3
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009726:	3b01      	subs	r3, #1
 8009728:	b29a      	uxth	r2, r3
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	851a      	strh	r2, [r3, #40]	; 0x28
 800972e:	e00d      	b.n	800974c <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009736:	d002      	beq.n	800973e <I2C_Slave_ISR_IT+0x1e6>
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d106      	bne.n	800974c <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f000 fb49 	bl	8009dd6 <I2C_ITSlaveSeqCplt>
 8009744:	e002      	b.n	800974c <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8009746:	bf00      	nop
 8009748:	e000      	b.n	800974c <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800974a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2200      	movs	r2, #0
 8009750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	3718      	adds	r7, #24
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}

0800975e <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800975e:	b580      	push	{r7, lr}
 8009760:	b088      	sub	sp, #32
 8009762:	af02      	add	r7, sp, #8
 8009764:	60f8      	str	r0, [r7, #12]
 8009766:	60b9      	str	r1, [r7, #8]
 8009768:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009770:	2b01      	cmp	r3, #1
 8009772:	d101      	bne.n	8009778 <I2C_Master_ISR_DMA+0x1a>
 8009774:	2302      	movs	r3, #2
 8009776:	e0e1      	b.n	800993c <I2C_Master_ISR_DMA+0x1de>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	091b      	lsrs	r3, r3, #4
 8009784:	f003 0301 	and.w	r3, r3, #1
 8009788:	2b00      	cmp	r3, #0
 800978a:	d017      	beq.n	80097bc <I2C_Master_ISR_DMA+0x5e>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	091b      	lsrs	r3, r3, #4
 8009790:	f003 0301 	and.w	r3, r3, #1
 8009794:	2b00      	cmp	r3, #0
 8009796:	d011      	beq.n	80097bc <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2210      	movs	r2, #16
 800979e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097a4:	f043 0204 	orr.w	r2, r3, #4
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80097ac:	2120      	movs	r1, #32
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f001 f886 	bl	800a8c0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f000 fe8e 	bl	800a4d6 <I2C_Flush_TXDR>
 80097ba:	e0ba      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	09db      	lsrs	r3, r3, #7
 80097c0:	f003 0301 	and.w	r3, r3, #1
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d072      	beq.n	80098ae <I2C_Master_ISR_DMA+0x150>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	099b      	lsrs	r3, r3, #6
 80097cc:	f003 0301 	and.w	r3, r3, #1
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d06c      	beq.n	80098ae <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097e2:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d04e      	beq.n	800988c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097fa:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009800:	b29b      	uxth	r3, r3
 8009802:	2bff      	cmp	r3, #255	; 0xff
 8009804:	d906      	bls.n	8009814 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	22ff      	movs	r2, #255	; 0xff
 800980a:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800980c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009810:	617b      	str	r3, [r7, #20]
 8009812:	e010      	b.n	8009836 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009818:	b29a      	uxth	r2, r3
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009822:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009826:	d003      	beq.n	8009830 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800982c:	617b      	str	r3, [r7, #20]
 800982e:	e002      	b.n	8009836 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009830:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009834:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800983a:	b2da      	uxtb	r2, r3
 800983c:	8a79      	ldrh	r1, [r7, #18]
 800983e:	2300      	movs	r3, #0
 8009840:	9300      	str	r3, [sp, #0]
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f001 f80d 	bl	800a864 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800984e:	b29a      	uxth	r2, r3
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	b29a      	uxth	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009862:	b2db      	uxtb	r3, r3
 8009864:	2b22      	cmp	r3, #34	; 0x22
 8009866:	d108      	bne.n	800987a <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009876:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009878:	e05b      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009888:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800988a:	e052      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009896:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800989a:	d003      	beq.n	80098a4 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	f000 fa5d 	bl	8009d5c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80098a2:	e046      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80098a4:	2140      	movs	r1, #64	; 0x40
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f000 fd1e 	bl	800a2e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80098ac:	e041      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	099b      	lsrs	r3, r3, #6
 80098b2:	f003 0301 	and.w	r3, r3, #1
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d029      	beq.n	800990e <I2C_Master_ISR_DMA+0x1b0>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	099b      	lsrs	r3, r3, #6
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d023      	beq.n	800990e <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d119      	bne.n	8009904 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80098de:	d027      	beq.n	8009930 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098e8:	d108      	bne.n	80098fc <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685a      	ldr	r2, [r3, #4]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80098f8:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80098fa:	e019      	b.n	8009930 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f000 fa2d 	bl	8009d5c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009902:	e015      	b.n	8009930 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009904:	2140      	movs	r1, #64	; 0x40
 8009906:	68f8      	ldr	r0, [r7, #12]
 8009908:	f000 fcee 	bl	800a2e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800990c:	e010      	b.n	8009930 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	095b      	lsrs	r3, r3, #5
 8009912:	f003 0301 	and.w	r3, r3, #1
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00b      	beq.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	095b      	lsrs	r3, r3, #5
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b00      	cmp	r3, #0
 8009924:	d005      	beq.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009926:	68b9      	ldr	r1, [r7, #8]
 8009928:	68f8      	ldr	r0, [r7, #12]
 800992a:	f000 fab3 	bl	8009e94 <I2C_ITMasterCplt>
 800992e:	e000      	b.n	8009932 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009930:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b088      	sub	sp, #32
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009954:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009956:	2300      	movs	r3, #0
 8009958:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009960:	2b01      	cmp	r3, #1
 8009962:	d101      	bne.n	8009968 <I2C_Slave_ISR_DMA+0x24>
 8009964:	2302      	movs	r3, #2
 8009966:	e0c9      	b.n	8009afc <I2C_Slave_ISR_DMA+0x1b8>
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	095b      	lsrs	r3, r3, #5
 8009974:	f003 0301 	and.w	r3, r3, #1
 8009978:	2b00      	cmp	r3, #0
 800997a:	d009      	beq.n	8009990 <I2C_Slave_ISR_DMA+0x4c>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	095b      	lsrs	r3, r3, #5
 8009980:	f003 0301 	and.w	r3, r3, #1
 8009984:	2b00      	cmp	r3, #0
 8009986:	d003      	beq.n	8009990 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009988:	68b9      	ldr	r1, [r7, #8]
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 fb4c 	bl	800a028 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	091b      	lsrs	r3, r3, #4
 8009994:	f003 0301 	and.w	r3, r3, #1
 8009998:	2b00      	cmp	r3, #0
 800999a:	f000 809a 	beq.w	8009ad2 <I2C_Slave_ISR_DMA+0x18e>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	091b      	lsrs	r3, r3, #4
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f000 8093 	beq.w	8009ad2 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	0b9b      	lsrs	r3, r3, #14
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d105      	bne.n	80099c4 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	0bdb      	lsrs	r3, r3, #15
 80099bc:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d07f      	beq.n	8009ac4 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00d      	beq.n	80099e8 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	0bdb      	lsrs	r3, r3, #15
 80099d0:	f003 0301 	and.w	r3, r3, #1
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d007      	beq.n	80099e8 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d101      	bne.n	80099e8 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 80099e4:	2301      	movs	r3, #1
 80099e6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00d      	beq.n	8009a0c <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	0b9b      	lsrs	r3, r3, #14
 80099f4:	f003 0301 	and.w	r3, r3, #1
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d007      	beq.n	8009a0c <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d101      	bne.n	8009a0c <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d128      	bne.n	8009a64 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	2b28      	cmp	r3, #40	; 0x28
 8009a1c:	d108      	bne.n	8009a30 <I2C_Slave_ISR_DMA+0xec>
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a24:	d104      	bne.n	8009a30 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009a26:	68b9      	ldr	r1, [r7, #8]
 8009a28:	68f8      	ldr	r0, [r7, #12]
 8009a2a:	f000 fc07 	bl	800a23c <I2C_ITListenCplt>
 8009a2e:	e048      	b.n	8009ac2 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b29      	cmp	r3, #41	; 0x29
 8009a3a:	d10e      	bne.n	8009a5a <I2C_Slave_ISR_DMA+0x116>
 8009a3c:	69bb      	ldr	r3, [r7, #24]
 8009a3e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a42:	d00a      	beq.n	8009a5a <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	2210      	movs	r2, #16
 8009a4a:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009a4c:	68f8      	ldr	r0, [r7, #12]
 8009a4e:	f000 fd42 	bl	800a4d6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009a52:	68f8      	ldr	r0, [r7, #12]
 8009a54:	f000 f9bf 	bl	8009dd6 <I2C_ITSlaveSeqCplt>
 8009a58:	e033      	b.n	8009ac2 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2210      	movs	r2, #16
 8009a60:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009a62:	e034      	b.n	8009ace <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2210      	movs	r2, #16
 8009a6a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a70:	f043 0204 	orr.w	r2, r3, #4
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a7e:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d003      	beq.n	8009a8e <I2C_Slave_ISR_DMA+0x14a>
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009a8c:	d11f      	bne.n	8009ace <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009a8e:	7dfb      	ldrb	r3, [r7, #23]
 8009a90:	2b21      	cmp	r3, #33	; 0x21
 8009a92:	d002      	beq.n	8009a9a <I2C_Slave_ISR_DMA+0x156>
 8009a94:	7dfb      	ldrb	r3, [r7, #23]
 8009a96:	2b29      	cmp	r3, #41	; 0x29
 8009a98:	d103      	bne.n	8009aa2 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2221      	movs	r2, #33	; 0x21
 8009a9e:	631a      	str	r2, [r3, #48]	; 0x30
 8009aa0:	e008      	b.n	8009ab4 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
 8009aa4:	2b22      	cmp	r3, #34	; 0x22
 8009aa6:	d002      	beq.n	8009aae <I2C_Slave_ISR_DMA+0x16a>
 8009aa8:	7dfb      	ldrb	r3, [r7, #23]
 8009aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8009aac:	d102      	bne.n	8009ab4 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2222      	movs	r2, #34	; 0x22
 8009ab2:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ab8:	4619      	mov	r1, r3
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f000 fc14 	bl	800a2e8 <I2C_ITError>
      if (treatdmanack == 1U)
 8009ac0:	e005      	b.n	8009ace <I2C_Slave_ISR_DMA+0x18a>
 8009ac2:	e004      	b.n	8009ace <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2210      	movs	r2, #16
 8009aca:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009acc:	e011      	b.n	8009af2 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8009ace:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009ad0:	e00f      	b.n	8009af2 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	08db      	lsrs	r3, r3, #3
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d009      	beq.n	8009af2 <I2C_Slave_ISR_DMA+0x1ae>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	08db      	lsrs	r3, r3, #3
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009aea:	68b9      	ldr	r1, [r7, #8]
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f000 f8b1 	bl	8009c54 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009afa:	2300      	movs	r3, #0
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3720      	adds	r7, #32
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b086      	sub	sp, #24
 8009b08:	af02      	add	r7, sp, #8
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	4608      	mov	r0, r1
 8009b0e:	4611      	mov	r1, r2
 8009b10:	461a      	mov	r2, r3
 8009b12:	4603      	mov	r3, r0
 8009b14:	817b      	strh	r3, [r7, #10]
 8009b16:	460b      	mov	r3, r1
 8009b18:	813b      	strh	r3, [r7, #8]
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009b1e:	88fb      	ldrh	r3, [r7, #6]
 8009b20:	b2da      	uxtb	r2, r3
 8009b22:	8979      	ldrh	r1, [r7, #10]
 8009b24:	4b20      	ldr	r3, [pc, #128]	; (8009ba8 <I2C_RequestMemoryWrite+0xa4>)
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f000 fe99 	bl	800a864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b32:	69fa      	ldr	r2, [r7, #28]
 8009b34:	69b9      	ldr	r1, [r7, #24]
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f000 fdb1 	bl	800a69e <I2C_WaitOnTXISFlagUntilTimeout>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e02c      	b.n	8009ba0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b46:	88fb      	ldrh	r3, [r7, #6]
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d105      	bne.n	8009b58 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b4c:	893b      	ldrh	r3, [r7, #8]
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	629a      	str	r2, [r3, #40]	; 0x28
 8009b56:	e015      	b.n	8009b84 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009b58:	893b      	ldrh	r3, [r7, #8]
 8009b5a:	0a1b      	lsrs	r3, r3, #8
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b66:	69fa      	ldr	r2, [r7, #28]
 8009b68:	69b9      	ldr	r1, [r7, #24]
 8009b6a:	68f8      	ldr	r0, [r7, #12]
 8009b6c:	f000 fd97 	bl	800a69e <I2C_WaitOnTXISFlagUntilTimeout>
 8009b70:	4603      	mov	r3, r0
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d001      	beq.n	8009b7a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e012      	b.n	8009ba0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b7a:	893b      	ldrh	r3, [r7, #8]
 8009b7c:	b2da      	uxtb	r2, r3
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009b84:	69fb      	ldr	r3, [r7, #28]
 8009b86:	9300      	str	r3, [sp, #0]
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	2180      	movs	r1, #128	; 0x80
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f000 fd45 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d001      	beq.n	8009b9e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e000      	b.n	8009ba0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	80002000 	.word	0x80002000

08009bac <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b086      	sub	sp, #24
 8009bb0:	af02      	add	r7, sp, #8
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	4608      	mov	r0, r1
 8009bb6:	4611      	mov	r1, r2
 8009bb8:	461a      	mov	r2, r3
 8009bba:	4603      	mov	r3, r0
 8009bbc:	817b      	strh	r3, [r7, #10]
 8009bbe:	460b      	mov	r3, r1
 8009bc0:	813b      	strh	r3, [r7, #8]
 8009bc2:	4613      	mov	r3, r2
 8009bc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009bc6:	88fb      	ldrh	r3, [r7, #6]
 8009bc8:	b2da      	uxtb	r2, r3
 8009bca:	8979      	ldrh	r1, [r7, #10]
 8009bcc:	4b20      	ldr	r3, [pc, #128]	; (8009c50 <I2C_RequestMemoryRead+0xa4>)
 8009bce:	9300      	str	r3, [sp, #0]
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	68f8      	ldr	r0, [r7, #12]
 8009bd4:	f000 fe46 	bl	800a864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bd8:	69fa      	ldr	r2, [r7, #28]
 8009bda:	69b9      	ldr	r1, [r7, #24]
 8009bdc:	68f8      	ldr	r0, [r7, #12]
 8009bde:	f000 fd5e 	bl	800a69e <I2C_WaitOnTXISFlagUntilTimeout>
 8009be2:	4603      	mov	r3, r0
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d001      	beq.n	8009bec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	e02c      	b.n	8009c46 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009bec:	88fb      	ldrh	r3, [r7, #6]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d105      	bne.n	8009bfe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009bf2:	893b      	ldrh	r3, [r7, #8]
 8009bf4:	b2da      	uxtb	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	629a      	str	r2, [r3, #40]	; 0x28
 8009bfc:	e015      	b.n	8009c2a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009bfe:	893b      	ldrh	r3, [r7, #8]
 8009c00:	0a1b      	lsrs	r3, r3, #8
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	b2da      	uxtb	r2, r3
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c0c:	69fa      	ldr	r2, [r7, #28]
 8009c0e:	69b9      	ldr	r1, [r7, #24]
 8009c10:	68f8      	ldr	r0, [r7, #12]
 8009c12:	f000 fd44 	bl	800a69e <I2C_WaitOnTXISFlagUntilTimeout>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d001      	beq.n	8009c20 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	e012      	b.n	8009c46 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c20:	893b      	ldrh	r3, [r7, #8]
 8009c22:	b2da      	uxtb	r2, r3
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009c2a:	69fb      	ldr	r3, [r7, #28]
 8009c2c:	9300      	str	r3, [sp, #0]
 8009c2e:	69bb      	ldr	r3, [r7, #24]
 8009c30:	2200      	movs	r2, #0
 8009c32:	2140      	movs	r1, #64	; 0x40
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f000 fcf2 	bl	800a61e <I2C_WaitOnFlagUntilTimeout>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d001      	beq.n	8009c44 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e000      	b.n	8009c46 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3710      	adds	r7, #16
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	80002000 	.word	0x80002000

08009c54 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c6a:	2b28      	cmp	r3, #40	; 0x28
 8009c6c:	d16a      	bne.n	8009d44 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	699b      	ldr	r3, [r3, #24]
 8009c74:	0c1b      	lsrs	r3, r3, #16
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	f003 0301 	and.w	r3, r3, #1
 8009c7c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	0c1b      	lsrs	r3, r3, #16
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009c8c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c9a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	b29b      	uxth	r3, r3
 8009ca4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009ca8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d138      	bne.n	8009d24 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009cb2:	897b      	ldrh	r3, [r7, #10]
 8009cb4:	09db      	lsrs	r3, r3, #7
 8009cb6:	b29a      	uxth	r2, r3
 8009cb8:	89bb      	ldrh	r3, [r7, #12]
 8009cba:	4053      	eors	r3, r2
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	f003 0306 	and.w	r3, r3, #6
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d11c      	bne.n	8009d00 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009cc6:	897b      	ldrh	r3, [r7, #10]
 8009cc8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	d13b      	bne.n	8009d54 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2208      	movs	r2, #8
 8009ce8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009cf2:	89ba      	ldrh	r2, [r7, #12]
 8009cf4:	7bfb      	ldrb	r3, [r7, #15]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7ff fab7 	bl	800926c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009cfe:	e029      	b.n	8009d54 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009d00:	893b      	ldrh	r3, [r7, #8]
 8009d02:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009d04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 fe3d 	bl	800a988 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009d16:	89ba      	ldrh	r2, [r7, #12]
 8009d18:	7bfb      	ldrb	r3, [r7, #15]
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f7ff faa5 	bl	800926c <HAL_I2C_AddrCallback>
}
 8009d22:	e017      	b.n	8009d54 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009d24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fe2d 	bl	800a988 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2200      	movs	r2, #0
 8009d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009d36:	89ba      	ldrh	r2, [r7, #12]
 8009d38:	7bfb      	ldrb	r3, [r7, #15]
 8009d3a:	4619      	mov	r1, r3
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f7ff fa95 	bl	800926c <HAL_I2C_AddrCallback>
}
 8009d42:	e007      	b.n	8009d54 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	2208      	movs	r2, #8
 8009d4a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009d54:	bf00      	nop
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b082      	sub	sp, #8
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	2b21      	cmp	r3, #33	; 0x21
 8009d76:	d115      	bne.n	8009da4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2220      	movs	r2, #32
 8009d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2211      	movs	r2, #17
 8009d84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fdfa 	bl	800a988 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f7ff fa3d 	bl	800921c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009da2:	e014      	b.n	8009dce <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2220      	movs	r2, #32
 8009da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2212      	movs	r2, #18
 8009db0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009db8:	2102      	movs	r1, #2
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fde4 	bl	800a988 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f7ff fa31 	bl	8009230 <HAL_I2C_MasterRxCpltCallback>
}
 8009dce:	bf00      	nop
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b084      	sub	sp, #16
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	0b9b      	lsrs	r3, r3, #14
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d008      	beq.n	8009e0c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009e08:	601a      	str	r2, [r3, #0]
 8009e0a:	e00d      	b.n	8009e28 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	0bdb      	lsrs	r3, r3, #15
 8009e10:	f003 0301 	and.w	r3, r3, #1
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d007      	beq.n	8009e28 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009e26:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	2b29      	cmp	r3, #41	; 0x29
 8009e32:	d112      	bne.n	8009e5a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2228      	movs	r2, #40	; 0x28
 8009e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2221      	movs	r2, #33	; 0x21
 8009e40:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009e42:	2101      	movs	r1, #1
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 fd9f 	bl	800a988 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f7ff f9f6 	bl	8009244 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009e58:	e017      	b.n	8009e8a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	2b2a      	cmp	r3, #42	; 0x2a
 8009e64:	d111      	bne.n	8009e8a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2228      	movs	r2, #40	; 0x28
 8009e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2222      	movs	r2, #34	; 0x22
 8009e72:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009e74:	2102      	movs	r1, #2
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 fd86 	bl	800a988 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff f9e7 	bl	8009258 <HAL_I2C_SlaveRxCpltCallback>
}
 8009e8a:	bf00      	nop
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
	...

08009e94 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2220      	movs	r2, #32
 8009ea8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b21      	cmp	r3, #33	; 0x21
 8009eb4:	d107      	bne.n	8009ec6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009eb6:	2101      	movs	r1, #1
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fd65 	bl	800a988 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2211      	movs	r2, #17
 8009ec2:	631a      	str	r2, [r3, #48]	; 0x30
 8009ec4:	e00c      	b.n	8009ee0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	2b22      	cmp	r3, #34	; 0x22
 8009ed0:	d106      	bne.n	8009ee0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009ed2:	2102      	movs	r1, #2
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fd57 	bl	800a988 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2212      	movs	r2, #18
 8009ede:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	6859      	ldr	r1, [r3, #4]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681a      	ldr	r2, [r3, #0]
 8009eea:	4b4d      	ldr	r3, [pc, #308]	; (800a020 <I2C_ITMasterCplt+0x18c>)
 8009eec:	400b      	ands	r3, r1
 8009eee:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a4a      	ldr	r2, [pc, #296]	; (800a024 <I2C_ITMasterCplt+0x190>)
 8009efa:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	091b      	lsrs	r3, r3, #4
 8009f00:	f003 0301 	and.w	r3, r3, #1
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d009      	beq.n	8009f1c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2210      	movs	r2, #16
 8009f0e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f14:	f043 0204 	orr.w	r2, r3, #4
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b60      	cmp	r3, #96	; 0x60
 8009f26:	d10b      	bne.n	8009f40 <I2C_ITMasterCplt+0xac>
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	089b      	lsrs	r3, r3, #2
 8009f2c:	f003 0301 	and.w	r3, r3, #1
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d005      	beq.n	8009f40 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fac8 	bl	800a4d6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f4a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	2b60      	cmp	r3, #96	; 0x60
 8009f56:	d002      	beq.n	8009f5e <I2C_ITMasterCplt+0xca>
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d006      	beq.n	8009f6c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f62:	4619      	mov	r1, r3
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 f9bf 	bl	800a2e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009f6a:	e054      	b.n	800a016 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b21      	cmp	r3, #33	; 0x21
 8009f76:	d124      	bne.n	8009fc2 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2220      	movs	r2, #32
 8009f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	2b40      	cmp	r3, #64	; 0x40
 8009f90:	d10b      	bne.n	8009faa <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f7ff f97a 	bl	800929c <HAL_I2C_MemTxCpltCallback>
}
 8009fa8:	e035      	b.n	800a016 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f7ff f92e 	bl	800921c <HAL_I2C_MasterTxCpltCallback>
}
 8009fc0:	e029      	b.n	800a016 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	2b22      	cmp	r3, #34	; 0x22
 8009fcc:	d123      	bne.n	800a016 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2220      	movs	r2, #32
 8009fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	2b40      	cmp	r3, #64	; 0x40
 8009fe6:	d10b      	bne.n	800a000 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f7ff f959 	bl	80092b0 <HAL_I2C_MemRxCpltCallback>
}
 8009ffe:	e00a      	b.n	800a016 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2200      	movs	r2, #0
 800a00c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f7ff f90d 	bl	8009230 <HAL_I2C_MasterRxCpltCallback>
}
 800a016:	bf00      	nop
 800a018:	3718      	adds	r7, #24
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
 800a01e:	bf00      	nop
 800a020:	fe00e800 	.word	0xfe00e800
 800a024:	ffff0000 	.word	0xffff0000

0800a028 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b086      	sub	sp, #24
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a044:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2220      	movs	r2, #32
 800a04c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a04e:	7bfb      	ldrb	r3, [r7, #15]
 800a050:	2b21      	cmp	r3, #33	; 0x21
 800a052:	d002      	beq.n	800a05a <I2C_ITSlaveCplt+0x32>
 800a054:	7bfb      	ldrb	r3, [r7, #15]
 800a056:	2b29      	cmp	r3, #41	; 0x29
 800a058:	d108      	bne.n	800a06c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a05a:	f248 0101 	movw	r1, #32769	; 0x8001
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 fc92 	bl	800a988 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2221      	movs	r2, #33	; 0x21
 800a068:	631a      	str	r2, [r3, #48]	; 0x30
 800a06a:	e00d      	b.n	800a088 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
 800a06e:	2b22      	cmp	r3, #34	; 0x22
 800a070:	d002      	beq.n	800a078 <I2C_ITSlaveCplt+0x50>
 800a072:	7bfb      	ldrb	r3, [r7, #15]
 800a074:	2b2a      	cmp	r3, #42	; 0x2a
 800a076:	d107      	bne.n	800a088 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a078:	f248 0102 	movw	r1, #32770	; 0x8002
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 fc83 	bl	800a988 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2222      	movs	r2, #34	; 0x22
 800a086:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	685a      	ldr	r2, [r3, #4]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a096:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	6859      	ldr	r1, [r3, #4]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	4b64      	ldr	r3, [pc, #400]	; (800a234 <I2C_ITSlaveCplt+0x20c>)
 800a0a4:	400b      	ands	r3, r1
 800a0a6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f000 fa14 	bl	800a4d6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	0b9b      	lsrs	r3, r3, #14
 800a0b2:	f003 0301 	and.w	r3, r3, #1
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d013      	beq.n	800a0e2 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a0c8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d020      	beq.n	800a114 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	b29a      	uxth	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a0e0:	e018      	b.n	800a114 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	0bdb      	lsrs	r3, r3, #15
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d012      	beq.n	800a114 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a0fc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a102:	2b00      	cmp	r3, #0
 800a104:	d006      	beq.n	800a114 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	b29a      	uxth	r2, r3
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	089b      	lsrs	r3, r3, #2
 800a118:	f003 0301 	and.w	r3, r3, #1
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d020      	beq.n	800a162 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	f023 0304 	bic.w	r3, r3, #4
 800a126:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a132:	b2d2      	uxtb	r2, r2
 800a134:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a13a:	1c5a      	adds	r2, r3, #1
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a144:	2b00      	cmp	r3, #0
 800a146:	d00c      	beq.n	800a162 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a14c:	3b01      	subs	r3, #1
 800a14e:	b29a      	uxth	r2, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a158:	b29b      	uxth	r3, r3
 800a15a:	3b01      	subs	r3, #1
 800a15c:	b29a      	uxth	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a166:	b29b      	uxth	r3, r3
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d005      	beq.n	800a178 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a170:	f043 0204 	orr.w	r2, r3, #4
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d010      	beq.n	800a1b0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a192:	4619      	mov	r1, r3
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f8a7 	bl	800a2e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1a0:	b2db      	uxtb	r3, r3
 800a1a2:	2b28      	cmp	r3, #40	; 0x28
 800a1a4:	d141      	bne.n	800a22a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a1a6:	6979      	ldr	r1, [r7, #20]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f847 	bl	800a23c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a1ae:	e03c      	b.n	800a22a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a1b8:	d014      	beq.n	800a1e4 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7ff fe0b 	bl	8009dd6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a1d      	ldr	r2, [pc, #116]	; (800a238 <I2C_ITSlaveCplt+0x210>)
 800a1c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2220      	movs	r2, #32
 800a1ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f7ff f853 	bl	8009288 <HAL_I2C_ListenCpltCallback>
}
 800a1e2:	e022      	b.n	800a22a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1ea:	b2db      	uxtb	r3, r3
 800a1ec:	2b22      	cmp	r3, #34	; 0x22
 800a1ee:	d10e      	bne.n	800a20e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2220      	movs	r2, #32
 800a1f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f7ff f826 	bl	8009258 <HAL_I2C_SlaveRxCpltCallback>
}
 800a20c:	e00d      	b.n	800a22a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2220      	movs	r2, #32
 800a212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7ff f80d 	bl	8009244 <HAL_I2C_SlaveTxCpltCallback>
}
 800a22a:	bf00      	nop
 800a22c:	3718      	adds	r7, #24
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	fe00e800 	.word	0xfe00e800
 800a238:	ffff0000 	.word	0xffff0000

0800a23c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a26      	ldr	r2, [pc, #152]	; (800a2e4 <I2C_ITListenCplt+0xa8>)
 800a24a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2220      	movs	r2, #32
 800a256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2200      	movs	r2, #0
 800a266:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	089b      	lsrs	r3, r3, #2
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d022      	beq.n	800a2ba <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	b2d2      	uxtb	r2, r2
 800a280:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a286:	1c5a      	adds	r2, r3, #1
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a290:	2b00      	cmp	r3, #0
 800a292:	d012      	beq.n	800a2ba <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a298:	3b01      	subs	r3, #1
 800a29a:	b29a      	uxth	r2, r3
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	b29a      	uxth	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2b2:	f043 0204 	orr.w	r2, r3, #4
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a2ba:	f248 0103 	movw	r1, #32771	; 0x8003
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fb62 	bl	800a988 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2210      	movs	r2, #16
 800a2ca:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7fe ffd7 	bl	8009288 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a2da:	bf00      	nop
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	ffff0000 	.word	0xffff0000

0800a2e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	4a5d      	ldr	r2, [pc, #372]	; (800a47c <I2C_ITError+0x194>)
 800a306:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2200      	movs	r2, #0
 800a30c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	431a      	orrs	r2, r3
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a31a:	7bfb      	ldrb	r3, [r7, #15]
 800a31c:	2b28      	cmp	r3, #40	; 0x28
 800a31e:	d005      	beq.n	800a32c <I2C_ITError+0x44>
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	2b29      	cmp	r3, #41	; 0x29
 800a324:	d002      	beq.n	800a32c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a326:	7bfb      	ldrb	r3, [r7, #15]
 800a328:	2b2a      	cmp	r3, #42	; 0x2a
 800a32a:	d10b      	bne.n	800a344 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a32c:	2103      	movs	r1, #3
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fb2a 	bl	800a988 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2228      	movs	r2, #40	; 0x28
 800a338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	4a50      	ldr	r2, [pc, #320]	; (800a480 <I2C_ITError+0x198>)
 800a340:	635a      	str	r2, [r3, #52]	; 0x34
 800a342:	e011      	b.n	800a368 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a344:	f248 0103 	movw	r1, #32771	; 0x8003
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 fb1d 	bl	800a988 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a354:	b2db      	uxtb	r3, r3
 800a356:	2b60      	cmp	r3, #96	; 0x60
 800a358:	d003      	beq.n	800a362 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2220      	movs	r2, #32
 800a35e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a36c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a372:	2b00      	cmp	r3, #0
 800a374:	d039      	beq.n	800a3ea <I2C_ITError+0x102>
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	2b11      	cmp	r3, #17
 800a37a:	d002      	beq.n	800a382 <I2C_ITError+0x9a>
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	2b21      	cmp	r3, #33	; 0x21
 800a380:	d133      	bne.n	800a3ea <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a38c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a390:	d107      	bne.n	800a3a2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	681a      	ldr	r2, [r3, #0]
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a3a0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f7fd fab8 	bl	800791c <HAL_DMA_GetState>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d017      	beq.n	800a3e2 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3b6:	4a33      	ldr	r2, [pc, #204]	; (800a484 <I2C_ITError+0x19c>)
 800a3b8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7fd f992 	bl	80076f0 <HAL_DMA_Abort_IT>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d04d      	beq.n	800a46e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a3dc:	4610      	mov	r0, r2
 800a3de:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a3e0:	e045      	b.n	800a46e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f850 	bl	800a488 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a3e8:	e041      	b.n	800a46e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d039      	beq.n	800a466 <I2C_ITError+0x17e>
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	2b12      	cmp	r3, #18
 800a3f6:	d002      	beq.n	800a3fe <I2C_ITError+0x116>
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	2b22      	cmp	r3, #34	; 0x22
 800a3fc:	d133      	bne.n	800a466 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a40c:	d107      	bne.n	800a41e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a41c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a422:	4618      	mov	r0, r3
 800a424:	f7fd fa7a 	bl	800791c <HAL_DMA_GetState>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d017      	beq.n	800a45e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a432:	4a14      	ldr	r2, [pc, #80]	; (800a484 <I2C_ITError+0x19c>)
 800a434:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a442:	4618      	mov	r0, r3
 800a444:	f7fd f954 	bl	80076f0 <HAL_DMA_Abort_IT>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d011      	beq.n	800a472 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a458:	4610      	mov	r0, r2
 800a45a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a45c:	e009      	b.n	800a472 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 f812 	bl	800a488 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a464:	e005      	b.n	800a472 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 f80e 	bl	800a488 <I2C_TreatErrorCallback>
  }
}
 800a46c:	e002      	b.n	800a474 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a46e:	bf00      	nop
 800a470:	e000      	b.n	800a474 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a472:	bf00      	nop
}
 800a474:	bf00      	nop
 800a476:	3710      	adds	r7, #16
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	ffff0000 	.word	0xffff0000
 800a480:	08009559 	.word	0x08009559
 800a484:	0800a5e3 	.word	0x0800a5e3

0800a488 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a496:	b2db      	uxtb	r3, r3
 800a498:	2b60      	cmp	r3, #96	; 0x60
 800a49a:	d10e      	bne.n	800a4ba <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2220      	movs	r2, #32
 800a4a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f7fe ff10 	bl	80092d8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a4b8:	e009      	b.n	800a4ce <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7fe fefb 	bl	80092c4 <HAL_I2C_ErrorCallback>
}
 800a4ce:	bf00      	nop
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b083      	sub	sp, #12
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	699b      	ldr	r3, [r3, #24]
 800a4e4:	f003 0302 	and.w	r3, r3, #2
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d103      	bne.n	800a4f4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	699b      	ldr	r3, [r3, #24]
 800a4fa:	f003 0301 	and.w	r3, r3, #1
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	d007      	beq.n	800a512 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	699a      	ldr	r2, [r3, #24]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f042 0201 	orr.w	r2, r2, #1
 800a510:	619a      	str	r2, [r3, #24]
  }
}
 800a512:	bf00      	nop
 800a514:	370c      	adds	r7, #12
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b084      	sub	sp, #16
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a52a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	681a      	ldr	r2, [r3, #0]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a53a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a540:	b29b      	uxth	r3, r3
 800a542:	2b00      	cmp	r3, #0
 800a544:	d104      	bne.n	800a550 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a546:	2120      	movs	r1, #32
 800a548:	68f8      	ldr	r0, [r7, #12]
 800a54a:	f000 f9b9 	bl	800a8c0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a54e:	e02d      	b.n	800a5ac <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a554:	68fa      	ldr	r2, [r7, #12]
 800a556:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a558:	441a      	add	r2, r3
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a562:	b29b      	uxth	r3, r3
 800a564:	2bff      	cmp	r3, #255	; 0xff
 800a566:	d903      	bls.n	800a570 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	22ff      	movs	r2, #255	; 0xff
 800a56c:	851a      	strh	r2, [r3, #40]	; 0x28
 800a56e:	e004      	b.n	800a57a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a574:	b29a      	uxth	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	3324      	adds	r3, #36	; 0x24
 800a584:	4619      	mov	r1, r3
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a58a:	461a      	mov	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a590:	f7fc ffda 	bl	8007548 <HAL_DMA_Start_IT>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	d004      	beq.n	800a5a4 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a59a:	2110      	movs	r1, #16
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f7ff fea3 	bl	800a2e8 <I2C_ITError>
}
 800a5a2:	e003      	b.n	800a5ac <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a5a4:	2140      	movs	r1, #64	; 0x40
 800a5a6:	68f8      	ldr	r0, [r7, #12]
 800a5a8:	f000 f98a 	bl	800a8c0 <I2C_Enable_IRQ>
}
 800a5ac:	bf00      	nop
 800a5ae:	3710      	adds	r7, #16
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	685a      	ldr	r2, [r3, #4]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a5d0:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a5d2:	2110      	movs	r1, #16
 800a5d4:	68f8      	ldr	r0, [r7, #12]
 800a5d6:	f7ff fe87 	bl	800a2e8 <I2C_ITError>
}
 800a5da:	bf00      	nop
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b084      	sub	sp, #16
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ee:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d003      	beq.n	800a600 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a604:	2b00      	cmp	r3, #0
 800a606:	d003      	beq.n	800a610 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a60c:	2200      	movs	r2, #0
 800a60e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f7ff ff39 	bl	800a488 <I2C_TreatErrorCallback>
}
 800a616:	bf00      	nop
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b084      	sub	sp, #16
 800a622:	af00      	add	r7, sp, #0
 800a624:	60f8      	str	r0, [r7, #12]
 800a626:	60b9      	str	r1, [r7, #8]
 800a628:	603b      	str	r3, [r7, #0]
 800a62a:	4613      	mov	r3, r2
 800a62c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a62e:	e022      	b.n	800a676 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a636:	d01e      	beq.n	800a676 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a638:	f7fb fb76 	bl	8005d28 <HAL_GetTick>
 800a63c:	4602      	mov	r2, r0
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	429a      	cmp	r2, r3
 800a646:	d302      	bcc.n	800a64e <I2C_WaitOnFlagUntilTimeout+0x30>
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d113      	bne.n	800a676 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a652:	f043 0220 	orr.w	r2, r3, #32
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2220      	movs	r2, #32
 800a65e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2200      	movs	r2, #0
 800a66e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e00f      	b.n	800a696 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	699a      	ldr	r2, [r3, #24]
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	4013      	ands	r3, r2
 800a680:	68ba      	ldr	r2, [r7, #8]
 800a682:	429a      	cmp	r2, r3
 800a684:	bf0c      	ite	eq
 800a686:	2301      	moveq	r3, #1
 800a688:	2300      	movne	r3, #0
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	461a      	mov	r2, r3
 800a68e:	79fb      	ldrb	r3, [r7, #7]
 800a690:	429a      	cmp	r2, r3
 800a692:	d0cd      	beq.n	800a630 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	60f8      	str	r0, [r7, #12]
 800a6a6:	60b9      	str	r1, [r7, #8]
 800a6a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a6aa:	e02c      	b.n	800a706 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	68b9      	ldr	r1, [r7, #8]
 800a6b0:	68f8      	ldr	r0, [r7, #12]
 800a6b2:	f000 f871 	bl	800a798 <I2C_IsAcknowledgeFailed>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d001      	beq.n	800a6c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	e02a      	b.n	800a716 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6c6:	d01e      	beq.n	800a706 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6c8:	f7fb fb2e 	bl	8005d28 <HAL_GetTick>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d302      	bcc.n	800a6de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d113      	bne.n	800a706 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6e2:	f043 0220 	orr.w	r2, r3, #32
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2220      	movs	r2, #32
 800a6ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a702:	2301      	movs	r3, #1
 800a704:	e007      	b.n	800a716 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	699b      	ldr	r3, [r3, #24]
 800a70c:	f003 0302 	and.w	r3, r3, #2
 800a710:	2b02      	cmp	r3, #2
 800a712:	d1cb      	bne.n	800a6ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}

0800a71e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a71e:	b580      	push	{r7, lr}
 800a720:	b084      	sub	sp, #16
 800a722:	af00      	add	r7, sp, #0
 800a724:	60f8      	str	r0, [r7, #12]
 800a726:	60b9      	str	r1, [r7, #8]
 800a728:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a72a:	e028      	b.n	800a77e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	68b9      	ldr	r1, [r7, #8]
 800a730:	68f8      	ldr	r0, [r7, #12]
 800a732:	f000 f831 	bl	800a798 <I2C_IsAcknowledgeFailed>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d001      	beq.n	800a740 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	e026      	b.n	800a78e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a740:	f7fb faf2 	bl	8005d28 <HAL_GetTick>
 800a744:	4602      	mov	r2, r0
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	1ad3      	subs	r3, r2, r3
 800a74a:	68ba      	ldr	r2, [r7, #8]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d302      	bcc.n	800a756 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d113      	bne.n	800a77e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a75a:	f043 0220 	orr.w	r2, r3, #32
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2220      	movs	r2, #32
 800a766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2200      	movs	r2, #0
 800a76e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a77a:	2301      	movs	r3, #1
 800a77c:	e007      	b.n	800a78e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	699b      	ldr	r3, [r3, #24]
 800a784:	f003 0320 	and.w	r3, r3, #32
 800a788:	2b20      	cmp	r3, #32
 800a78a:	d1cf      	bne.n	800a72c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a78c:	2300      	movs	r3, #0
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3710      	adds	r7, #16
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
	...

0800a798 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	f003 0310 	and.w	r3, r3, #16
 800a7ae:	2b10      	cmp	r3, #16
 800a7b0:	d151      	bne.n	800a856 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a7b2:	e022      	b.n	800a7fa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7ba:	d01e      	beq.n	800a7fa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7bc:	f7fb fab4 	bl	8005d28 <HAL_GetTick>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	1ad3      	subs	r3, r2, r3
 800a7c6:	68ba      	ldr	r2, [r7, #8]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d302      	bcc.n	800a7d2 <I2C_IsAcknowledgeFailed+0x3a>
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d113      	bne.n	800a7fa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7d6:	f043 0220 	orr.w	r2, r3, #32
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2220      	movs	r2, #32
 800a7e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	e02e      	b.n	800a858 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	699b      	ldr	r3, [r3, #24]
 800a800:	f003 0320 	and.w	r3, r3, #32
 800a804:	2b20      	cmp	r3, #32
 800a806:	d1d5      	bne.n	800a7b4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2210      	movs	r2, #16
 800a80e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	2220      	movs	r2, #32
 800a816:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f7ff fe5c 	bl	800a4d6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	6859      	ldr	r1, [r3, #4]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	4b0d      	ldr	r3, [pc, #52]	; (800a860 <I2C_IsAcknowledgeFailed+0xc8>)
 800a82a:	400b      	ands	r3, r1
 800a82c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a832:	f043 0204 	orr.w	r2, r3, #4
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2220      	movs	r2, #32
 800a83e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2200      	movs	r2, #0
 800a846:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	e000      	b.n	800a858 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800a856:	2300      	movs	r3, #0
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3710      	adds	r7, #16
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	fe00e800 	.word	0xfe00e800

0800a864 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	607b      	str	r3, [r7, #4]
 800a86e:	460b      	mov	r3, r1
 800a870:	817b      	strh	r3, [r7, #10]
 800a872:	4613      	mov	r3, r2
 800a874:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	0d5b      	lsrs	r3, r3, #21
 800a880:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a884:	4b0d      	ldr	r3, [pc, #52]	; (800a8bc <I2C_TransferConfig+0x58>)
 800a886:	430b      	orrs	r3, r1
 800a888:	43db      	mvns	r3, r3
 800a88a:	ea02 0103 	and.w	r1, r2, r3
 800a88e:	897b      	ldrh	r3, [r7, #10]
 800a890:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a894:	7a7b      	ldrb	r3, [r7, #9]
 800a896:	041b      	lsls	r3, r3, #16
 800a898:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a89c:	431a      	orrs	r2, r3
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	431a      	orrs	r2, r3
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	431a      	orrs	r2, r3
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	430a      	orrs	r2, r1
 800a8ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800a8ae:	bf00      	nop
 800a8b0:	3714      	adds	r7, #20
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	03ff63ff 	.word	0x03ff63ff

0800a8c0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b085      	sub	sp, #20
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8d4:	4a2a      	ldr	r2, [pc, #168]	; (800a980 <I2C_Enable_IRQ+0xc0>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d004      	beq.n	800a8e4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a8de:	4a29      	ldr	r2, [pc, #164]	; (800a984 <I2C_Enable_IRQ+0xc4>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d11d      	bne.n	800a920 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a8e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	da03      	bge.n	800a8f4 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a8f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a8f4:	887b      	ldrh	r3, [r7, #2]
 800a8f6:	2b10      	cmp	r3, #16
 800a8f8:	d103      	bne.n	800a902 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a900:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a902:	887b      	ldrh	r3, [r7, #2]
 800a904:	2b20      	cmp	r3, #32
 800a906:	d103      	bne.n	800a910 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a90e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a910:	887b      	ldrh	r3, [r7, #2]
 800a912:	2b40      	cmp	r3, #64	; 0x40
 800a914:	d125      	bne.n	800a962 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a91c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a91e:	e020      	b.n	800a962 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a920:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a924:	2b00      	cmp	r3, #0
 800a926:	da03      	bge.n	800a930 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a92e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a930:	887b      	ldrh	r3, [r7, #2]
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	2b00      	cmp	r3, #0
 800a938:	d003      	beq.n	800a942 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800a940:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a942:	887b      	ldrh	r3, [r7, #2]
 800a944:	f003 0302 	and.w	r3, r3, #2
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d003      	beq.n	800a954 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800a952:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a954:	887b      	ldrh	r3, [r7, #2]
 800a956:	2b20      	cmp	r3, #32
 800a958:	d103      	bne.n	800a962 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f043 0320 	orr.w	r3, r3, #32
 800a960:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	6819      	ldr	r1, [r3, #0]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	430a      	orrs	r2, r1
 800a970:	601a      	str	r2, [r3, #0]
}
 800a972:	bf00      	nop
 800a974:	3714      	adds	r7, #20
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	0800975f 	.word	0x0800975f
 800a984:	08009945 	.word	0x08009945

0800a988 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a988:	b480      	push	{r7}
 800a98a:	b085      	sub	sp, #20
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	460b      	mov	r3, r1
 800a992:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a994:	2300      	movs	r3, #0
 800a996:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a998:	887b      	ldrh	r3, [r7, #2]
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00f      	beq.n	800a9c2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800a9a8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a9b6:	2b28      	cmp	r3, #40	; 0x28
 800a9b8:	d003      	beq.n	800a9c2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a9c0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a9c2:	887b      	ldrh	r3, [r7, #2]
 800a9c4:	f003 0302 	and.w	r3, r3, #2
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d00f      	beq.n	800a9ec <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800a9d2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a9e0:	2b28      	cmp	r3, #40	; 0x28
 800a9e2:	d003      	beq.n	800a9ec <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a9ea:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a9ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	da03      	bge.n	800a9fc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a9fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a9fc:	887b      	ldrh	r3, [r7, #2]
 800a9fe:	2b10      	cmp	r3, #16
 800aa00:	d103      	bne.n	800aa0a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800aa08:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aa0a:	887b      	ldrh	r3, [r7, #2]
 800aa0c:	2b20      	cmp	r3, #32
 800aa0e:	d103      	bne.n	800aa18 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f043 0320 	orr.w	r3, r3, #32
 800aa16:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800aa18:	887b      	ldrh	r3, [r7, #2]
 800aa1a:	2b40      	cmp	r3, #64	; 0x40
 800aa1c:	d103      	bne.n	800aa26 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa24:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	6819      	ldr	r1, [r3, #0]
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	43da      	mvns	r2, r3
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	400a      	ands	r2, r1
 800aa36:	601a      	str	r2, [r3, #0]
}
 800aa38:	bf00      	nop
 800aa3a:	3714      	adds	r7, #20
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	2b20      	cmp	r3, #32
 800aa58:	d138      	bne.n	800aacc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d101      	bne.n	800aa68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aa64:	2302      	movs	r3, #2
 800aa66:	e032      	b.n	800aace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2224      	movs	r2, #36	; 0x24
 800aa74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	681a      	ldr	r2, [r3, #0]
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f022 0201 	bic.w	r2, r2, #1
 800aa86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aa96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	6819      	ldr	r1, [r3, #0]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	683a      	ldr	r2, [r7, #0]
 800aaa4:	430a      	orrs	r2, r1
 800aaa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f042 0201 	orr.w	r2, r2, #1
 800aab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2220      	movs	r2, #32
 800aabc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2200      	movs	r2, #0
 800aac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aac8:	2300      	movs	r3, #0
 800aaca:	e000      	b.n	800aace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aacc:	2302      	movs	r3, #2
  }
}
 800aace:	4618      	mov	r0, r3
 800aad0:	370c      	adds	r7, #12
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr

0800aada <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800aada:	b480      	push	{r7}
 800aadc:	b085      	sub	sp, #20
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	2b20      	cmp	r3, #32
 800aaee:	d139      	bne.n	800ab64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d101      	bne.n	800aafe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800aafa:	2302      	movs	r3, #2
 800aafc:	e033      	b.n	800ab66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2224      	movs	r2, #36	; 0x24
 800ab0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	681a      	ldr	r2, [r3, #0]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f022 0201 	bic.w	r2, r2, #1
 800ab1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ab2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	021b      	lsls	r3, r3, #8
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	4313      	orrs	r3, r2
 800ab36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68fa      	ldr	r2, [r7, #12]
 800ab3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f042 0201 	orr.w	r2, r2, #1
 800ab4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2220      	movs	r2, #32
 800ab54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	e000      	b.n	800ab66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ab64:	2302      	movs	r3, #2
  }
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
	...

0800ab74 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d101      	bne.n	800ab8a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	e0bb      	b.n	800ad02 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	2b05      	cmp	r3, #5
 800ab94:	d101      	bne.n	800ab9a <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e0b3      	b.n	800ad02 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800aba0:	b2db      	uxtb	r3, r3
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d101      	bne.n	800abaa <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800aba6:	2301      	movs	r3, #1
 800aba8:	e0ab      	b.n	800ad02 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800abaa:	4b58      	ldr	r3, [pc, #352]	; (800ad0c <HAL_OPAMP_Init+0x198>)
 800abac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abae:	4a57      	ldr	r2, [pc, #348]	; (800ad0c <HAL_OPAMP_Init+0x198>)
 800abb0:	f043 0301 	orr.w	r3, r3, #1
 800abb4:	6613      	str	r3, [r2, #96]	; 0x60
 800abb6:	4b55      	ldr	r3, [pc, #340]	; (800ad0c <HAL_OPAMP_Init+0x198>)
 800abb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abba:	f003 0301 	and.w	r3, r3, #1
 800abbe:	60bb      	str	r3, [r7, #8]
 800abc0:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d103      	bne.n	800abd6 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f7fa f896 	bl	8004d08 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	2b40      	cmp	r3, #64	; 0x40
 800abe2:	d003      	beq.n	800abec <HAL_OPAMP_Init+0x78>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	2b60      	cmp	r3, #96	; 0x60
 800abea:	d133      	bne.n	800ac54 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f023 0110 	bic.w	r1, r3, #16
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	430a      	orrs	r2, r1
 800ac00:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	681a      	ldr	r2, [r3, #0]
 800ac08:	4b41      	ldr	r3, [pc, #260]	; (800ad10 <HAL_OPAMP_Init+0x19c>)
 800ac0a:	4013      	ands	r3, r2
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	6851      	ldr	r1, [r2, #4]
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	6892      	ldr	r2, [r2, #8]
 800ac14:	4311      	orrs	r1, r2
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	6912      	ldr	r2, [r2, #16]
 800ac1a:	430a      	orrs	r2, r1
 800ac1c:	6879      	ldr	r1, [r7, #4]
 800ac1e:	7d09      	ldrb	r1, [r1, #20]
 800ac20:	2901      	cmp	r1, #1
 800ac22:	d102      	bne.n	800ac2a <HAL_OPAMP_Init+0xb6>
 800ac24:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ac28:	e000      	b.n	800ac2c <HAL_OPAMP_Init+0xb8>
 800ac2a:	2100      	movs	r1, #0
 800ac2c:	4311      	orrs	r1, r2
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ac32:	4311      	orrs	r1, r2
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ac38:	4311      	orrs	r1, r2
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ac3e:	04d2      	lsls	r2, r2, #19
 800ac40:	4311      	orrs	r1, r2
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ac46:	0612      	lsls	r2, r2, #24
 800ac48:	4311      	orrs	r1, r2
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	6812      	ldr	r2, [r2, #0]
 800ac4e:	430b      	orrs	r3, r1
 800ac50:	6013      	str	r3, [r2, #0]
 800ac52:	e035      	b.n	800acc0 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f023 0110 	bic.w	r1, r3, #16
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	430a      	orrs	r2, r1
 800ac68:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	4b27      	ldr	r3, [pc, #156]	; (800ad10 <HAL_OPAMP_Init+0x19c>)
 800ac72:	4013      	ands	r3, r2
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	6851      	ldr	r1, [r2, #4]
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	6892      	ldr	r2, [r2, #8]
 800ac7c:	4311      	orrs	r1, r2
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	68d2      	ldr	r2, [r2, #12]
 800ac82:	4311      	orrs	r1, r2
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	6912      	ldr	r2, [r2, #16]
 800ac88:	430a      	orrs	r2, r1
 800ac8a:	6879      	ldr	r1, [r7, #4]
 800ac8c:	7d09      	ldrb	r1, [r1, #20]
 800ac8e:	2901      	cmp	r1, #1
 800ac90:	d102      	bne.n	800ac98 <HAL_OPAMP_Init+0x124>
 800ac92:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ac96:	e000      	b.n	800ac9a <HAL_OPAMP_Init+0x126>
 800ac98:	2100      	movs	r1, #0
 800ac9a:	4311      	orrs	r1, r2
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800aca0:	4311      	orrs	r1, r2
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800aca6:	4311      	orrs	r1, r2
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800acac:	04d2      	lsls	r2, r2, #19
 800acae:	4311      	orrs	r1, r2
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800acb4:	0612      	lsls	r2, r2, #24
 800acb6:	4311      	orrs	r1, r2
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	6812      	ldr	r2, [r2, #0]
 800acbc:	430b      	orrs	r3, r1
 800acbe:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	699b      	ldr	r3, [r3, #24]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	db10      	blt.n	800acec <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	699b      	ldr	r3, [r3, #24]
 800acd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	699a      	ldr	r2, [r3, #24]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	69db      	ldr	r3, [r3, #28]
 800acdc:	431a      	orrs	r2, r3
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6a1b      	ldr	r3, [r3, #32]
 800ace2:	431a      	orrs	r2, r3
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	430a      	orrs	r2, r1
 800acea:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d103      	bne.n	800ad00 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2201      	movs	r2, #1
 800acfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800ad00:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3710      	adds	r7, #16
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop
 800ad0c:	40021000 	.word	0x40021000
 800ad10:	e0003e11 	.word	0xe0003e11

0800ad14 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b085      	sub	sp, #20
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d102      	bne.n	800ad2c <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800ad26:	2301      	movs	r3, #1
 800ad28:	73fb      	strb	r3, [r7, #15]
 800ad2a:	e01d      	b.n	800ad68 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	2b05      	cmp	r3, #5
 800ad36:	d102      	bne.n	800ad3e <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	73fb      	strb	r3, [r7, #15]
 800ad3c:	e014      	b.n	800ad68 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d10c      	bne.n	800ad64 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681a      	ldr	r2, [r3, #0]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f042 0201 	orr.w	r2, r2, #1
 800ad58:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2204      	movs	r2, #4
 800ad5e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800ad62:	e001      	b.n	800ad68 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800ad64:	2301      	movs	r3, #1
 800ad66:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3714      	adds	r7, #20
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr
	...

0800ad78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b085      	sub	sp, #20
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d141      	bne.n	800ae0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ad86:	4b4b      	ldr	r3, [pc, #300]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ad8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad92:	d131      	bne.n	800adf8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ad94:	4b47      	ldr	r3, [pc, #284]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad9a:	4a46      	ldr	r2, [pc, #280]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ada0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ada4:	4b43      	ldr	r3, [pc, #268]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800adac:	4a41      	ldr	r2, [pc, #260]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800adb2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800adb4:	4b40      	ldr	r3, [pc, #256]	; (800aeb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	2232      	movs	r2, #50	; 0x32
 800adba:	fb02 f303 	mul.w	r3, r2, r3
 800adbe:	4a3f      	ldr	r2, [pc, #252]	; (800aebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800adc0:	fba2 2303 	umull	r2, r3, r2, r3
 800adc4:	0c9b      	lsrs	r3, r3, #18
 800adc6:	3301      	adds	r3, #1
 800adc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800adca:	e002      	b.n	800add2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	3b01      	subs	r3, #1
 800add0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800add2:	4b38      	ldr	r3, [pc, #224]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800add4:	695b      	ldr	r3, [r3, #20]
 800add6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800adda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adde:	d102      	bne.n	800ade6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1f2      	bne.n	800adcc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ade6:	4b33      	ldr	r3, [pc, #204]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800adee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adf2:	d158      	bne.n	800aea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800adf4:	2303      	movs	r3, #3
 800adf6:	e057      	b.n	800aea8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800adf8:	4b2e      	ldr	r3, [pc, #184]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800adfe:	4a2d      	ldr	r2, [pc, #180]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ae08:	e04d      	b.n	800aea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae10:	d141      	bne.n	800ae96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ae12:	4b28      	ldr	r3, [pc, #160]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ae1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae1e:	d131      	bne.n	800ae84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae20:	4b24      	ldr	r3, [pc, #144]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae26:	4a23      	ldr	r2, [pc, #140]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae30:	4b20      	ldr	r3, [pc, #128]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ae38:	4a1e      	ldr	r2, [pc, #120]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ae40:	4b1d      	ldr	r3, [pc, #116]	; (800aeb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2232      	movs	r2, #50	; 0x32
 800ae46:	fb02 f303 	mul.w	r3, r2, r3
 800ae4a:	4a1c      	ldr	r2, [pc, #112]	; (800aebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ae4c:	fba2 2303 	umull	r2, r3, r2, r3
 800ae50:	0c9b      	lsrs	r3, r3, #18
 800ae52:	3301      	adds	r3, #1
 800ae54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae56:	e002      	b.n	800ae5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae5e:	4b15      	ldr	r3, [pc, #84]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae60:	695b      	ldr	r3, [r3, #20]
 800ae62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae6a:	d102      	bne.n	800ae72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1f2      	bne.n	800ae58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ae72:	4b10      	ldr	r3, [pc, #64]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae74:	695b      	ldr	r3, [r3, #20]
 800ae76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae7e:	d112      	bne.n	800aea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ae80:	2303      	movs	r3, #3
 800ae82:	e011      	b.n	800aea8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae84:	4b0b      	ldr	r3, [pc, #44]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae8a:	4a0a      	ldr	r2, [pc, #40]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ae94:	e007      	b.n	800aea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ae96:	4b07      	ldr	r3, [pc, #28]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ae9e:	4a05      	ldr	r2, [pc, #20]	; (800aeb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aea0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aea4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aea6:	2300      	movs	r3, #0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3714      	adds	r7, #20
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	40007000 	.word	0x40007000
 800aeb8:	20000000 	.word	0x20000000
 800aebc:	431bde83 	.word	0x431bde83

0800aec0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800aec0:	b480      	push	{r7}
 800aec2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800aec4:	4b05      	ldr	r3, [pc, #20]	; (800aedc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aec6:	689b      	ldr	r3, [r3, #8]
 800aec8:	4a04      	ldr	r2, [pc, #16]	; (800aedc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aeca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aece:	6093      	str	r3, [r2, #8]
}
 800aed0:	bf00      	nop
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	40007000 	.word	0x40007000

0800aee0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b088      	sub	sp, #32
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d101      	bne.n	800aef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aeee:	2301      	movs	r3, #1
 800aef0:	e306      	b.n	800b500 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f003 0301 	and.w	r3, r3, #1
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d075      	beq.n	800afea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aefe:	4b97      	ldr	r3, [pc, #604]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	f003 030c 	and.w	r3, r3, #12
 800af06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800af08:	4b94      	ldr	r3, [pc, #592]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	f003 0303 	and.w	r3, r3, #3
 800af10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800af12:	69bb      	ldr	r3, [r7, #24]
 800af14:	2b0c      	cmp	r3, #12
 800af16:	d102      	bne.n	800af1e <HAL_RCC_OscConfig+0x3e>
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	2b03      	cmp	r3, #3
 800af1c:	d002      	beq.n	800af24 <HAL_RCC_OscConfig+0x44>
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	2b08      	cmp	r3, #8
 800af22:	d10b      	bne.n	800af3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af24:	4b8d      	ldr	r3, [pc, #564]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d05b      	beq.n	800afe8 <HAL_RCC_OscConfig+0x108>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d157      	bne.n	800afe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800af38:	2301      	movs	r3, #1
 800af3a:	e2e1      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af44:	d106      	bne.n	800af54 <HAL_RCC_OscConfig+0x74>
 800af46:	4b85      	ldr	r3, [pc, #532]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a84      	ldr	r2, [pc, #528]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af50:	6013      	str	r3, [r2, #0]
 800af52:	e01d      	b.n	800af90 <HAL_RCC_OscConfig+0xb0>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800af5c:	d10c      	bne.n	800af78 <HAL_RCC_OscConfig+0x98>
 800af5e:	4b7f      	ldr	r3, [pc, #508]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a7e      	ldr	r2, [pc, #504]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	4b7c      	ldr	r3, [pc, #496]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	4a7b      	ldr	r2, [pc, #492]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	e00b      	b.n	800af90 <HAL_RCC_OscConfig+0xb0>
 800af78:	4b78      	ldr	r3, [pc, #480]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a77      	ldr	r2, [pc, #476]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af82:	6013      	str	r3, [r2, #0]
 800af84:	4b75      	ldr	r3, [pc, #468]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a74      	ldr	r2, [pc, #464]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800af8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800af8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d013      	beq.n	800afc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af98:	f7fa fec6 	bl	8005d28 <HAL_GetTick>
 800af9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af9e:	e008      	b.n	800afb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800afa0:	f7fa fec2 	bl	8005d28 <HAL_GetTick>
 800afa4:	4602      	mov	r2, r0
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	2b64      	cmp	r3, #100	; 0x64
 800afac:	d901      	bls.n	800afb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800afae:	2303      	movs	r3, #3
 800afb0:	e2a6      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800afb2:	4b6a      	ldr	r3, [pc, #424]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d0f0      	beq.n	800afa0 <HAL_RCC_OscConfig+0xc0>
 800afbe:	e014      	b.n	800afea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc0:	f7fa feb2 	bl	8005d28 <HAL_GetTick>
 800afc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800afc6:	e008      	b.n	800afda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800afc8:	f7fa feae 	bl	8005d28 <HAL_GetTick>
 800afcc:	4602      	mov	r2, r0
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	1ad3      	subs	r3, r2, r3
 800afd2:	2b64      	cmp	r3, #100	; 0x64
 800afd4:	d901      	bls.n	800afda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800afd6:	2303      	movs	r3, #3
 800afd8:	e292      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800afda:	4b60      	ldr	r3, [pc, #384]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d1f0      	bne.n	800afc8 <HAL_RCC_OscConfig+0xe8>
 800afe6:	e000      	b.n	800afea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f003 0302 	and.w	r3, r3, #2
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d075      	beq.n	800b0e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aff6:	4b59      	ldr	r3, [pc, #356]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	f003 030c 	and.w	r3, r3, #12
 800affe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b000:	4b56      	ldr	r3, [pc, #344]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	f003 0303 	and.w	r3, r3, #3
 800b008:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	2b0c      	cmp	r3, #12
 800b00e:	d102      	bne.n	800b016 <HAL_RCC_OscConfig+0x136>
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	2b02      	cmp	r3, #2
 800b014:	d002      	beq.n	800b01c <HAL_RCC_OscConfig+0x13c>
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	2b04      	cmp	r3, #4
 800b01a:	d11f      	bne.n	800b05c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b01c:	4b4f      	ldr	r3, [pc, #316]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b024:	2b00      	cmp	r3, #0
 800b026:	d005      	beq.n	800b034 <HAL_RCC_OscConfig+0x154>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b030:	2301      	movs	r3, #1
 800b032:	e265      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b034:	4b49      	ldr	r3, [pc, #292]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b036:	685b      	ldr	r3, [r3, #4]
 800b038:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	691b      	ldr	r3, [r3, #16]
 800b040:	061b      	lsls	r3, r3, #24
 800b042:	4946      	ldr	r1, [pc, #280]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b044:	4313      	orrs	r3, r2
 800b046:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b048:	4b45      	ldr	r3, [pc, #276]	; (800b160 <HAL_RCC_OscConfig+0x280>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7fa fe1f 	bl	8005c90 <HAL_InitTick>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d043      	beq.n	800b0e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b058:	2301      	movs	r3, #1
 800b05a:	e251      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	68db      	ldr	r3, [r3, #12]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d023      	beq.n	800b0ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b064:	4b3d      	ldr	r3, [pc, #244]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4a3c      	ldr	r2, [pc, #240]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b06a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b06e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b070:	f7fa fe5a 	bl	8005d28 <HAL_GetTick>
 800b074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b076:	e008      	b.n	800b08a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b078:	f7fa fe56 	bl	8005d28 <HAL_GetTick>
 800b07c:	4602      	mov	r2, r0
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	1ad3      	subs	r3, r2, r3
 800b082:	2b02      	cmp	r3, #2
 800b084:	d901      	bls.n	800b08a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b086:	2303      	movs	r3, #3
 800b088:	e23a      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b08a:	4b34      	ldr	r3, [pc, #208]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b092:	2b00      	cmp	r3, #0
 800b094:	d0f0      	beq.n	800b078 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b096:	4b31      	ldr	r3, [pc, #196]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	691b      	ldr	r3, [r3, #16]
 800b0a2:	061b      	lsls	r3, r3, #24
 800b0a4:	492d      	ldr	r1, [pc, #180]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	604b      	str	r3, [r1, #4]
 800b0aa:	e01a      	b.n	800b0e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b0ac:	4b2b      	ldr	r3, [pc, #172]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a2a      	ldr	r2, [pc, #168]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b0b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0b8:	f7fa fe36 	bl	8005d28 <HAL_GetTick>
 800b0bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b0be:	e008      	b.n	800b0d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b0c0:	f7fa fe32 	bl	8005d28 <HAL_GetTick>
 800b0c4:	4602      	mov	r2, r0
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	1ad3      	subs	r3, r2, r3
 800b0ca:	2b02      	cmp	r3, #2
 800b0cc:	d901      	bls.n	800b0d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b0ce:	2303      	movs	r3, #3
 800b0d0:	e216      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b0d2:	4b22      	ldr	r3, [pc, #136]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d1f0      	bne.n	800b0c0 <HAL_RCC_OscConfig+0x1e0>
 800b0de:	e000      	b.n	800b0e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b0e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 0308 	and.w	r3, r3, #8
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d041      	beq.n	800b172 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	695b      	ldr	r3, [r3, #20]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d01c      	beq.n	800b130 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b0f6:	4b19      	ldr	r3, [pc, #100]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0fc:	4a17      	ldr	r2, [pc, #92]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b0fe:	f043 0301 	orr.w	r3, r3, #1
 800b102:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b106:	f7fa fe0f 	bl	8005d28 <HAL_GetTick>
 800b10a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b10c:	e008      	b.n	800b120 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b10e:	f7fa fe0b 	bl	8005d28 <HAL_GetTick>
 800b112:	4602      	mov	r2, r0
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	2b02      	cmp	r3, #2
 800b11a:	d901      	bls.n	800b120 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b11c:	2303      	movs	r3, #3
 800b11e:	e1ef      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b120:	4b0e      	ldr	r3, [pc, #56]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b122:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b126:	f003 0302 	and.w	r3, r3, #2
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d0ef      	beq.n	800b10e <HAL_RCC_OscConfig+0x22e>
 800b12e:	e020      	b.n	800b172 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b130:	4b0a      	ldr	r3, [pc, #40]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b132:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b136:	4a09      	ldr	r2, [pc, #36]	; (800b15c <HAL_RCC_OscConfig+0x27c>)
 800b138:	f023 0301 	bic.w	r3, r3, #1
 800b13c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b140:	f7fa fdf2 	bl	8005d28 <HAL_GetTick>
 800b144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b146:	e00d      	b.n	800b164 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b148:	f7fa fdee 	bl	8005d28 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	2b02      	cmp	r3, #2
 800b154:	d906      	bls.n	800b164 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b156:	2303      	movs	r3, #3
 800b158:	e1d2      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
 800b15a:	bf00      	nop
 800b15c:	40021000 	.word	0x40021000
 800b160:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b164:	4b8c      	ldr	r3, [pc, #560]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b16a:	f003 0302 	and.w	r3, r3, #2
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1ea      	bne.n	800b148 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f003 0304 	and.w	r3, r3, #4
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	f000 80a6 	beq.w	800b2cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b180:	2300      	movs	r3, #0
 800b182:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b184:	4b84      	ldr	r3, [pc, #528]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d101      	bne.n	800b194 <HAL_RCC_OscConfig+0x2b4>
 800b190:	2301      	movs	r3, #1
 800b192:	e000      	b.n	800b196 <HAL_RCC_OscConfig+0x2b6>
 800b194:	2300      	movs	r3, #0
 800b196:	2b00      	cmp	r3, #0
 800b198:	d00d      	beq.n	800b1b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b19a:	4b7f      	ldr	r3, [pc, #508]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b19c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b19e:	4a7e      	ldr	r2, [pc, #504]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b1a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1a4:	6593      	str	r3, [r2, #88]	; 0x58
 800b1a6:	4b7c      	ldr	r3, [pc, #496]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b1a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1ae:	60fb      	str	r3, [r7, #12]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1b6:	4b79      	ldr	r3, [pc, #484]	; (800b39c <HAL_RCC_OscConfig+0x4bc>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d118      	bne.n	800b1f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1c2:	4b76      	ldr	r3, [pc, #472]	; (800b39c <HAL_RCC_OscConfig+0x4bc>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	4a75      	ldr	r2, [pc, #468]	; (800b39c <HAL_RCC_OscConfig+0x4bc>)
 800b1c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b1ce:	f7fa fdab 	bl	8005d28 <HAL_GetTick>
 800b1d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1d4:	e008      	b.n	800b1e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1d6:	f7fa fda7 	bl	8005d28 <HAL_GetTick>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	1ad3      	subs	r3, r2, r3
 800b1e0:	2b02      	cmp	r3, #2
 800b1e2:	d901      	bls.n	800b1e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	e18b      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1e8:	4b6c      	ldr	r3, [pc, #432]	; (800b39c <HAL_RCC_OscConfig+0x4bc>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d0f0      	beq.n	800b1d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d108      	bne.n	800b20e <HAL_RCC_OscConfig+0x32e>
 800b1fc:	4b66      	ldr	r3, [pc, #408]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b1fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b202:	4a65      	ldr	r2, [pc, #404]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b204:	f043 0301 	orr.w	r3, r3, #1
 800b208:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b20c:	e024      	b.n	800b258 <HAL_RCC_OscConfig+0x378>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	2b05      	cmp	r3, #5
 800b214:	d110      	bne.n	800b238 <HAL_RCC_OscConfig+0x358>
 800b216:	4b60      	ldr	r3, [pc, #384]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b21c:	4a5e      	ldr	r2, [pc, #376]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b21e:	f043 0304 	orr.w	r3, r3, #4
 800b222:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b226:	4b5c      	ldr	r3, [pc, #368]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b22c:	4a5a      	ldr	r2, [pc, #360]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b22e:	f043 0301 	orr.w	r3, r3, #1
 800b232:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b236:	e00f      	b.n	800b258 <HAL_RCC_OscConfig+0x378>
 800b238:	4b57      	ldr	r3, [pc, #348]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b23a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b23e:	4a56      	ldr	r2, [pc, #344]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b240:	f023 0301 	bic.w	r3, r3, #1
 800b244:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b248:	4b53      	ldr	r3, [pc, #332]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b24a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b24e:	4a52      	ldr	r2, [pc, #328]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b250:	f023 0304 	bic.w	r3, r3, #4
 800b254:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	689b      	ldr	r3, [r3, #8]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d016      	beq.n	800b28e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b260:	f7fa fd62 	bl	8005d28 <HAL_GetTick>
 800b264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b266:	e00a      	b.n	800b27e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b268:	f7fa fd5e 	bl	8005d28 <HAL_GetTick>
 800b26c:	4602      	mov	r2, r0
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	f241 3288 	movw	r2, #5000	; 0x1388
 800b276:	4293      	cmp	r3, r2
 800b278:	d901      	bls.n	800b27e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b27a:	2303      	movs	r3, #3
 800b27c:	e140      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b27e:	4b46      	ldr	r3, [pc, #280]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b284:	f003 0302 	and.w	r3, r3, #2
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d0ed      	beq.n	800b268 <HAL_RCC_OscConfig+0x388>
 800b28c:	e015      	b.n	800b2ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b28e:	f7fa fd4b 	bl	8005d28 <HAL_GetTick>
 800b292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b294:	e00a      	b.n	800b2ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b296:	f7fa fd47 	bl	8005d28 <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d901      	bls.n	800b2ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	e129      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b2ac:	4b3a      	ldr	r3, [pc, #232]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2b2:	f003 0302 	and.w	r3, r3, #2
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1ed      	bne.n	800b296 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b2ba:	7ffb      	ldrb	r3, [r7, #31]
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	d105      	bne.n	800b2cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2c0:	4b35      	ldr	r3, [pc, #212]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b2c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2c4:	4a34      	ldr	r2, [pc, #208]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b2c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b2ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f003 0320 	and.w	r3, r3, #32
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d03c      	beq.n	800b352 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d01c      	beq.n	800b31a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b2e0:	4b2d      	ldr	r3, [pc, #180]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b2e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2e6:	4a2c      	ldr	r2, [pc, #176]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b2e8:	f043 0301 	orr.w	r3, r3, #1
 800b2ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2f0:	f7fa fd1a 	bl	8005d28 <HAL_GetTick>
 800b2f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2f6:	e008      	b.n	800b30a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2f8:	f7fa fd16 	bl	8005d28 <HAL_GetTick>
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	1ad3      	subs	r3, r2, r3
 800b302:	2b02      	cmp	r3, #2
 800b304:	d901      	bls.n	800b30a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b306:	2303      	movs	r3, #3
 800b308:	e0fa      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b30a:	4b23      	ldr	r3, [pc, #140]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b30c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b310:	f003 0302 	and.w	r3, r3, #2
 800b314:	2b00      	cmp	r3, #0
 800b316:	d0ef      	beq.n	800b2f8 <HAL_RCC_OscConfig+0x418>
 800b318:	e01b      	b.n	800b352 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b31a:	4b1f      	ldr	r3, [pc, #124]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b31c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b320:	4a1d      	ldr	r2, [pc, #116]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b322:	f023 0301 	bic.w	r3, r3, #1
 800b326:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b32a:	f7fa fcfd 	bl	8005d28 <HAL_GetTick>
 800b32e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b330:	e008      	b.n	800b344 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b332:	f7fa fcf9 	bl	8005d28 <HAL_GetTick>
 800b336:	4602      	mov	r2, r0
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	1ad3      	subs	r3, r2, r3
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	d901      	bls.n	800b344 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b340:	2303      	movs	r3, #3
 800b342:	e0dd      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b344:	4b14      	ldr	r3, [pc, #80]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b346:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b34a:	f003 0302 	and.w	r3, r3, #2
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d1ef      	bne.n	800b332 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	69db      	ldr	r3, [r3, #28]
 800b356:	2b00      	cmp	r3, #0
 800b358:	f000 80d1 	beq.w	800b4fe <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b35c:	4b0e      	ldr	r3, [pc, #56]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	f003 030c 	and.w	r3, r3, #12
 800b364:	2b0c      	cmp	r3, #12
 800b366:	f000 808b 	beq.w	800b480 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	69db      	ldr	r3, [r3, #28]
 800b36e:	2b02      	cmp	r3, #2
 800b370:	d15e      	bne.n	800b430 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b372:	4b09      	ldr	r3, [pc, #36]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	4a08      	ldr	r2, [pc, #32]	; (800b398 <HAL_RCC_OscConfig+0x4b8>)
 800b378:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b37c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b37e:	f7fa fcd3 	bl	8005d28 <HAL_GetTick>
 800b382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b384:	e00c      	b.n	800b3a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b386:	f7fa fccf 	bl	8005d28 <HAL_GetTick>
 800b38a:	4602      	mov	r2, r0
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	1ad3      	subs	r3, r2, r3
 800b390:	2b02      	cmp	r3, #2
 800b392:	d905      	bls.n	800b3a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b394:	2303      	movs	r3, #3
 800b396:	e0b3      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
 800b398:	40021000 	.word	0x40021000
 800b39c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3a0:	4b59      	ldr	r3, [pc, #356]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1ec      	bne.n	800b386 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b3ac:	4b56      	ldr	r3, [pc, #344]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3ae:	68da      	ldr	r2, [r3, #12]
 800b3b0:	4b56      	ldr	r3, [pc, #344]	; (800b50c <HAL_RCC_OscConfig+0x62c>)
 800b3b2:	4013      	ands	r3, r2
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	6a11      	ldr	r1, [r2, #32]
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b3bc:	3a01      	subs	r2, #1
 800b3be:	0112      	lsls	r2, r2, #4
 800b3c0:	4311      	orrs	r1, r2
 800b3c2:	687a      	ldr	r2, [r7, #4]
 800b3c4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b3c6:	0212      	lsls	r2, r2, #8
 800b3c8:	4311      	orrs	r1, r2
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b3ce:	0852      	lsrs	r2, r2, #1
 800b3d0:	3a01      	subs	r2, #1
 800b3d2:	0552      	lsls	r2, r2, #21
 800b3d4:	4311      	orrs	r1, r2
 800b3d6:	687a      	ldr	r2, [r7, #4]
 800b3d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b3da:	0852      	lsrs	r2, r2, #1
 800b3dc:	3a01      	subs	r2, #1
 800b3de:	0652      	lsls	r2, r2, #25
 800b3e0:	4311      	orrs	r1, r2
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b3e6:	06d2      	lsls	r2, r2, #27
 800b3e8:	430a      	orrs	r2, r1
 800b3ea:	4947      	ldr	r1, [pc, #284]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b3f0:	4b45      	ldr	r3, [pc, #276]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a44      	ldr	r2, [pc, #272]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b3fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b3fc:	4b42      	ldr	r3, [pc, #264]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b3fe:	68db      	ldr	r3, [r3, #12]
 800b400:	4a41      	ldr	r2, [pc, #260]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b406:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b408:	f7fa fc8e 	bl	8005d28 <HAL_GetTick>
 800b40c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b40e:	e008      	b.n	800b422 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b410:	f7fa fc8a 	bl	8005d28 <HAL_GetTick>
 800b414:	4602      	mov	r2, r0
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	1ad3      	subs	r3, r2, r3
 800b41a:	2b02      	cmp	r3, #2
 800b41c:	d901      	bls.n	800b422 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b41e:	2303      	movs	r3, #3
 800b420:	e06e      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b422:	4b39      	ldr	r3, [pc, #228]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d0f0      	beq.n	800b410 <HAL_RCC_OscConfig+0x530>
 800b42e:	e066      	b.n	800b4fe <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b430:	4b35      	ldr	r3, [pc, #212]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	4a34      	ldr	r2, [pc, #208]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b436:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b43a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b43c:	4b32      	ldr	r3, [pc, #200]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b43e:	68db      	ldr	r3, [r3, #12]
 800b440:	4a31      	ldr	r2, [pc, #196]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b442:	f023 0303 	bic.w	r3, r3, #3
 800b446:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b448:	4b2f      	ldr	r3, [pc, #188]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b44a:	68db      	ldr	r3, [r3, #12]
 800b44c:	4a2e      	ldr	r2, [pc, #184]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b44e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b456:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b458:	f7fa fc66 	bl	8005d28 <HAL_GetTick>
 800b45c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b45e:	e008      	b.n	800b472 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b460:	f7fa fc62 	bl	8005d28 <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d901      	bls.n	800b472 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e046      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b472:	4b25      	ldr	r3, [pc, #148]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1f0      	bne.n	800b460 <HAL_RCC_OscConfig+0x580>
 800b47e:	e03e      	b.n	800b4fe <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	69db      	ldr	r3, [r3, #28]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d101      	bne.n	800b48c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e039      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b48c:	4b1e      	ldr	r3, [pc, #120]	; (800b508 <HAL_RCC_OscConfig+0x628>)
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	f003 0203 	and.w	r2, r3, #3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a1b      	ldr	r3, [r3, #32]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d12c      	bne.n	800b4fa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4aa:	3b01      	subs	r3, #1
 800b4ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d123      	bne.n	800b4fa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d11b      	bne.n	800b4fa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4ce:	429a      	cmp	r2, r3
 800b4d0:	d113      	bne.n	800b4fa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4dc:	085b      	lsrs	r3, r3, #1
 800b4de:	3b01      	subs	r3, #1
 800b4e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d109      	bne.n	800b4fa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4f0:	085b      	lsrs	r3, r3, #1
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d001      	beq.n	800b4fe <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	e000      	b.n	800b500 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	4618      	mov	r0, r3
 800b502:	3720      	adds	r7, #32
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}
 800b508:	40021000 	.word	0x40021000
 800b50c:	019f800c 	.word	0x019f800c

0800b510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b086      	sub	sp, #24
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b51a:	2300      	movs	r3, #0
 800b51c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d101      	bne.n	800b528 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b524:	2301      	movs	r3, #1
 800b526:	e11e      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b528:	4b91      	ldr	r3, [pc, #580]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f003 030f 	and.w	r3, r3, #15
 800b530:	683a      	ldr	r2, [r7, #0]
 800b532:	429a      	cmp	r2, r3
 800b534:	d910      	bls.n	800b558 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b536:	4b8e      	ldr	r3, [pc, #568]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f023 020f 	bic.w	r2, r3, #15
 800b53e:	498c      	ldr	r1, [pc, #560]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	4313      	orrs	r3, r2
 800b544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b546:	4b8a      	ldr	r3, [pc, #552]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f003 030f 	and.w	r3, r3, #15
 800b54e:	683a      	ldr	r2, [r7, #0]
 800b550:	429a      	cmp	r2, r3
 800b552:	d001      	beq.n	800b558 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b554:	2301      	movs	r3, #1
 800b556:	e106      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f003 0301 	and.w	r3, r3, #1
 800b560:	2b00      	cmp	r3, #0
 800b562:	d073      	beq.n	800b64c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	2b03      	cmp	r3, #3
 800b56a:	d129      	bne.n	800b5c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b56c:	4b81      	ldr	r3, [pc, #516]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b574:	2b00      	cmp	r3, #0
 800b576:	d101      	bne.n	800b57c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	e0f4      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b57c:	f000 f99e 	bl	800b8bc <RCC_GetSysClockFreqFromPLLSource>
 800b580:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	4a7c      	ldr	r2, [pc, #496]	; (800b778 <HAL_RCC_ClockConfig+0x268>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d93f      	bls.n	800b60a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b58a:	4b7a      	ldr	r3, [pc, #488]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d009      	beq.n	800b5aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d033      	beq.n	800b60a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d12f      	bne.n	800b60a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b5aa:	4b72      	ldr	r3, [pc, #456]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b5b2:	4a70      	ldr	r2, [pc, #448]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b5b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b5ba:	2380      	movs	r3, #128	; 0x80
 800b5bc:	617b      	str	r3, [r7, #20]
 800b5be:	e024      	b.n	800b60a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	2b02      	cmp	r3, #2
 800b5c6:	d107      	bne.n	800b5d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b5c8:	4b6a      	ldr	r3, [pc, #424]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d109      	bne.n	800b5e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e0c6      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5d8:	4b66      	ldr	r3, [pc, #408]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d101      	bne.n	800b5e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	e0be      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b5e8:	f000 f8ce 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800b5ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	4a61      	ldr	r2, [pc, #388]	; (800b778 <HAL_RCC_ClockConfig+0x268>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d909      	bls.n	800b60a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b5f6:	4b5f      	ldr	r3, [pc, #380]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b5fe:	4a5d      	ldr	r2, [pc, #372]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b604:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b606:	2380      	movs	r3, #128	; 0x80
 800b608:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b60a:	4b5a      	ldr	r3, [pc, #360]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f023 0203 	bic.w	r2, r3, #3
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	4957      	ldr	r1, [pc, #348]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b618:	4313      	orrs	r3, r2
 800b61a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b61c:	f7fa fb84 	bl	8005d28 <HAL_GetTick>
 800b620:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b622:	e00a      	b.n	800b63a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b624:	f7fa fb80 	bl	8005d28 <HAL_GetTick>
 800b628:	4602      	mov	r2, r0
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	1ad3      	subs	r3, r2, r3
 800b62e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b632:	4293      	cmp	r3, r2
 800b634:	d901      	bls.n	800b63a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e095      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b63a:	4b4e      	ldr	r3, [pc, #312]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	f003 020c 	and.w	r2, r3, #12
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	429a      	cmp	r2, r3
 800b64a:	d1eb      	bne.n	800b624 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 0302 	and.w	r3, r3, #2
 800b654:	2b00      	cmp	r3, #0
 800b656:	d023      	beq.n	800b6a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f003 0304 	and.w	r3, r3, #4
 800b660:	2b00      	cmp	r3, #0
 800b662:	d005      	beq.n	800b670 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b664:	4b43      	ldr	r3, [pc, #268]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	4a42      	ldr	r2, [pc, #264]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b66a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b66e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f003 0308 	and.w	r3, r3, #8
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d007      	beq.n	800b68c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b67c:	4b3d      	ldr	r3, [pc, #244]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b684:	4a3b      	ldr	r2, [pc, #236]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b686:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b68a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b68c:	4b39      	ldr	r3, [pc, #228]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b68e:	689b      	ldr	r3, [r3, #8]
 800b690:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	4936      	ldr	r1, [pc, #216]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b69a:	4313      	orrs	r3, r2
 800b69c:	608b      	str	r3, [r1, #8]
 800b69e:	e008      	b.n	800b6b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	2b80      	cmp	r3, #128	; 0x80
 800b6a4:	d105      	bne.n	800b6b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b6a6:	4b33      	ldr	r3, [pc, #204]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b6a8:	689b      	ldr	r3, [r3, #8]
 800b6aa:	4a32      	ldr	r2, [pc, #200]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b6ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b6b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6b2:	4b2f      	ldr	r3, [pc, #188]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 030f 	and.w	r3, r3, #15
 800b6ba:	683a      	ldr	r2, [r7, #0]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d21d      	bcs.n	800b6fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6c0:	4b2b      	ldr	r3, [pc, #172]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f023 020f 	bic.w	r2, r3, #15
 800b6c8:	4929      	ldr	r1, [pc, #164]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b6d0:	f7fa fb2a 	bl	8005d28 <HAL_GetTick>
 800b6d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6d6:	e00a      	b.n	800b6ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6d8:	f7fa fb26 	bl	8005d28 <HAL_GetTick>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	1ad3      	subs	r3, r2, r3
 800b6e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d901      	bls.n	800b6ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b6ea:	2303      	movs	r3, #3
 800b6ec:	e03b      	b.n	800b766 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6ee:	4b20      	ldr	r3, [pc, #128]	; (800b770 <HAL_RCC_ClockConfig+0x260>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f003 030f 	and.w	r3, r3, #15
 800b6f6:	683a      	ldr	r2, [r7, #0]
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d1ed      	bne.n	800b6d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f003 0304 	and.w	r3, r3, #4
 800b704:	2b00      	cmp	r3, #0
 800b706:	d008      	beq.n	800b71a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b708:	4b1a      	ldr	r3, [pc, #104]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	4917      	ldr	r1, [pc, #92]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b716:	4313      	orrs	r3, r2
 800b718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f003 0308 	and.w	r3, r3, #8
 800b722:	2b00      	cmp	r3, #0
 800b724:	d009      	beq.n	800b73a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b726:	4b13      	ldr	r3, [pc, #76]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b728:	689b      	ldr	r3, [r3, #8]
 800b72a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	691b      	ldr	r3, [r3, #16]
 800b732:	00db      	lsls	r3, r3, #3
 800b734:	490f      	ldr	r1, [pc, #60]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b736:	4313      	orrs	r3, r2
 800b738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b73a:	f000 f825 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800b73e:	4602      	mov	r2, r0
 800b740:	4b0c      	ldr	r3, [pc, #48]	; (800b774 <HAL_RCC_ClockConfig+0x264>)
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	091b      	lsrs	r3, r3, #4
 800b746:	f003 030f 	and.w	r3, r3, #15
 800b74a:	490c      	ldr	r1, [pc, #48]	; (800b77c <HAL_RCC_ClockConfig+0x26c>)
 800b74c:	5ccb      	ldrb	r3, [r1, r3]
 800b74e:	f003 031f 	and.w	r3, r3, #31
 800b752:	fa22 f303 	lsr.w	r3, r2, r3
 800b756:	4a0a      	ldr	r2, [pc, #40]	; (800b780 <HAL_RCC_ClockConfig+0x270>)
 800b758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b75a:	4b0a      	ldr	r3, [pc, #40]	; (800b784 <HAL_RCC_ClockConfig+0x274>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fa fa96 	bl	8005c90 <HAL_InitTick>
 800b764:	4603      	mov	r3, r0
}
 800b766:	4618      	mov	r0, r3
 800b768:	3718      	adds	r7, #24
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	40022000 	.word	0x40022000
 800b774:	40021000 	.word	0x40021000
 800b778:	04c4b400 	.word	0x04c4b400
 800b77c:	08014934 	.word	0x08014934
 800b780:	20000000 	.word	0x20000000
 800b784:	20000004 	.word	0x20000004

0800b788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b788:	b480      	push	{r7}
 800b78a:	b087      	sub	sp, #28
 800b78c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b78e:	4b2c      	ldr	r3, [pc, #176]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b790:	689b      	ldr	r3, [r3, #8]
 800b792:	f003 030c 	and.w	r3, r3, #12
 800b796:	2b04      	cmp	r3, #4
 800b798:	d102      	bne.n	800b7a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b79a:	4b2a      	ldr	r3, [pc, #168]	; (800b844 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b79c:	613b      	str	r3, [r7, #16]
 800b79e:	e047      	b.n	800b830 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b7a0:	4b27      	ldr	r3, [pc, #156]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	f003 030c 	and.w	r3, r3, #12
 800b7a8:	2b08      	cmp	r3, #8
 800b7aa:	d102      	bne.n	800b7b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b7ac:	4b26      	ldr	r3, [pc, #152]	; (800b848 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b7ae:	613b      	str	r3, [r7, #16]
 800b7b0:	e03e      	b.n	800b830 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b7b2:	4b23      	ldr	r3, [pc, #140]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7b4:	689b      	ldr	r3, [r3, #8]
 800b7b6:	f003 030c 	and.w	r3, r3, #12
 800b7ba:	2b0c      	cmp	r3, #12
 800b7bc:	d136      	bne.n	800b82c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b7be:	4b20      	ldr	r3, [pc, #128]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7c0:	68db      	ldr	r3, [r3, #12]
 800b7c2:	f003 0303 	and.w	r3, r3, #3
 800b7c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b7c8:	4b1d      	ldr	r3, [pc, #116]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7ca:	68db      	ldr	r3, [r3, #12]
 800b7cc:	091b      	lsrs	r3, r3, #4
 800b7ce:	f003 030f 	and.w	r3, r3, #15
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2b03      	cmp	r3, #3
 800b7da:	d10c      	bne.n	800b7f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b7dc:	4a1a      	ldr	r2, [pc, #104]	; (800b848 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7e4:	4a16      	ldr	r2, [pc, #88]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7e6:	68d2      	ldr	r2, [r2, #12]
 800b7e8:	0a12      	lsrs	r2, r2, #8
 800b7ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b7ee:	fb02 f303 	mul.w	r3, r2, r3
 800b7f2:	617b      	str	r3, [r7, #20]
      break;
 800b7f4:	e00c      	b.n	800b810 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b7f6:	4a13      	ldr	r2, [pc, #76]	; (800b844 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7fe:	4a10      	ldr	r2, [pc, #64]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b800:	68d2      	ldr	r2, [r2, #12]
 800b802:	0a12      	lsrs	r2, r2, #8
 800b804:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b808:	fb02 f303 	mul.w	r3, r2, r3
 800b80c:	617b      	str	r3, [r7, #20]
      break;
 800b80e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b810:	4b0b      	ldr	r3, [pc, #44]	; (800b840 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b812:	68db      	ldr	r3, [r3, #12]
 800b814:	0e5b      	lsrs	r3, r3, #25
 800b816:	f003 0303 	and.w	r3, r3, #3
 800b81a:	3301      	adds	r3, #1
 800b81c:	005b      	lsls	r3, r3, #1
 800b81e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b820:	697a      	ldr	r2, [r7, #20]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	fbb2 f3f3 	udiv	r3, r2, r3
 800b828:	613b      	str	r3, [r7, #16]
 800b82a:	e001      	b.n	800b830 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b82c:	2300      	movs	r3, #0
 800b82e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b830:	693b      	ldr	r3, [r7, #16]
}
 800b832:	4618      	mov	r0, r3
 800b834:	371c      	adds	r7, #28
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
 800b83e:	bf00      	nop
 800b840:	40021000 	.word	0x40021000
 800b844:	00f42400 	.word	0x00f42400
 800b848:	007a1200 	.word	0x007a1200

0800b84c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b84c:	b480      	push	{r7}
 800b84e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b850:	4b03      	ldr	r3, [pc, #12]	; (800b860 <HAL_RCC_GetHCLKFreq+0x14>)
 800b852:	681b      	ldr	r3, [r3, #0]
}
 800b854:	4618      	mov	r0, r3
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	20000000 	.word	0x20000000

0800b864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b868:	f7ff fff0 	bl	800b84c <HAL_RCC_GetHCLKFreq>
 800b86c:	4602      	mov	r2, r0
 800b86e:	4b06      	ldr	r3, [pc, #24]	; (800b888 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b870:	689b      	ldr	r3, [r3, #8]
 800b872:	0a1b      	lsrs	r3, r3, #8
 800b874:	f003 0307 	and.w	r3, r3, #7
 800b878:	4904      	ldr	r1, [pc, #16]	; (800b88c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b87a:	5ccb      	ldrb	r3, [r1, r3]
 800b87c:	f003 031f 	and.w	r3, r3, #31
 800b880:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b884:	4618      	mov	r0, r3
 800b886:	bd80      	pop	{r7, pc}
 800b888:	40021000 	.word	0x40021000
 800b88c:	08014944 	.word	0x08014944

0800b890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b894:	f7ff ffda 	bl	800b84c <HAL_RCC_GetHCLKFreq>
 800b898:	4602      	mov	r2, r0
 800b89a:	4b06      	ldr	r3, [pc, #24]	; (800b8b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	0adb      	lsrs	r3, r3, #11
 800b8a0:	f003 0307 	and.w	r3, r3, #7
 800b8a4:	4904      	ldr	r1, [pc, #16]	; (800b8b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b8a6:	5ccb      	ldrb	r3, [r1, r3]
 800b8a8:	f003 031f 	and.w	r3, r3, #31
 800b8ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	40021000 	.word	0x40021000
 800b8b8:	08014944 	.word	0x08014944

0800b8bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b087      	sub	sp, #28
 800b8c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b8c2:	4b1e      	ldr	r3, [pc, #120]	; (800b93c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	f003 0303 	and.w	r3, r3, #3
 800b8ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b8cc:	4b1b      	ldr	r3, [pc, #108]	; (800b93c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b8ce:	68db      	ldr	r3, [r3, #12]
 800b8d0:	091b      	lsrs	r3, r3, #4
 800b8d2:	f003 030f 	and.w	r3, r3, #15
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	2b03      	cmp	r3, #3
 800b8de:	d10c      	bne.n	800b8fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b8e0:	4a17      	ldr	r2, [pc, #92]	; (800b940 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8e8:	4a14      	ldr	r2, [pc, #80]	; (800b93c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b8ea:	68d2      	ldr	r2, [r2, #12]
 800b8ec:	0a12      	lsrs	r2, r2, #8
 800b8ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b8f2:	fb02 f303 	mul.w	r3, r2, r3
 800b8f6:	617b      	str	r3, [r7, #20]
    break;
 800b8f8:	e00c      	b.n	800b914 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b8fa:	4a12      	ldr	r2, [pc, #72]	; (800b944 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800b902:	4a0e      	ldr	r2, [pc, #56]	; (800b93c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b904:	68d2      	ldr	r2, [r2, #12]
 800b906:	0a12      	lsrs	r2, r2, #8
 800b908:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b90c:	fb02 f303 	mul.w	r3, r2, r3
 800b910:	617b      	str	r3, [r7, #20]
    break;
 800b912:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b914:	4b09      	ldr	r3, [pc, #36]	; (800b93c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	0e5b      	lsrs	r3, r3, #25
 800b91a:	f003 0303 	and.w	r3, r3, #3
 800b91e:	3301      	adds	r3, #1
 800b920:	005b      	lsls	r3, r3, #1
 800b922:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b924:	697a      	ldr	r2, [r7, #20]
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	fbb2 f3f3 	udiv	r3, r2, r3
 800b92c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b92e:	687b      	ldr	r3, [r7, #4]
}
 800b930:	4618      	mov	r0, r3
 800b932:	371c      	adds	r7, #28
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr
 800b93c:	40021000 	.word	0x40021000
 800b940:	007a1200 	.word	0x007a1200
 800b944:	00f42400 	.word	0x00f42400

0800b948 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b086      	sub	sp, #24
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b950:	2300      	movs	r3, #0
 800b952:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b954:	2300      	movs	r3, #0
 800b956:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 8098 	beq.w	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b966:	2300      	movs	r3, #0
 800b968:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b96a:	4b43      	ldr	r3, [pc, #268]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b96c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b96e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b972:	2b00      	cmp	r3, #0
 800b974:	d10d      	bne.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b976:	4b40      	ldr	r3, [pc, #256]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b97a:	4a3f      	ldr	r2, [pc, #252]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b97c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b980:	6593      	str	r3, [r2, #88]	; 0x58
 800b982:	4b3d      	ldr	r3, [pc, #244]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b98a:	60bb      	str	r3, [r7, #8]
 800b98c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b98e:	2301      	movs	r3, #1
 800b990:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b992:	4b3a      	ldr	r3, [pc, #232]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a39      	ldr	r2, [pc, #228]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b99c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b99e:	f7fa f9c3 	bl	8005d28 <HAL_GetTick>
 800b9a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9a4:	e009      	b.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9a6:	f7fa f9bf 	bl	8005d28 <HAL_GetTick>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	1ad3      	subs	r3, r2, r3
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	d902      	bls.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b9b4:	2303      	movs	r3, #3
 800b9b6:	74fb      	strb	r3, [r7, #19]
        break;
 800b9b8:	e005      	b.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9ba:	4b30      	ldr	r3, [pc, #192]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d0ef      	beq.n	800b9a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b9c6:	7cfb      	ldrb	r3, [r7, #19]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d159      	bne.n	800ba80 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b9cc:	4b2a      	ldr	r3, [pc, #168]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d01e      	beq.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e2:	697a      	ldr	r2, [r7, #20]
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d019      	beq.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b9e8:	4b23      	ldr	r3, [pc, #140]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b9f4:	4b20      	ldr	r3, [pc, #128]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9fa:	4a1f      	ldr	r2, [pc, #124]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba04:	4b1c      	ldr	r3, [pc, #112]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba0a:	4a1b      	ldr	r2, [pc, #108]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ba14:	4a18      	ldr	r2, [pc, #96]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	f003 0301 	and.w	r3, r3, #1
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d016      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba26:	f7fa f97f 	bl	8005d28 <HAL_GetTick>
 800ba2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba2c:	e00b      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba2e:	f7fa f97b 	bl	8005d28 <HAL_GetTick>
 800ba32:	4602      	mov	r2, r0
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	1ad3      	subs	r3, r2, r3
 800ba38:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d902      	bls.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800ba40:	2303      	movs	r3, #3
 800ba42:	74fb      	strb	r3, [r7, #19]
            break;
 800ba44:	e006      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba46:	4b0c      	ldr	r3, [pc, #48]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba4c:	f003 0302 	and.w	r3, r3, #2
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d0ec      	beq.n	800ba2e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800ba54:	7cfb      	ldrb	r3, [r7, #19]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d10b      	bne.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba5a:	4b07      	ldr	r3, [pc, #28]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba68:	4903      	ldr	r1, [pc, #12]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800ba70:	e008      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ba72:	7cfb      	ldrb	r3, [r7, #19]
 800ba74:	74bb      	strb	r3, [r7, #18]
 800ba76:	e005      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800ba78:	40021000 	.word	0x40021000
 800ba7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba80:	7cfb      	ldrb	r3, [r7, #19]
 800ba82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ba84:	7c7b      	ldrb	r3, [r7, #17]
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d105      	bne.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ba8a:	4ba6      	ldr	r3, [pc, #664]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ba8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba8e:	4aa5      	ldr	r2, [pc, #660]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ba90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ba94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f003 0301 	and.w	r3, r3, #1
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d00a      	beq.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800baa2:	4ba0      	ldr	r3, [pc, #640]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800baa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa8:	f023 0203 	bic.w	r2, r3, #3
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	685b      	ldr	r3, [r3, #4]
 800bab0:	499c      	ldr	r1, [pc, #624]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bab2:	4313      	orrs	r3, r2
 800bab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f003 0302 	and.w	r3, r3, #2
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d00a      	beq.n	800bada <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bac4:	4b97      	ldr	r3, [pc, #604]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baca:	f023 020c 	bic.w	r2, r3, #12
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	689b      	ldr	r3, [r3, #8]
 800bad2:	4994      	ldr	r1, [pc, #592]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bad4:	4313      	orrs	r3, r2
 800bad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f003 0304 	and.w	r3, r3, #4
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00a      	beq.n	800bafc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bae6:	4b8f      	ldr	r3, [pc, #572]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	498b      	ldr	r1, [pc, #556]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800baf6:	4313      	orrs	r3, r2
 800baf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f003 0308 	and.w	r3, r3, #8
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d00a      	beq.n	800bb1e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bb08:	4b86      	ldr	r3, [pc, #536]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb0e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	691b      	ldr	r3, [r3, #16]
 800bb16:	4983      	ldr	r1, [pc, #524]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f003 0320 	and.w	r3, r3, #32
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d00a      	beq.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb2a:	4b7e      	ldr	r3, [pc, #504]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb30:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	695b      	ldr	r3, [r3, #20]
 800bb38:	497a      	ldr	r1, [pc, #488]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb3a:	4313      	orrs	r3, r2
 800bb3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00a      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bb4c:	4b75      	ldr	r3, [pc, #468]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb52:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	699b      	ldr	r3, [r3, #24]
 800bb5a:	4972      	ldr	r1, [pc, #456]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d00a      	beq.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bb6e:	4b6d      	ldr	r3, [pc, #436]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	69db      	ldr	r3, [r3, #28]
 800bb7c:	4969      	ldr	r1, [pc, #420]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00a      	beq.n	800bba6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bb90:	4b64      	ldr	r3, [pc, #400]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bb92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6a1b      	ldr	r3, [r3, #32]
 800bb9e:	4961      	ldr	r1, [pc, #388]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bba0:	4313      	orrs	r3, r2
 800bba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d00a      	beq.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bbb2:	4b5c      	ldr	r3, [pc, #368]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbb8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc0:	4958      	ldr	r1, [pc, #352]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d015      	beq.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bbd4:	4b53      	ldr	r3, [pc, #332]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbe2:	4950      	ldr	r1, [pc, #320]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bbf2:	d105      	bne.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbf4:	4b4b      	ldr	r3, [pc, #300]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	4a4a      	ldr	r2, [pc, #296]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbfe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d015      	beq.n	800bc38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bc0c:	4b45      	ldr	r3, [pc, #276]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc1a:	4942      	ldr	r1, [pc, #264]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bc2a:	d105      	bne.n	800bc38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc2c:	4b3d      	ldr	r3, [pc, #244]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	4a3c      	ldr	r2, [pc, #240]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc36:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d015      	beq.n	800bc70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bc44:	4b37      	ldr	r3, [pc, #220]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc4a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc52:	4934      	ldr	r1, [pc, #208]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc54:	4313      	orrs	r3, r2
 800bc56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bc62:	d105      	bne.n	800bc70 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc64:	4b2f      	ldr	r3, [pc, #188]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	4a2e      	ldr	r2, [pc, #184]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc6e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d015      	beq.n	800bca8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc7c:	4b29      	ldr	r3, [pc, #164]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc8a:	4926      	ldr	r1, [pc, #152]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc9a:	d105      	bne.n	800bca8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc9c:	4b21      	ldr	r3, [pc, #132]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	4a20      	ldr	r2, [pc, #128]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bca2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bca6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d015      	beq.n	800bce0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bcb4:	4b1b      	ldr	r3, [pc, #108]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc2:	4918      	ldr	r1, [pc, #96]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcd2:	d105      	bne.n	800bce0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bcd4:	4b13      	ldr	r3, [pc, #76]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	4a12      	ldr	r2, [pc, #72]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcde:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d015      	beq.n	800bd18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bcec:	4b0d      	ldr	r3, [pc, #52]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcf2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcfa:	490a      	ldr	r1, [pc, #40]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcfc:	4313      	orrs	r3, r2
 800bcfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd0a:	d105      	bne.n	800bd18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bd0c:	4b05      	ldr	r3, [pc, #20]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd0e:	68db      	ldr	r3, [r3, #12]
 800bd10:	4a04      	ldr	r2, [pc, #16]	; (800bd24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bd16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bd18:	7cbb      	ldrb	r3, [r7, #18]
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3718      	adds	r7, #24
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	40021000 	.word	0x40021000

0800bd28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d101      	bne.n	800bd3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bd36:	2301      	movs	r3, #1
 800bd38:	e049      	b.n	800bdce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d106      	bne.n	800bd54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f7f9 fde8 	bl	8005924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2202      	movs	r2, #2
 800bd58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	3304      	adds	r3, #4
 800bd64:	4619      	mov	r1, r3
 800bd66:	4610      	mov	r0, r2
 800bd68:	f000 fdba 	bl	800c8e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bdcc:	2300      	movs	r3, #0
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3708      	adds	r7, #8
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}
	...

0800bdd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b085      	sub	sp, #20
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bde6:	b2db      	uxtb	r3, r3
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d001      	beq.n	800bdf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bdec:	2301      	movs	r3, #1
 800bdee:	e04a      	b.n	800be86 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2202      	movs	r2, #2
 800bdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	68da      	ldr	r2, [r3, #12]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f042 0201 	orr.w	r2, r2, #1
 800be06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a21      	ldr	r2, [pc, #132]	; (800be94 <HAL_TIM_Base_Start_IT+0xbc>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d018      	beq.n	800be44 <HAL_TIM_Base_Start_IT+0x6c>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be1a:	d013      	beq.n	800be44 <HAL_TIM_Base_Start_IT+0x6c>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a1d      	ldr	r2, [pc, #116]	; (800be98 <HAL_TIM_Base_Start_IT+0xc0>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d00e      	beq.n	800be44 <HAL_TIM_Base_Start_IT+0x6c>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a1c      	ldr	r2, [pc, #112]	; (800be9c <HAL_TIM_Base_Start_IT+0xc4>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d009      	beq.n	800be44 <HAL_TIM_Base_Start_IT+0x6c>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a1a      	ldr	r2, [pc, #104]	; (800bea0 <HAL_TIM_Base_Start_IT+0xc8>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d004      	beq.n	800be44 <HAL_TIM_Base_Start_IT+0x6c>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a19      	ldr	r2, [pc, #100]	; (800bea4 <HAL_TIM_Base_Start_IT+0xcc>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d115      	bne.n	800be70 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	689a      	ldr	r2, [r3, #8]
 800be4a:	4b17      	ldr	r3, [pc, #92]	; (800bea8 <HAL_TIM_Base_Start_IT+0xd0>)
 800be4c:	4013      	ands	r3, r2
 800be4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b06      	cmp	r3, #6
 800be54:	d015      	beq.n	800be82 <HAL_TIM_Base_Start_IT+0xaa>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be5c:	d011      	beq.n	800be82 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	681a      	ldr	r2, [r3, #0]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f042 0201 	orr.w	r2, r2, #1
 800be6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be6e:	e008      	b.n	800be82 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	681a      	ldr	r2, [r3, #0]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f042 0201 	orr.w	r2, r2, #1
 800be7e:	601a      	str	r2, [r3, #0]
 800be80:	e000      	b.n	800be84 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be84:	2300      	movs	r3, #0
}
 800be86:	4618      	mov	r0, r3
 800be88:	3714      	adds	r7, #20
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop
 800be94:	40012c00 	.word	0x40012c00
 800be98:	40000400 	.word	0x40000400
 800be9c:	40000800 	.word	0x40000800
 800bea0:	40013400 	.word	0x40013400
 800bea4:	40014000 	.word	0x40014000
 800bea8:	00010007 	.word	0x00010007

0800beac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b082      	sub	sp, #8
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d101      	bne.n	800bebe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800beba:	2301      	movs	r3, #1
 800bebc:	e049      	b.n	800bf52 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bec4:	b2db      	uxtb	r3, r3
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d106      	bne.n	800bed8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f000 f841 	bl	800bf5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2202      	movs	r2, #2
 800bedc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681a      	ldr	r2, [r3, #0]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	3304      	adds	r3, #4
 800bee8:	4619      	mov	r1, r3
 800beea:	4610      	mov	r0, r2
 800beec:	f000 fcf8 	bl	800c8e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2201      	movs	r2, #1
 800bf14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2201      	movs	r2, #1
 800bf24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2201      	movs	r2, #1
 800bf34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2201      	movs	r2, #1
 800bf3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf50:	2300      	movs	r3, #0
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3708      	adds	r7, #8
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf5a:	b480      	push	{r7}
 800bf5c:	b083      	sub	sp, #12
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf62:	bf00      	nop
 800bf64:	370c      	adds	r7, #12
 800bf66:	46bd      	mov	sp, r7
 800bf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6c:	4770      	bx	lr
	...

0800bf70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b084      	sub	sp, #16
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d109      	bne.n	800bf94 <HAL_TIM_PWM_Start+0x24>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	bf14      	ite	ne
 800bf8c:	2301      	movne	r3, #1
 800bf8e:	2300      	moveq	r3, #0
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	e03c      	b.n	800c00e <HAL_TIM_PWM_Start+0x9e>
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	2b04      	cmp	r3, #4
 800bf98:	d109      	bne.n	800bfae <HAL_TIM_PWM_Start+0x3e>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	bf14      	ite	ne
 800bfa6:	2301      	movne	r3, #1
 800bfa8:	2300      	moveq	r3, #0
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	e02f      	b.n	800c00e <HAL_TIM_PWM_Start+0x9e>
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	2b08      	cmp	r3, #8
 800bfb2:	d109      	bne.n	800bfc8 <HAL_TIM_PWM_Start+0x58>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	bf14      	ite	ne
 800bfc0:	2301      	movne	r3, #1
 800bfc2:	2300      	moveq	r3, #0
 800bfc4:	b2db      	uxtb	r3, r3
 800bfc6:	e022      	b.n	800c00e <HAL_TIM_PWM_Start+0x9e>
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	2b0c      	cmp	r3, #12
 800bfcc:	d109      	bne.n	800bfe2 <HAL_TIM_PWM_Start+0x72>
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bfd4:	b2db      	uxtb	r3, r3
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	bf14      	ite	ne
 800bfda:	2301      	movne	r3, #1
 800bfdc:	2300      	moveq	r3, #0
 800bfde:	b2db      	uxtb	r3, r3
 800bfe0:	e015      	b.n	800c00e <HAL_TIM_PWM_Start+0x9e>
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	2b10      	cmp	r3, #16
 800bfe6:	d109      	bne.n	800bffc <HAL_TIM_PWM_Start+0x8c>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	bf14      	ite	ne
 800bff4:	2301      	movne	r3, #1
 800bff6:	2300      	moveq	r3, #0
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	e008      	b.n	800c00e <HAL_TIM_PWM_Start+0x9e>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c002:	b2db      	uxtb	r3, r3
 800c004:	2b01      	cmp	r3, #1
 800c006:	bf14      	ite	ne
 800c008:	2301      	movne	r3, #1
 800c00a:	2300      	moveq	r3, #0
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d001      	beq.n	800c016 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c012:	2301      	movs	r3, #1
 800c014:	e097      	b.n	800c146 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d104      	bne.n	800c026 <HAL_TIM_PWM_Start+0xb6>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2202      	movs	r2, #2
 800c020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c024:	e023      	b.n	800c06e <HAL_TIM_PWM_Start+0xfe>
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	2b04      	cmp	r3, #4
 800c02a:	d104      	bne.n	800c036 <HAL_TIM_PWM_Start+0xc6>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2202      	movs	r2, #2
 800c030:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c034:	e01b      	b.n	800c06e <HAL_TIM_PWM_Start+0xfe>
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	2b08      	cmp	r3, #8
 800c03a:	d104      	bne.n	800c046 <HAL_TIM_PWM_Start+0xd6>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2202      	movs	r2, #2
 800c040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c044:	e013      	b.n	800c06e <HAL_TIM_PWM_Start+0xfe>
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	2b0c      	cmp	r3, #12
 800c04a:	d104      	bne.n	800c056 <HAL_TIM_PWM_Start+0xe6>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2202      	movs	r2, #2
 800c050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c054:	e00b      	b.n	800c06e <HAL_TIM_PWM_Start+0xfe>
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	2b10      	cmp	r3, #16
 800c05a:	d104      	bne.n	800c066 <HAL_TIM_PWM_Start+0xf6>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2202      	movs	r2, #2
 800c060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c064:	e003      	b.n	800c06e <HAL_TIM_PWM_Start+0xfe>
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2202      	movs	r2, #2
 800c06a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	2201      	movs	r2, #1
 800c074:	6839      	ldr	r1, [r7, #0]
 800c076:	4618      	mov	r0, r3
 800c078:	f001 f854 	bl	800d124 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a33      	ldr	r2, [pc, #204]	; (800c150 <HAL_TIM_PWM_Start+0x1e0>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d013      	beq.n	800c0ae <HAL_TIM_PWM_Start+0x13e>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a32      	ldr	r2, [pc, #200]	; (800c154 <HAL_TIM_PWM_Start+0x1e4>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d00e      	beq.n	800c0ae <HAL_TIM_PWM_Start+0x13e>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	4a30      	ldr	r2, [pc, #192]	; (800c158 <HAL_TIM_PWM_Start+0x1e8>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d009      	beq.n	800c0ae <HAL_TIM_PWM_Start+0x13e>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4a2f      	ldr	r2, [pc, #188]	; (800c15c <HAL_TIM_PWM_Start+0x1ec>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d004      	beq.n	800c0ae <HAL_TIM_PWM_Start+0x13e>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a2d      	ldr	r2, [pc, #180]	; (800c160 <HAL_TIM_PWM_Start+0x1f0>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d101      	bne.n	800c0b2 <HAL_TIM_PWM_Start+0x142>
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	e000      	b.n	800c0b4 <HAL_TIM_PWM_Start+0x144>
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d007      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c0c6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a20      	ldr	r2, [pc, #128]	; (800c150 <HAL_TIM_PWM_Start+0x1e0>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d018      	beq.n	800c104 <HAL_TIM_PWM_Start+0x194>
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0da:	d013      	beq.n	800c104 <HAL_TIM_PWM_Start+0x194>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a20      	ldr	r2, [pc, #128]	; (800c164 <HAL_TIM_PWM_Start+0x1f4>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d00e      	beq.n	800c104 <HAL_TIM_PWM_Start+0x194>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a1f      	ldr	r2, [pc, #124]	; (800c168 <HAL_TIM_PWM_Start+0x1f8>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d009      	beq.n	800c104 <HAL_TIM_PWM_Start+0x194>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a17      	ldr	r2, [pc, #92]	; (800c154 <HAL_TIM_PWM_Start+0x1e4>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d004      	beq.n	800c104 <HAL_TIM_PWM_Start+0x194>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4a16      	ldr	r2, [pc, #88]	; (800c158 <HAL_TIM_PWM_Start+0x1e8>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d115      	bne.n	800c130 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	689a      	ldr	r2, [r3, #8]
 800c10a:	4b18      	ldr	r3, [pc, #96]	; (800c16c <HAL_TIM_PWM_Start+0x1fc>)
 800c10c:	4013      	ands	r3, r2
 800c10e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	2b06      	cmp	r3, #6
 800c114:	d015      	beq.n	800c142 <HAL_TIM_PWM_Start+0x1d2>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c11c:	d011      	beq.n	800c142 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f042 0201 	orr.w	r2, r2, #1
 800c12c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c12e:	e008      	b.n	800c142 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	681a      	ldr	r2, [r3, #0]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f042 0201 	orr.w	r2, r2, #1
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	e000      	b.n	800c144 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c142:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c144:	2300      	movs	r3, #0
}
 800c146:	4618      	mov	r0, r3
 800c148:	3710      	adds	r7, #16
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}
 800c14e:	bf00      	nop
 800c150:	40012c00 	.word	0x40012c00
 800c154:	40013400 	.word	0x40013400
 800c158:	40014000 	.word	0x40014000
 800c15c:	40014400 	.word	0x40014400
 800c160:	40014800 	.word	0x40014800
 800c164:	40000400 	.word	0x40000400
 800c168:	40000800 	.word	0x40000800
 800c16c:	00010007 	.word	0x00010007

0800c170 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	691b      	ldr	r3, [r3, #16]
 800c17e:	f003 0302 	and.w	r3, r3, #2
 800c182:	2b02      	cmp	r3, #2
 800c184:	d122      	bne.n	800c1cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68db      	ldr	r3, [r3, #12]
 800c18c:	f003 0302 	and.w	r3, r3, #2
 800c190:	2b02      	cmp	r3, #2
 800c192:	d11b      	bne.n	800c1cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f06f 0202 	mvn.w	r2, #2
 800c19c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2201      	movs	r2, #1
 800c1a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	699b      	ldr	r3, [r3, #24]
 800c1aa:	f003 0303 	and.w	r3, r3, #3
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d003      	beq.n	800c1ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f000 fb76 	bl	800c8a4 <HAL_TIM_IC_CaptureCallback>
 800c1b8:	e005      	b.n	800c1c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f000 fb68 	bl	800c890 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 fb79 	bl	800c8b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	691b      	ldr	r3, [r3, #16]
 800c1d2:	f003 0304 	and.w	r3, r3, #4
 800c1d6:	2b04      	cmp	r3, #4
 800c1d8:	d122      	bne.n	800c220 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	68db      	ldr	r3, [r3, #12]
 800c1e0:	f003 0304 	and.w	r3, r3, #4
 800c1e4:	2b04      	cmp	r3, #4
 800c1e6:	d11b      	bne.n	800c220 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f06f 0204 	mvn.w	r2, #4
 800c1f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2202      	movs	r2, #2
 800c1f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	699b      	ldr	r3, [r3, #24]
 800c1fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c202:	2b00      	cmp	r3, #0
 800c204:	d003      	beq.n	800c20e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f000 fb4c 	bl	800c8a4 <HAL_TIM_IC_CaptureCallback>
 800c20c:	e005      	b.n	800c21a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 fb3e 	bl	800c890 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f000 fb4f 	bl	800c8b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2200      	movs	r2, #0
 800c21e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	691b      	ldr	r3, [r3, #16]
 800c226:	f003 0308 	and.w	r3, r3, #8
 800c22a:	2b08      	cmp	r3, #8
 800c22c:	d122      	bne.n	800c274 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68db      	ldr	r3, [r3, #12]
 800c234:	f003 0308 	and.w	r3, r3, #8
 800c238:	2b08      	cmp	r3, #8
 800c23a:	d11b      	bne.n	800c274 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f06f 0208 	mvn.w	r2, #8
 800c244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2204      	movs	r2, #4
 800c24a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	69db      	ldr	r3, [r3, #28]
 800c252:	f003 0303 	and.w	r3, r3, #3
 800c256:	2b00      	cmp	r3, #0
 800c258:	d003      	beq.n	800c262 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 fb22 	bl	800c8a4 <HAL_TIM_IC_CaptureCallback>
 800c260:	e005      	b.n	800c26e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c262:	6878      	ldr	r0, [r7, #4]
 800c264:	f000 fb14 	bl	800c890 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f000 fb25 	bl	800c8b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2200      	movs	r2, #0
 800c272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	691b      	ldr	r3, [r3, #16]
 800c27a:	f003 0310 	and.w	r3, r3, #16
 800c27e:	2b10      	cmp	r3, #16
 800c280:	d122      	bne.n	800c2c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	f003 0310 	and.w	r3, r3, #16
 800c28c:	2b10      	cmp	r3, #16
 800c28e:	d11b      	bne.n	800c2c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f06f 0210 	mvn.w	r2, #16
 800c298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2208      	movs	r2, #8
 800c29e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	69db      	ldr	r3, [r3, #28]
 800c2a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d003      	beq.n	800c2b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 faf8 	bl	800c8a4 <HAL_TIM_IC_CaptureCallback>
 800c2b4:	e005      	b.n	800c2c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2b6:	6878      	ldr	r0, [r7, #4]
 800c2b8:	f000 faea 	bl	800c890 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f000 fafb 	bl	800c8b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	691b      	ldr	r3, [r3, #16]
 800c2ce:	f003 0301 	and.w	r3, r3, #1
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d10e      	bne.n	800c2f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	68db      	ldr	r3, [r3, #12]
 800c2dc:	f003 0301 	and.w	r3, r3, #1
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d107      	bne.n	800c2f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f06f 0201 	mvn.w	r2, #1
 800c2ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 fac4 	bl	800c87c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	691b      	ldr	r3, [r3, #16]
 800c2fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2fe:	2b80      	cmp	r3, #128	; 0x80
 800c300:	d10e      	bne.n	800c320 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c30c:	2b80      	cmp	r3, #128	; 0x80
 800c30e:	d107      	bne.n	800c320 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f001 f91b 	bl	800d556 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	691b      	ldr	r3, [r3, #16]
 800c326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c32a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c32e:	d10e      	bne.n	800c34e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	68db      	ldr	r3, [r3, #12]
 800c336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c33a:	2b80      	cmp	r3, #128	; 0x80
 800c33c:	d107      	bne.n	800c34e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c348:	6878      	ldr	r0, [r7, #4]
 800c34a:	f001 f90e 	bl	800d56a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	691b      	ldr	r3, [r3, #16]
 800c354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c358:	2b40      	cmp	r3, #64	; 0x40
 800c35a:	d10e      	bne.n	800c37a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	68db      	ldr	r3, [r3, #12]
 800c362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c366:	2b40      	cmp	r3, #64	; 0x40
 800c368:	d107      	bne.n	800c37a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 faa9 	bl	800c8cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	691b      	ldr	r3, [r3, #16]
 800c380:	f003 0320 	and.w	r3, r3, #32
 800c384:	2b20      	cmp	r3, #32
 800c386:	d10e      	bne.n	800c3a6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	68db      	ldr	r3, [r3, #12]
 800c38e:	f003 0320 	and.w	r3, r3, #32
 800c392:	2b20      	cmp	r3, #32
 800c394:	d107      	bne.n	800c3a6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	f06f 0220 	mvn.w	r2, #32
 800c39e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f001 f8ce 	bl	800d542 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	691b      	ldr	r3, [r3, #16]
 800c3ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c3b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3b4:	d10f      	bne.n	800c3d6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	68db      	ldr	r3, [r3, #12]
 800c3bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c3c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3c4:	d107      	bne.n	800c3d6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c3ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f001 f8d4 	bl	800d57e <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	691b      	ldr	r3, [r3, #16]
 800c3dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3e4:	d10f      	bne.n	800c406 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3f4:	d107      	bne.n	800c406 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c3fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f001 f8c6 	bl	800d592 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	691b      	ldr	r3, [r3, #16]
 800c40c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c410:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c414:	d10f      	bne.n	800c436 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c424:	d107      	bne.n	800c436 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c42e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f001 f8b8 	bl	800d5a6 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c440:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c444:	d10f      	bne.n	800c466 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	68db      	ldr	r3, [r3, #12]
 800c44c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c450:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c454:	d107      	bne.n	800c466 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c45e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c460:	6878      	ldr	r0, [r7, #4]
 800c462:	f001 f8aa 	bl	800d5ba <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c466:	bf00      	nop
 800c468:	3708      	adds	r7, #8
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
	...

0800c470 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	60f8      	str	r0, [r7, #12]
 800c478:	60b9      	str	r1, [r7, #8]
 800c47a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c482:	2b01      	cmp	r3, #1
 800c484:	d101      	bne.n	800c48a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c486:	2302      	movs	r3, #2
 800c488:	e0fd      	b.n	800c686 <HAL_TIM_PWM_ConfigChannel+0x216>
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2201      	movs	r2, #1
 800c48e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2b14      	cmp	r3, #20
 800c496:	f200 80f0 	bhi.w	800c67a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c49a:	a201      	add	r2, pc, #4	; (adr r2, 800c4a0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a0:	0800c4f5 	.word	0x0800c4f5
 800c4a4:	0800c67b 	.word	0x0800c67b
 800c4a8:	0800c67b 	.word	0x0800c67b
 800c4ac:	0800c67b 	.word	0x0800c67b
 800c4b0:	0800c535 	.word	0x0800c535
 800c4b4:	0800c67b 	.word	0x0800c67b
 800c4b8:	0800c67b 	.word	0x0800c67b
 800c4bc:	0800c67b 	.word	0x0800c67b
 800c4c0:	0800c577 	.word	0x0800c577
 800c4c4:	0800c67b 	.word	0x0800c67b
 800c4c8:	0800c67b 	.word	0x0800c67b
 800c4cc:	0800c67b 	.word	0x0800c67b
 800c4d0:	0800c5b7 	.word	0x0800c5b7
 800c4d4:	0800c67b 	.word	0x0800c67b
 800c4d8:	0800c67b 	.word	0x0800c67b
 800c4dc:	0800c67b 	.word	0x0800c67b
 800c4e0:	0800c5f9 	.word	0x0800c5f9
 800c4e4:	0800c67b 	.word	0x0800c67b
 800c4e8:	0800c67b 	.word	0x0800c67b
 800c4ec:	0800c67b 	.word	0x0800c67b
 800c4f0:	0800c639 	.word	0x0800c639
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68b9      	ldr	r1, [r7, #8]
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f000 fa80 	bl	800ca00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	699a      	ldr	r2, [r3, #24]
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f042 0208 	orr.w	r2, r2, #8
 800c50e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	699a      	ldr	r2, [r3, #24]
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f022 0204 	bic.w	r2, r2, #4
 800c51e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	6999      	ldr	r1, [r3, #24]
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	691a      	ldr	r2, [r3, #16]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	430a      	orrs	r2, r1
 800c530:	619a      	str	r2, [r3, #24]
      break;
 800c532:	e0a3      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	68b9      	ldr	r1, [r7, #8]
 800c53a:	4618      	mov	r0, r3
 800c53c:	f000 faf0 	bl	800cb20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	699a      	ldr	r2, [r3, #24]
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c54e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	699a      	ldr	r2, [r3, #24]
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c55e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	6999      	ldr	r1, [r3, #24]
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	691b      	ldr	r3, [r3, #16]
 800c56a:	021a      	lsls	r2, r3, #8
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	430a      	orrs	r2, r1
 800c572:	619a      	str	r2, [r3, #24]
      break;
 800c574:	e082      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	68b9      	ldr	r1, [r7, #8]
 800c57c:	4618      	mov	r0, r3
 800c57e:	f000 fb59 	bl	800cc34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	69da      	ldr	r2, [r3, #28]
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f042 0208 	orr.w	r2, r2, #8
 800c590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	69da      	ldr	r2, [r3, #28]
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f022 0204 	bic.w	r2, r2, #4
 800c5a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	69d9      	ldr	r1, [r3, #28]
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	691a      	ldr	r2, [r3, #16]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	430a      	orrs	r2, r1
 800c5b2:	61da      	str	r2, [r3, #28]
      break;
 800c5b4:	e062      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	68b9      	ldr	r1, [r7, #8]
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f000 fbc1 	bl	800cd44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	69da      	ldr	r2, [r3, #28]
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c5d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	69da      	ldr	r2, [r3, #28]
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	69d9      	ldr	r1, [r3, #28]
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	691b      	ldr	r3, [r3, #16]
 800c5ec:	021a      	lsls	r2, r3, #8
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	430a      	orrs	r2, r1
 800c5f4:	61da      	str	r2, [r3, #28]
      break;
 800c5f6:	e041      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	68b9      	ldr	r1, [r7, #8]
 800c5fe:	4618      	mov	r0, r3
 800c600:	f000 fc2a 	bl	800ce58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f042 0208 	orr.w	r2, r2, #8
 800c612:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	f022 0204 	bic.w	r2, r2, #4
 800c622:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	691a      	ldr	r2, [r3, #16]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	430a      	orrs	r2, r1
 800c634:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c636:	e021      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	68b9      	ldr	r1, [r7, #8]
 800c63e:	4618      	mov	r0, r3
 800c640:	f000 fc6e 	bl	800cf20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c652:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c662:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	691b      	ldr	r3, [r3, #16]
 800c66e:	021a      	lsls	r2, r3, #8
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	430a      	orrs	r2, r1
 800c676:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c678:	e000      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800c67a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2200      	movs	r2, #0
 800c680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c684:	2300      	movs	r3, #0
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	bf00      	nop

0800c690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b084      	sub	sp, #16
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
 800c698:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d101      	bne.n	800c6a8 <HAL_TIM_ConfigClockSource+0x18>
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	e0dd      	b.n	800c864 <HAL_TIM_ConfigClockSource+0x1d4>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2202      	movs	r2, #2
 800c6b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	689b      	ldr	r3, [r3, #8]
 800c6be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c6c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c6ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c6d2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	68fa      	ldr	r2, [r7, #12]
 800c6da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4a62      	ldr	r2, [pc, #392]	; (800c86c <HAL_TIM_ConfigClockSource+0x1dc>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	f000 80a9 	beq.w	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c6e8:	4a60      	ldr	r2, [pc, #384]	; (800c86c <HAL_TIM_ConfigClockSource+0x1dc>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	f200 80ae 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c6f0:	4a5f      	ldr	r2, [pc, #380]	; (800c870 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	f000 80a1 	beq.w	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c6f8:	4a5d      	ldr	r2, [pc, #372]	; (800c870 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	f200 80a6 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c700:	4a5c      	ldr	r2, [pc, #368]	; (800c874 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c702:	4293      	cmp	r3, r2
 800c704:	f000 8099 	beq.w	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c708:	4a5a      	ldr	r2, [pc, #360]	; (800c874 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	f200 809e 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c710:	4a59      	ldr	r2, [pc, #356]	; (800c878 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c712:	4293      	cmp	r3, r2
 800c714:	f000 8091 	beq.w	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c718:	4a57      	ldr	r2, [pc, #348]	; (800c878 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c71a:	4293      	cmp	r3, r2
 800c71c:	f200 8096 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c720:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c724:	f000 8089 	beq.w	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c728:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c72c:	f200 808e 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c730:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c734:	d03e      	beq.n	800c7b4 <HAL_TIM_ConfigClockSource+0x124>
 800c736:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c73a:	f200 8087 	bhi.w	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c73e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c742:	f000 8085 	beq.w	800c850 <HAL_TIM_ConfigClockSource+0x1c0>
 800c746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c74a:	d87f      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c74c:	2b70      	cmp	r3, #112	; 0x70
 800c74e:	d01a      	beq.n	800c786 <HAL_TIM_ConfigClockSource+0xf6>
 800c750:	2b70      	cmp	r3, #112	; 0x70
 800c752:	d87b      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c754:	2b60      	cmp	r3, #96	; 0x60
 800c756:	d050      	beq.n	800c7fa <HAL_TIM_ConfigClockSource+0x16a>
 800c758:	2b60      	cmp	r3, #96	; 0x60
 800c75a:	d877      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c75c:	2b50      	cmp	r3, #80	; 0x50
 800c75e:	d03c      	beq.n	800c7da <HAL_TIM_ConfigClockSource+0x14a>
 800c760:	2b50      	cmp	r3, #80	; 0x50
 800c762:	d873      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c764:	2b40      	cmp	r3, #64	; 0x40
 800c766:	d058      	beq.n	800c81a <HAL_TIM_ConfigClockSource+0x18a>
 800c768:	2b40      	cmp	r3, #64	; 0x40
 800c76a:	d86f      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c76c:	2b30      	cmp	r3, #48	; 0x30
 800c76e:	d064      	beq.n	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c770:	2b30      	cmp	r3, #48	; 0x30
 800c772:	d86b      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c774:	2b20      	cmp	r3, #32
 800c776:	d060      	beq.n	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c778:	2b20      	cmp	r3, #32
 800c77a:	d867      	bhi.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d05c      	beq.n	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
 800c780:	2b10      	cmp	r3, #16
 800c782:	d05a      	beq.n	800c83a <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c784:	e062      	b.n	800c84c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6818      	ldr	r0, [r3, #0]
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	6899      	ldr	r1, [r3, #8]
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	685a      	ldr	r2, [r3, #4]
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	68db      	ldr	r3, [r3, #12]
 800c796:	f000 fca5 	bl	800d0e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c7a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	609a      	str	r2, [r3, #8]
      break;
 800c7b2:	e04e      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6818      	ldr	r0, [r3, #0]
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	6899      	ldr	r1, [r3, #8]
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	685a      	ldr	r2, [r3, #4]
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	68db      	ldr	r3, [r3, #12]
 800c7c4:	f000 fc8e 	bl	800d0e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	689a      	ldr	r2, [r3, #8]
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c7d6:	609a      	str	r2, [r3, #8]
      break;
 800c7d8:	e03b      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6818      	ldr	r0, [r3, #0]
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	6859      	ldr	r1, [r3, #4]
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	f000 fc00 	bl	800cfec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	2150      	movs	r1, #80	; 0x50
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f000 fc59 	bl	800d0aa <TIM_ITRx_SetConfig>
      break;
 800c7f8:	e02b      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6818      	ldr	r0, [r3, #0]
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	6859      	ldr	r1, [r3, #4]
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	68db      	ldr	r3, [r3, #12]
 800c806:	461a      	mov	r2, r3
 800c808:	f000 fc1f 	bl	800d04a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2160      	movs	r1, #96	; 0x60
 800c812:	4618      	mov	r0, r3
 800c814:	f000 fc49 	bl	800d0aa <TIM_ITRx_SetConfig>
      break;
 800c818:	e01b      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6818      	ldr	r0, [r3, #0]
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	6859      	ldr	r1, [r3, #4]
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	68db      	ldr	r3, [r3, #12]
 800c826:	461a      	mov	r2, r3
 800c828:	f000 fbe0 	bl	800cfec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	2140      	movs	r1, #64	; 0x40
 800c832:	4618      	mov	r0, r3
 800c834:	f000 fc39 	bl	800d0aa <TIM_ITRx_SetConfig>
      break;
 800c838:	e00b      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681a      	ldr	r2, [r3, #0]
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4619      	mov	r1, r3
 800c844:	4610      	mov	r0, r2
 800c846:	f000 fc30 	bl	800d0aa <TIM_ITRx_SetConfig>
        break;
 800c84a:	e002      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800c84c:	bf00      	nop
 800c84e:	e000      	b.n	800c852 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800c850:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2201      	movs	r2, #1
 800c856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2200      	movs	r2, #0
 800c85e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c862:	2300      	movs	r3, #0
}
 800c864:	4618      	mov	r0, r3
 800c866:	3710      	adds	r7, #16
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}
 800c86c:	00100070 	.word	0x00100070
 800c870:	00100040 	.word	0x00100040
 800c874:	00100030 	.word	0x00100030
 800c878:	00100020 	.word	0x00100020

0800c87c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c884:	bf00      	nop
 800c886:	370c      	adds	r7, #12
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c8c0:	bf00      	nop
 800c8c2:	370c      	adds	r7, #12
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b083      	sub	sp, #12
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c8d4:	bf00      	nop
 800c8d6:	370c      	adds	r7, #12
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b085      	sub	sp, #20
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4a3c      	ldr	r2, [pc, #240]	; (800c9e4 <TIM_Base_SetConfig+0x104>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d00f      	beq.n	800c918 <TIM_Base_SetConfig+0x38>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c8fe:	d00b      	beq.n	800c918 <TIM_Base_SetConfig+0x38>
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	4a39      	ldr	r2, [pc, #228]	; (800c9e8 <TIM_Base_SetConfig+0x108>)
 800c904:	4293      	cmp	r3, r2
 800c906:	d007      	beq.n	800c918 <TIM_Base_SetConfig+0x38>
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	4a38      	ldr	r2, [pc, #224]	; (800c9ec <TIM_Base_SetConfig+0x10c>)
 800c90c:	4293      	cmp	r3, r2
 800c90e:	d003      	beq.n	800c918 <TIM_Base_SetConfig+0x38>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	4a37      	ldr	r2, [pc, #220]	; (800c9f0 <TIM_Base_SetConfig+0x110>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d108      	bne.n	800c92a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c91e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	685b      	ldr	r3, [r3, #4]
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	4313      	orrs	r3, r2
 800c928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	4a2d      	ldr	r2, [pc, #180]	; (800c9e4 <TIM_Base_SetConfig+0x104>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d01b      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c938:	d017      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	4a2a      	ldr	r2, [pc, #168]	; (800c9e8 <TIM_Base_SetConfig+0x108>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d013      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4a29      	ldr	r2, [pc, #164]	; (800c9ec <TIM_Base_SetConfig+0x10c>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d00f      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a28      	ldr	r2, [pc, #160]	; (800c9f0 <TIM_Base_SetConfig+0x110>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d00b      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4a27      	ldr	r2, [pc, #156]	; (800c9f4 <TIM_Base_SetConfig+0x114>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d007      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a26      	ldr	r2, [pc, #152]	; (800c9f8 <TIM_Base_SetConfig+0x118>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d003      	beq.n	800c96a <TIM_Base_SetConfig+0x8a>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a25      	ldr	r2, [pc, #148]	; (800c9fc <TIM_Base_SetConfig+0x11c>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d108      	bne.n	800c97c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	68db      	ldr	r3, [r3, #12]
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	4313      	orrs	r3, r2
 800c97a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	695b      	ldr	r3, [r3, #20]
 800c986:	4313      	orrs	r3, r2
 800c988:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	68fa      	ldr	r2, [r7, #12]
 800c98e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	689a      	ldr	r2, [r3, #8]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	4a10      	ldr	r2, [pc, #64]	; (800c9e4 <TIM_Base_SetConfig+0x104>)
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d00f      	beq.n	800c9c8 <TIM_Base_SetConfig+0xe8>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	4a11      	ldr	r2, [pc, #68]	; (800c9f0 <TIM_Base_SetConfig+0x110>)
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d00b      	beq.n	800c9c8 <TIM_Base_SetConfig+0xe8>
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	4a10      	ldr	r2, [pc, #64]	; (800c9f4 <TIM_Base_SetConfig+0x114>)
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d007      	beq.n	800c9c8 <TIM_Base_SetConfig+0xe8>
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	4a0f      	ldr	r2, [pc, #60]	; (800c9f8 <TIM_Base_SetConfig+0x118>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d003      	beq.n	800c9c8 <TIM_Base_SetConfig+0xe8>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	4a0e      	ldr	r2, [pc, #56]	; (800c9fc <TIM_Base_SetConfig+0x11c>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d103      	bne.n	800c9d0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	691a      	ldr	r2, [r3, #16]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	615a      	str	r2, [r3, #20]
}
 800c9d6:	bf00      	nop
 800c9d8:	3714      	adds	r7, #20
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e0:	4770      	bx	lr
 800c9e2:	bf00      	nop
 800c9e4:	40012c00 	.word	0x40012c00
 800c9e8:	40000400 	.word	0x40000400
 800c9ec:	40000800 	.word	0x40000800
 800c9f0:	40013400 	.word	0x40013400
 800c9f4:	40014000 	.word	0x40014000
 800c9f8:	40014400 	.word	0x40014400
 800c9fc:	40014800 	.word	0x40014800

0800ca00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b087      	sub	sp, #28
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6a1b      	ldr	r3, [r3, #32]
 800ca0e:	f023 0201 	bic.w	r2, r3, #1
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	6a1b      	ldr	r3, [r3, #32]
 800ca1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	699b      	ldr	r3, [r3, #24]
 800ca26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f023 0303 	bic.w	r3, r3, #3
 800ca3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	68fa      	ldr	r2, [r7, #12]
 800ca42:	4313      	orrs	r3, r2
 800ca44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	f023 0302 	bic.w	r3, r3, #2
 800ca4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	689b      	ldr	r3, [r3, #8]
 800ca52:	697a      	ldr	r2, [r7, #20]
 800ca54:	4313      	orrs	r3, r2
 800ca56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	4a2c      	ldr	r2, [pc, #176]	; (800cb0c <TIM_OC1_SetConfig+0x10c>)
 800ca5c:	4293      	cmp	r3, r2
 800ca5e:	d00f      	beq.n	800ca80 <TIM_OC1_SetConfig+0x80>
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	4a2b      	ldr	r2, [pc, #172]	; (800cb10 <TIM_OC1_SetConfig+0x110>)
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d00b      	beq.n	800ca80 <TIM_OC1_SetConfig+0x80>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	4a2a      	ldr	r2, [pc, #168]	; (800cb14 <TIM_OC1_SetConfig+0x114>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d007      	beq.n	800ca80 <TIM_OC1_SetConfig+0x80>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	4a29      	ldr	r2, [pc, #164]	; (800cb18 <TIM_OC1_SetConfig+0x118>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d003      	beq.n	800ca80 <TIM_OC1_SetConfig+0x80>
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	4a28      	ldr	r2, [pc, #160]	; (800cb1c <TIM_OC1_SetConfig+0x11c>)
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	d10c      	bne.n	800ca9a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	f023 0308 	bic.w	r3, r3, #8
 800ca86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	68db      	ldr	r3, [r3, #12]
 800ca8c:	697a      	ldr	r2, [r7, #20]
 800ca8e:	4313      	orrs	r3, r2
 800ca90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	f023 0304 	bic.w	r3, r3, #4
 800ca98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	4a1b      	ldr	r2, [pc, #108]	; (800cb0c <TIM_OC1_SetConfig+0x10c>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d00f      	beq.n	800cac2 <TIM_OC1_SetConfig+0xc2>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	4a1a      	ldr	r2, [pc, #104]	; (800cb10 <TIM_OC1_SetConfig+0x110>)
 800caa6:	4293      	cmp	r3, r2
 800caa8:	d00b      	beq.n	800cac2 <TIM_OC1_SetConfig+0xc2>
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	4a19      	ldr	r2, [pc, #100]	; (800cb14 <TIM_OC1_SetConfig+0x114>)
 800caae:	4293      	cmp	r3, r2
 800cab0:	d007      	beq.n	800cac2 <TIM_OC1_SetConfig+0xc2>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	4a18      	ldr	r2, [pc, #96]	; (800cb18 <TIM_OC1_SetConfig+0x118>)
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d003      	beq.n	800cac2 <TIM_OC1_SetConfig+0xc2>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	4a17      	ldr	r2, [pc, #92]	; (800cb1c <TIM_OC1_SetConfig+0x11c>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d111      	bne.n	800cae6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800caca:	693b      	ldr	r3, [r7, #16]
 800cacc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	695b      	ldr	r3, [r3, #20]
 800cad6:	693a      	ldr	r2, [r7, #16]
 800cad8:	4313      	orrs	r3, r2
 800cada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	699b      	ldr	r3, [r3, #24]
 800cae0:	693a      	ldr	r2, [r7, #16]
 800cae2:	4313      	orrs	r3, r2
 800cae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	68fa      	ldr	r2, [r7, #12]
 800caf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	685a      	ldr	r2, [r3, #4]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	697a      	ldr	r2, [r7, #20]
 800cafe:	621a      	str	r2, [r3, #32]
}
 800cb00:	bf00      	nop
 800cb02:	371c      	adds	r7, #28
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr
 800cb0c:	40012c00 	.word	0x40012c00
 800cb10:	40013400 	.word	0x40013400
 800cb14:	40014000 	.word	0x40014000
 800cb18:	40014400 	.word	0x40014400
 800cb1c:	40014800 	.word	0x40014800

0800cb20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b087      	sub	sp, #28
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	6a1b      	ldr	r3, [r3, #32]
 800cb2e:	f023 0210 	bic.w	r2, r3, #16
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6a1b      	ldr	r3, [r3, #32]
 800cb3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cb4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cb52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	021b      	lsls	r3, r3, #8
 800cb62:	68fa      	ldr	r2, [r7, #12]
 800cb64:	4313      	orrs	r3, r2
 800cb66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	f023 0320 	bic.w	r3, r3, #32
 800cb6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	011b      	lsls	r3, r3, #4
 800cb76:	697a      	ldr	r2, [r7, #20]
 800cb78:	4313      	orrs	r3, r2
 800cb7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	4a28      	ldr	r2, [pc, #160]	; (800cc20 <TIM_OC2_SetConfig+0x100>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d003      	beq.n	800cb8c <TIM_OC2_SetConfig+0x6c>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	4a27      	ldr	r2, [pc, #156]	; (800cc24 <TIM_OC2_SetConfig+0x104>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d10d      	bne.n	800cba8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cb92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	011b      	lsls	r3, r3, #4
 800cb9a:	697a      	ldr	r2, [r7, #20]
 800cb9c:	4313      	orrs	r3, r2
 800cb9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cba0:	697b      	ldr	r3, [r7, #20]
 800cba2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cba6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4a1d      	ldr	r2, [pc, #116]	; (800cc20 <TIM_OC2_SetConfig+0x100>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d00f      	beq.n	800cbd0 <TIM_OC2_SetConfig+0xb0>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	4a1c      	ldr	r2, [pc, #112]	; (800cc24 <TIM_OC2_SetConfig+0x104>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d00b      	beq.n	800cbd0 <TIM_OC2_SetConfig+0xb0>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a1b      	ldr	r2, [pc, #108]	; (800cc28 <TIM_OC2_SetConfig+0x108>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d007      	beq.n	800cbd0 <TIM_OC2_SetConfig+0xb0>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	4a1a      	ldr	r2, [pc, #104]	; (800cc2c <TIM_OC2_SetConfig+0x10c>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d003      	beq.n	800cbd0 <TIM_OC2_SetConfig+0xb0>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	4a19      	ldr	r2, [pc, #100]	; (800cc30 <TIM_OC2_SetConfig+0x110>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d113      	bne.n	800cbf8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cbde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	695b      	ldr	r3, [r3, #20]
 800cbe4:	009b      	lsls	r3, r3, #2
 800cbe6:	693a      	ldr	r2, [r7, #16]
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	699b      	ldr	r3, [r3, #24]
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	693a      	ldr	r2, [r7, #16]
 800cbf4:	4313      	orrs	r3, r2
 800cbf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	693a      	ldr	r2, [r7, #16]
 800cbfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	68fa      	ldr	r2, [r7, #12]
 800cc02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	685a      	ldr	r2, [r3, #4]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	621a      	str	r2, [r3, #32]
}
 800cc12:	bf00      	nop
 800cc14:	371c      	adds	r7, #28
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr
 800cc1e:	bf00      	nop
 800cc20:	40012c00 	.word	0x40012c00
 800cc24:	40013400 	.word	0x40013400
 800cc28:	40014000 	.word	0x40014000
 800cc2c:	40014400 	.word	0x40014400
 800cc30:	40014800 	.word	0x40014800

0800cc34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc34:	b480      	push	{r7}
 800cc36:	b087      	sub	sp, #28
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6a1b      	ldr	r3, [r3, #32]
 800cc42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	6a1b      	ldr	r3, [r3, #32]
 800cc4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f023 0303 	bic.w	r3, r3, #3
 800cc6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	4313      	orrs	r3, r2
 800cc78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cc80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	689b      	ldr	r3, [r3, #8]
 800cc86:	021b      	lsls	r3, r3, #8
 800cc88:	697a      	ldr	r2, [r7, #20]
 800cc8a:	4313      	orrs	r3, r2
 800cc8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	4a27      	ldr	r2, [pc, #156]	; (800cd30 <TIM_OC3_SetConfig+0xfc>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d003      	beq.n	800cc9e <TIM_OC3_SetConfig+0x6a>
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	4a26      	ldr	r2, [pc, #152]	; (800cd34 <TIM_OC3_SetConfig+0x100>)
 800cc9a:	4293      	cmp	r3, r2
 800cc9c:	d10d      	bne.n	800ccba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	68db      	ldr	r3, [r3, #12]
 800ccaa:	021b      	lsls	r3, r3, #8
 800ccac:	697a      	ldr	r2, [r7, #20]
 800ccae:	4313      	orrs	r3, r2
 800ccb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ccb2:	697b      	ldr	r3, [r7, #20]
 800ccb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ccb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4a1c      	ldr	r2, [pc, #112]	; (800cd30 <TIM_OC3_SetConfig+0xfc>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d00f      	beq.n	800cce2 <TIM_OC3_SetConfig+0xae>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	4a1b      	ldr	r2, [pc, #108]	; (800cd34 <TIM_OC3_SetConfig+0x100>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d00b      	beq.n	800cce2 <TIM_OC3_SetConfig+0xae>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	4a1a      	ldr	r2, [pc, #104]	; (800cd38 <TIM_OC3_SetConfig+0x104>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d007      	beq.n	800cce2 <TIM_OC3_SetConfig+0xae>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	4a19      	ldr	r2, [pc, #100]	; (800cd3c <TIM_OC3_SetConfig+0x108>)
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d003      	beq.n	800cce2 <TIM_OC3_SetConfig+0xae>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	4a18      	ldr	r2, [pc, #96]	; (800cd40 <TIM_OC3_SetConfig+0x10c>)
 800ccde:	4293      	cmp	r3, r2
 800cce0:	d113      	bne.n	800cd0a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ccf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	695b      	ldr	r3, [r3, #20]
 800ccf6:	011b      	lsls	r3, r3, #4
 800ccf8:	693a      	ldr	r2, [r7, #16]
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	699b      	ldr	r3, [r3, #24]
 800cd02:	011b      	lsls	r3, r3, #4
 800cd04:	693a      	ldr	r2, [r7, #16]
 800cd06:	4313      	orrs	r3, r2
 800cd08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	693a      	ldr	r2, [r7, #16]
 800cd0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	68fa      	ldr	r2, [r7, #12]
 800cd14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	685a      	ldr	r2, [r3, #4]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	697a      	ldr	r2, [r7, #20]
 800cd22:	621a      	str	r2, [r3, #32]
}
 800cd24:	bf00      	nop
 800cd26:	371c      	adds	r7, #28
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr
 800cd30:	40012c00 	.word	0x40012c00
 800cd34:	40013400 	.word	0x40013400
 800cd38:	40014000 	.word	0x40014000
 800cd3c:	40014400 	.word	0x40014400
 800cd40:	40014800 	.word	0x40014800

0800cd44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b087      	sub	sp, #28
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	6a1b      	ldr	r3, [r3, #32]
 800cd52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6a1b      	ldr	r3, [r3, #32]
 800cd5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	69db      	ldr	r3, [r3, #28]
 800cd6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cd72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cd76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cd7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	021b      	lsls	r3, r3, #8
 800cd86:	68fa      	ldr	r2, [r7, #12]
 800cd88:	4313      	orrs	r3, r2
 800cd8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cd92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	689b      	ldr	r3, [r3, #8]
 800cd98:	031b      	lsls	r3, r3, #12
 800cd9a:	697a      	ldr	r2, [r7, #20]
 800cd9c:	4313      	orrs	r3, r2
 800cd9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	4a28      	ldr	r2, [pc, #160]	; (800ce44 <TIM_OC4_SetConfig+0x100>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d003      	beq.n	800cdb0 <TIM_OC4_SetConfig+0x6c>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	4a27      	ldr	r2, [pc, #156]	; (800ce48 <TIM_OC4_SetConfig+0x104>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d10d      	bne.n	800cdcc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cdb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	68db      	ldr	r3, [r3, #12]
 800cdbc:	031b      	lsls	r3, r3, #12
 800cdbe:	697a      	ldr	r2, [r7, #20]
 800cdc0:	4313      	orrs	r3, r2
 800cdc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cdca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	4a1d      	ldr	r2, [pc, #116]	; (800ce44 <TIM_OC4_SetConfig+0x100>)
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d00f      	beq.n	800cdf4 <TIM_OC4_SetConfig+0xb0>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	4a1c      	ldr	r2, [pc, #112]	; (800ce48 <TIM_OC4_SetConfig+0x104>)
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d00b      	beq.n	800cdf4 <TIM_OC4_SetConfig+0xb0>
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	4a1b      	ldr	r2, [pc, #108]	; (800ce4c <TIM_OC4_SetConfig+0x108>)
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d007      	beq.n	800cdf4 <TIM_OC4_SetConfig+0xb0>
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	4a1a      	ldr	r2, [pc, #104]	; (800ce50 <TIM_OC4_SetConfig+0x10c>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d003      	beq.n	800cdf4 <TIM_OC4_SetConfig+0xb0>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	4a19      	ldr	r2, [pc, #100]	; (800ce54 <TIM_OC4_SetConfig+0x110>)
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d113      	bne.n	800ce1c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cdfa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ce02:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	695b      	ldr	r3, [r3, #20]
 800ce08:	019b      	lsls	r3, r3, #6
 800ce0a:	693a      	ldr	r2, [r7, #16]
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	699b      	ldr	r3, [r3, #24]
 800ce14:	019b      	lsls	r3, r3, #6
 800ce16:	693a      	ldr	r2, [r7, #16]
 800ce18:	4313      	orrs	r3, r2
 800ce1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	693a      	ldr	r2, [r7, #16]
 800ce20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	68fa      	ldr	r2, [r7, #12]
 800ce26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	621a      	str	r2, [r3, #32]
}
 800ce36:	bf00      	nop
 800ce38:	371c      	adds	r7, #28
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
 800ce42:	bf00      	nop
 800ce44:	40012c00 	.word	0x40012c00
 800ce48:	40013400 	.word	0x40013400
 800ce4c:	40014000 	.word	0x40014000
 800ce50:	40014400 	.word	0x40014400
 800ce54:	40014800 	.word	0x40014800

0800ce58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b087      	sub	sp, #28
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
 800ce60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	6a1b      	ldr	r3, [r3, #32]
 800ce66:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6a1b      	ldr	r3, [r3, #32]
 800ce72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68fa      	ldr	r2, [r7, #12]
 800ce92:	4313      	orrs	r3, r2
 800ce94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ce9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	041b      	lsls	r3, r3, #16
 800cea4:	693a      	ldr	r2, [r7, #16]
 800cea6:	4313      	orrs	r3, r2
 800cea8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	4a17      	ldr	r2, [pc, #92]	; (800cf0c <TIM_OC5_SetConfig+0xb4>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d00f      	beq.n	800ced2 <TIM_OC5_SetConfig+0x7a>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	4a16      	ldr	r2, [pc, #88]	; (800cf10 <TIM_OC5_SetConfig+0xb8>)
 800ceb6:	4293      	cmp	r3, r2
 800ceb8:	d00b      	beq.n	800ced2 <TIM_OC5_SetConfig+0x7a>
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	4a15      	ldr	r2, [pc, #84]	; (800cf14 <TIM_OC5_SetConfig+0xbc>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d007      	beq.n	800ced2 <TIM_OC5_SetConfig+0x7a>
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	4a14      	ldr	r2, [pc, #80]	; (800cf18 <TIM_OC5_SetConfig+0xc0>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d003      	beq.n	800ced2 <TIM_OC5_SetConfig+0x7a>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	4a13      	ldr	r2, [pc, #76]	; (800cf1c <TIM_OC5_SetConfig+0xc4>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d109      	bne.n	800cee6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ced8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	695b      	ldr	r3, [r3, #20]
 800cede:	021b      	lsls	r3, r3, #8
 800cee0:	697a      	ldr	r2, [r7, #20]
 800cee2:	4313      	orrs	r3, r2
 800cee4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	697a      	ldr	r2, [r7, #20]
 800ceea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	68fa      	ldr	r2, [r7, #12]
 800cef0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	685a      	ldr	r2, [r3, #4]
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	693a      	ldr	r2, [r7, #16]
 800cefe:	621a      	str	r2, [r3, #32]
}
 800cf00:	bf00      	nop
 800cf02:	371c      	adds	r7, #28
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr
 800cf0c:	40012c00 	.word	0x40012c00
 800cf10:	40013400 	.word	0x40013400
 800cf14:	40014000 	.word	0x40014000
 800cf18:	40014400 	.word	0x40014400
 800cf1c:	40014800 	.word	0x40014800

0800cf20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cf20:	b480      	push	{r7}
 800cf22:	b087      	sub	sp, #28
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	6a1b      	ldr	r3, [r3, #32]
 800cf2e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6a1b      	ldr	r3, [r3, #32]
 800cf3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	021b      	lsls	r3, r3, #8
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	689b      	ldr	r3, [r3, #8]
 800cf6c:	051b      	lsls	r3, r3, #20
 800cf6e:	693a      	ldr	r2, [r7, #16]
 800cf70:	4313      	orrs	r3, r2
 800cf72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	4a18      	ldr	r2, [pc, #96]	; (800cfd8 <TIM_OC6_SetConfig+0xb8>)
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d00f      	beq.n	800cf9c <TIM_OC6_SetConfig+0x7c>
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	4a17      	ldr	r2, [pc, #92]	; (800cfdc <TIM_OC6_SetConfig+0xbc>)
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d00b      	beq.n	800cf9c <TIM_OC6_SetConfig+0x7c>
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	4a16      	ldr	r2, [pc, #88]	; (800cfe0 <TIM_OC6_SetConfig+0xc0>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d007      	beq.n	800cf9c <TIM_OC6_SetConfig+0x7c>
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	4a15      	ldr	r2, [pc, #84]	; (800cfe4 <TIM_OC6_SetConfig+0xc4>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d003      	beq.n	800cf9c <TIM_OC6_SetConfig+0x7c>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	4a14      	ldr	r2, [pc, #80]	; (800cfe8 <TIM_OC6_SetConfig+0xc8>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d109      	bne.n	800cfb0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cfa2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	695b      	ldr	r3, [r3, #20]
 800cfa8:	029b      	lsls	r3, r3, #10
 800cfaa:	697a      	ldr	r2, [r7, #20]
 800cfac:	4313      	orrs	r3, r2
 800cfae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	697a      	ldr	r2, [r7, #20]
 800cfb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	68fa      	ldr	r2, [r7, #12]
 800cfba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	685a      	ldr	r2, [r3, #4]
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	693a      	ldr	r2, [r7, #16]
 800cfc8:	621a      	str	r2, [r3, #32]
}
 800cfca:	bf00      	nop
 800cfcc:	371c      	adds	r7, #28
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr
 800cfd6:	bf00      	nop
 800cfd8:	40012c00 	.word	0x40012c00
 800cfdc:	40013400 	.word	0x40013400
 800cfe0:	40014000 	.word	0x40014000
 800cfe4:	40014400 	.word	0x40014400
 800cfe8:	40014800 	.word	0x40014800

0800cfec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cfec:	b480      	push	{r7}
 800cfee:	b087      	sub	sp, #28
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	60f8      	str	r0, [r7, #12]
 800cff4:	60b9      	str	r1, [r7, #8]
 800cff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	6a1b      	ldr	r3, [r3, #32]
 800cffc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	6a1b      	ldr	r3, [r3, #32]
 800d002:	f023 0201 	bic.w	r2, r3, #1
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	699b      	ldr	r3, [r3, #24]
 800d00e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	011b      	lsls	r3, r3, #4
 800d01c:	693a      	ldr	r2, [r7, #16]
 800d01e:	4313      	orrs	r3, r2
 800d020:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	f023 030a 	bic.w	r3, r3, #10
 800d028:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	4313      	orrs	r3, r2
 800d030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	693a      	ldr	r2, [r7, #16]
 800d036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	697a      	ldr	r2, [r7, #20]
 800d03c:	621a      	str	r2, [r3, #32]
}
 800d03e:	bf00      	nop
 800d040:	371c      	adds	r7, #28
 800d042:	46bd      	mov	sp, r7
 800d044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d048:	4770      	bx	lr

0800d04a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d04a:	b480      	push	{r7}
 800d04c:	b087      	sub	sp, #28
 800d04e:	af00      	add	r7, sp, #0
 800d050:	60f8      	str	r0, [r7, #12]
 800d052:	60b9      	str	r1, [r7, #8]
 800d054:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	6a1b      	ldr	r3, [r3, #32]
 800d05a:	f023 0210 	bic.w	r2, r3, #16
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	699b      	ldr	r3, [r3, #24]
 800d066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	6a1b      	ldr	r3, [r3, #32]
 800d06c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	031b      	lsls	r3, r3, #12
 800d07a:	697a      	ldr	r2, [r7, #20]
 800d07c:	4313      	orrs	r3, r2
 800d07e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d086:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	011b      	lsls	r3, r3, #4
 800d08c:	693a      	ldr	r2, [r7, #16]
 800d08e:	4313      	orrs	r3, r2
 800d090:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	697a      	ldr	r2, [r7, #20]
 800d096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	693a      	ldr	r2, [r7, #16]
 800d09c:	621a      	str	r2, [r3, #32]
}
 800d09e:	bf00      	nop
 800d0a0:	371c      	adds	r7, #28
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a8:	4770      	bx	lr

0800d0aa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d0aa:	b480      	push	{r7}
 800d0ac:	b085      	sub	sp, #20
 800d0ae:	af00      	add	r7, sp, #0
 800d0b0:	6078      	str	r0, [r7, #4]
 800d0b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d0c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d0c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d0c6:	683a      	ldr	r2, [r7, #0]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	f043 0307 	orr.w	r3, r3, #7
 800d0d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	68fa      	ldr	r2, [r7, #12]
 800d0d6:	609a      	str	r2, [r3, #8]
}
 800d0d8:	bf00      	nop
 800d0da:	3714      	adds	r7, #20
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr

0800d0e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b087      	sub	sp, #28
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	607a      	str	r2, [r7, #4]
 800d0f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	689b      	ldr	r3, [r3, #8]
 800d0f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d0fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	021a      	lsls	r2, r3, #8
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	431a      	orrs	r2, r3
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	4313      	orrs	r3, r2
 800d10c:	697a      	ldr	r2, [r7, #20]
 800d10e:	4313      	orrs	r3, r2
 800d110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	697a      	ldr	r2, [r7, #20]
 800d116:	609a      	str	r2, [r3, #8]
}
 800d118:	bf00      	nop
 800d11a:	371c      	adds	r7, #28
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d124:	b480      	push	{r7}
 800d126:	b087      	sub	sp, #28
 800d128:	af00      	add	r7, sp, #0
 800d12a:	60f8      	str	r0, [r7, #12]
 800d12c:	60b9      	str	r1, [r7, #8]
 800d12e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	f003 031f 	and.w	r3, r3, #31
 800d136:	2201      	movs	r2, #1
 800d138:	fa02 f303 	lsl.w	r3, r2, r3
 800d13c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	6a1a      	ldr	r2, [r3, #32]
 800d142:	697b      	ldr	r3, [r7, #20]
 800d144:	43db      	mvns	r3, r3
 800d146:	401a      	ands	r2, r3
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	6a1a      	ldr	r2, [r3, #32]
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	f003 031f 	and.w	r3, r3, #31
 800d156:	6879      	ldr	r1, [r7, #4]
 800d158:	fa01 f303 	lsl.w	r3, r1, r3
 800d15c:	431a      	orrs	r2, r3
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	621a      	str	r2, [r3, #32]
}
 800d162:	bf00      	nop
 800d164:	371c      	adds	r7, #28
 800d166:	46bd      	mov	sp, r7
 800d168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16c:	4770      	bx	lr
	...

0800d170 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
 800d178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d109      	bne.n	800d194 <HAL_TIMEx_PWMN_Start+0x24>
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b01      	cmp	r3, #1
 800d18a:	bf14      	ite	ne
 800d18c:	2301      	movne	r3, #1
 800d18e:	2300      	moveq	r3, #0
 800d190:	b2db      	uxtb	r3, r3
 800d192:	e022      	b.n	800d1da <HAL_TIMEx_PWMN_Start+0x6a>
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2b04      	cmp	r3, #4
 800d198:	d109      	bne.n	800d1ae <HAL_TIMEx_PWMN_Start+0x3e>
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d1a0:	b2db      	uxtb	r3, r3
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	bf14      	ite	ne
 800d1a6:	2301      	movne	r3, #1
 800d1a8:	2300      	moveq	r3, #0
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	e015      	b.n	800d1da <HAL_TIMEx_PWMN_Start+0x6a>
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	2b08      	cmp	r3, #8
 800d1b2:	d109      	bne.n	800d1c8 <HAL_TIMEx_PWMN_Start+0x58>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	bf14      	ite	ne
 800d1c0:	2301      	movne	r3, #1
 800d1c2:	2300      	moveq	r3, #0
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	e008      	b.n	800d1da <HAL_TIMEx_PWMN_Start+0x6a>
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d1ce:	b2db      	uxtb	r3, r3
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	bf14      	ite	ne
 800d1d4:	2301      	movne	r3, #1
 800d1d6:	2300      	moveq	r3, #0
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d001      	beq.n	800d1e2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e069      	b.n	800d2b6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d104      	bne.n	800d1f2 <HAL_TIMEx_PWMN_Start+0x82>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2202      	movs	r2, #2
 800d1ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d1f0:	e013      	b.n	800d21a <HAL_TIMEx_PWMN_Start+0xaa>
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	2b04      	cmp	r3, #4
 800d1f6:	d104      	bne.n	800d202 <HAL_TIMEx_PWMN_Start+0x92>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2202      	movs	r2, #2
 800d1fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d200:	e00b      	b.n	800d21a <HAL_TIMEx_PWMN_Start+0xaa>
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	2b08      	cmp	r3, #8
 800d206:	d104      	bne.n	800d212 <HAL_TIMEx_PWMN_Start+0xa2>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2202      	movs	r2, #2
 800d20c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d210:	e003      	b.n	800d21a <HAL_TIMEx_PWMN_Start+0xaa>
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2202      	movs	r2, #2
 800d216:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	2204      	movs	r2, #4
 800d220:	6839      	ldr	r1, [r7, #0]
 800d222:	4618      	mov	r0, r3
 800d224:	f000 f9d3 	bl	800d5ce <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d236:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	4a20      	ldr	r2, [pc, #128]	; (800d2c0 <HAL_TIMEx_PWMN_Start+0x150>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d018      	beq.n	800d274 <HAL_TIMEx_PWMN_Start+0x104>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d24a:	d013      	beq.n	800d274 <HAL_TIMEx_PWMN_Start+0x104>
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	4a1c      	ldr	r2, [pc, #112]	; (800d2c4 <HAL_TIMEx_PWMN_Start+0x154>)
 800d252:	4293      	cmp	r3, r2
 800d254:	d00e      	beq.n	800d274 <HAL_TIMEx_PWMN_Start+0x104>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	4a1b      	ldr	r2, [pc, #108]	; (800d2c8 <HAL_TIMEx_PWMN_Start+0x158>)
 800d25c:	4293      	cmp	r3, r2
 800d25e:	d009      	beq.n	800d274 <HAL_TIMEx_PWMN_Start+0x104>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4a19      	ldr	r2, [pc, #100]	; (800d2cc <HAL_TIMEx_PWMN_Start+0x15c>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d004      	beq.n	800d274 <HAL_TIMEx_PWMN_Start+0x104>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	4a18      	ldr	r2, [pc, #96]	; (800d2d0 <HAL_TIMEx_PWMN_Start+0x160>)
 800d270:	4293      	cmp	r3, r2
 800d272:	d115      	bne.n	800d2a0 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	689a      	ldr	r2, [r3, #8]
 800d27a:	4b16      	ldr	r3, [pc, #88]	; (800d2d4 <HAL_TIMEx_PWMN_Start+0x164>)
 800d27c:	4013      	ands	r3, r2
 800d27e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	2b06      	cmp	r3, #6
 800d284:	d015      	beq.n	800d2b2 <HAL_TIMEx_PWMN_Start+0x142>
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d28c:	d011      	beq.n	800d2b2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f042 0201 	orr.w	r2, r2, #1
 800d29c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d29e:	e008      	b.n	800d2b2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	681a      	ldr	r2, [r3, #0]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f042 0201 	orr.w	r2, r2, #1
 800d2ae:	601a      	str	r2, [r3, #0]
 800d2b0:	e000      	b.n	800d2b4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d2b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d2b4:	2300      	movs	r3, #0
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3710      	adds	r7, #16
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}
 800d2be:	bf00      	nop
 800d2c0:	40012c00 	.word	0x40012c00
 800d2c4:	40000400 	.word	0x40000400
 800d2c8:	40000800 	.word	0x40000800
 800d2cc:	40013400 	.word	0x40013400
 800d2d0:	40014000 	.word	0x40014000
 800d2d4:	00010007 	.word	0x00010007

0800d2d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b085      	sub	sp, #20
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d101      	bne.n	800d2f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d2ec:	2302      	movs	r3, #2
 800d2ee:	e065      	b.n	800d3bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2201      	movs	r2, #1
 800d2f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2202      	movs	r2, #2
 800d2fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	685b      	ldr	r3, [r3, #4]
 800d306:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	4a2c      	ldr	r2, [pc, #176]	; (800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d316:	4293      	cmp	r3, r2
 800d318:	d004      	beq.n	800d324 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	4a2b      	ldr	r2, [pc, #172]	; (800d3cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d320:	4293      	cmp	r3, r2
 800d322:	d108      	bne.n	800d336 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d32a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	4313      	orrs	r3, r2
 800d334:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d33c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d340:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	68fa      	ldr	r2, [r7, #12]
 800d348:	4313      	orrs	r3, r2
 800d34a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	68fa      	ldr	r2, [r7, #12]
 800d352:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4a1b      	ldr	r2, [pc, #108]	; (800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d018      	beq.n	800d390 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d366:	d013      	beq.n	800d390 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4a18      	ldr	r2, [pc, #96]	; (800d3d0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d00e      	beq.n	800d390 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	4a17      	ldr	r2, [pc, #92]	; (800d3d4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d378:	4293      	cmp	r3, r2
 800d37a:	d009      	beq.n	800d390 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	4a12      	ldr	r2, [pc, #72]	; (800d3cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d382:	4293      	cmp	r3, r2
 800d384:	d004      	beq.n	800d390 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4a13      	ldr	r2, [pc, #76]	; (800d3d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d10c      	bne.n	800d3aa <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d396:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	689b      	ldr	r3, [r3, #8]
 800d39c:	68ba      	ldr	r2, [r7, #8]
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	68ba      	ldr	r2, [r7, #8]
 800d3a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d3ba:	2300      	movs	r3, #0
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3714      	adds	r7, #20
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr
 800d3c8:	40012c00 	.word	0x40012c00
 800d3cc:	40013400 	.word	0x40013400
 800d3d0:	40000400 	.word	0x40000400
 800d3d4:	40000800 	.word	0x40000800
 800d3d8:	40014000 	.word	0x40014000

0800d3dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b085      	sub	sp, #20
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3f0:	2b01      	cmp	r3, #1
 800d3f2:	d101      	bne.n	800d3f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d3f4:	2302      	movs	r3, #2
 800d3f6:	e087      	b.n	800d508 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	68db      	ldr	r3, [r3, #12]
 800d40a:	4313      	orrs	r3, r2
 800d40c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	689b      	ldr	r3, [r3, #8]
 800d418:	4313      	orrs	r3, r2
 800d41a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	4313      	orrs	r3, r2
 800d428:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4313      	orrs	r3, r2
 800d436:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	4313      	orrs	r3, r2
 800d444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	695b      	ldr	r3, [r3, #20]
 800d450:	4313      	orrs	r3, r2
 800d452:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d45e:	4313      	orrs	r3, r2
 800d460:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	699b      	ldr	r3, [r3, #24]
 800d46c:	041b      	lsls	r3, r3, #16
 800d46e:	4313      	orrs	r3, r2
 800d470:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	4a27      	ldr	r2, [pc, #156]	; (800d514 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d004      	beq.n	800d486 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a25      	ldr	r2, [pc, #148]	; (800d518 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d106      	bne.n	800d494 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	69db      	ldr	r3, [r3, #28]
 800d490:	4313      	orrs	r3, r2
 800d492:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	4a1e      	ldr	r2, [pc, #120]	; (800d514 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d49a:	4293      	cmp	r3, r2
 800d49c:	d004      	beq.n	800d4a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	4a1d      	ldr	r2, [pc, #116]	; (800d518 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d126      	bne.n	800d4f6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4b2:	051b      	lsls	r3, r3, #20
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	6a1b      	ldr	r3, [r3, #32]
 800d4c2:	4313      	orrs	r3, r2
 800d4c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4d0:	4313      	orrs	r3, r2
 800d4d2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4a0e      	ldr	r2, [pc, #56]	; (800d514 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d4da:	4293      	cmp	r3, r2
 800d4dc:	d004      	beq.n	800d4e8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	4a0d      	ldr	r2, [pc, #52]	; (800d518 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d106      	bne.n	800d4f6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4f2:	4313      	orrs	r3, r2
 800d4f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	68fa      	ldr	r2, [r7, #12]
 800d4fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2200      	movs	r2, #0
 800d502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d506:	2300      	movs	r3, #0
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3714      	adds	r7, #20
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr
 800d514:	40012c00 	.word	0x40012c00
 800d518:	40013400 	.word	0x40013400

0800d51c <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800d51c:	b480      	push	{r7}
 800d51e:	b083      	sub	sp, #12
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800d532:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 800d534:	2300      	movs	r3, #0
}
 800d536:	4618      	mov	r0, r3
 800d538:	370c      	adds	r7, #12
 800d53a:	46bd      	mov	sp, r7
 800d53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d540:	4770      	bx	lr

0800d542 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d542:	b480      	push	{r7}
 800d544:	b083      	sub	sp, #12
 800d546:	af00      	add	r7, sp, #0
 800d548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d54a:	bf00      	nop
 800d54c:	370c      	adds	r7, #12
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr

0800d556 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d556:	b480      	push	{r7}
 800d558:	b083      	sub	sp, #12
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d55e:	bf00      	nop
 800d560:	370c      	adds	r7, #12
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr

0800d56a <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d56a:	b480      	push	{r7}
 800d56c:	b083      	sub	sp, #12
 800d56e:	af00      	add	r7, sp, #0
 800d570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d572:	bf00      	nop
 800d574:	370c      	adds	r7, #12
 800d576:	46bd      	mov	sp, r7
 800d578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57c:	4770      	bx	lr

0800d57e <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d57e:	b480      	push	{r7}
 800d580:	b083      	sub	sp, #12
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d586:	bf00      	nop
 800d588:	370c      	adds	r7, #12
 800d58a:	46bd      	mov	sp, r7
 800d58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d590:	4770      	bx	lr

0800d592 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d592:	b480      	push	{r7}
 800d594:	b083      	sub	sp, #12
 800d596:	af00      	add	r7, sp, #0
 800d598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d59a:	bf00      	nop
 800d59c:	370c      	adds	r7, #12
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a4:	4770      	bx	lr

0800d5a6 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d5a6:	b480      	push	{r7}
 800d5a8:	b083      	sub	sp, #12
 800d5aa:	af00      	add	r7, sp, #0
 800d5ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d5ae:	bf00      	nop
 800d5b0:	370c      	adds	r7, #12
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b8:	4770      	bx	lr

0800d5ba <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d5ba:	b480      	push	{r7}
 800d5bc:	b083      	sub	sp, #12
 800d5be:	af00      	add	r7, sp, #0
 800d5c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d5c2:	bf00      	nop
 800d5c4:	370c      	adds	r7, #12
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5cc:	4770      	bx	lr

0800d5ce <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800d5ce:	b480      	push	{r7}
 800d5d0:	b087      	sub	sp, #28
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	60f8      	str	r0, [r7, #12]
 800d5d6:	60b9      	str	r1, [r7, #8]
 800d5d8:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	f003 031f 	and.w	r3, r3, #31
 800d5e0:	2204      	movs	r2, #4
 800d5e2:	fa02 f303 	lsl.w	r3, r2, r3
 800d5e6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	6a1a      	ldr	r2, [r3, #32]
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	43db      	mvns	r3, r3
 800d5f0:	401a      	ands	r2, r3
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	6a1a      	ldr	r2, [r3, #32]
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	f003 031f 	and.w	r3, r3, #31
 800d600:	6879      	ldr	r1, [r7, #4]
 800d602:	fa01 f303 	lsl.w	r3, r1, r3
 800d606:	431a      	orrs	r2, r3
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	621a      	str	r2, [r3, #32]
}
 800d60c:	bf00      	nop
 800d60e:	371c      	adds	r7, #28
 800d610:	46bd      	mov	sp, r7
 800d612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d616:	4770      	bx	lr

0800d618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d101      	bne.n	800d62a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d626:	2301      	movs	r3, #1
 800d628:	e042      	b.n	800d6b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d630:	2b00      	cmp	r3, #0
 800d632:	d106      	bne.n	800d642 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2200      	movs	r2, #0
 800d638:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f7f8 fa59 	bl	8005af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2224      	movs	r2, #36	; 0x24
 800d646:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f022 0201 	bic.w	r2, r2, #1
 800d658:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	f000 fb5c 	bl	800dd18 <UART_SetConfig>
 800d660:	4603      	mov	r3, r0
 800d662:	2b01      	cmp	r3, #1
 800d664:	d101      	bne.n	800d66a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d666:	2301      	movs	r3, #1
 800d668:	e022      	b.n	800d6b0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d002      	beq.n	800d678 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f000 fe1c 	bl	800e2b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	685a      	ldr	r2, [r3, #4]
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	689a      	ldr	r2, [r3, #8]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	681a      	ldr	r2, [r3, #0]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f042 0201 	orr.w	r2, r2, #1
 800d6a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 fea3 	bl	800e3f4 <UART_CheckIdleState>
 800d6ae:	4603      	mov	r3, r0
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b08a      	sub	sp, #40	; 0x28
 800d6bc:	af02      	add	r7, sp, #8
 800d6be:	60f8      	str	r0, [r7, #12]
 800d6c0:	60b9      	str	r1, [r7, #8]
 800d6c2:	603b      	str	r3, [r7, #0]
 800d6c4:	4613      	mov	r3, r2
 800d6c6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d6ce:	2b20      	cmp	r3, #32
 800d6d0:	f040 8083 	bne.w	800d7da <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d002      	beq.n	800d6e0 <HAL_UART_Transmit+0x28>
 800d6da:	88fb      	ldrh	r3, [r7, #6]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d101      	bne.n	800d6e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	e07b      	b.n	800d7dc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	d101      	bne.n	800d6f2 <HAL_UART_Transmit+0x3a>
 800d6ee:	2302      	movs	r3, #2
 800d6f0:	e074      	b.n	800d7dc <HAL_UART_Transmit+0x124>
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2221      	movs	r2, #33	; 0x21
 800d706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d70a:	f7f8 fb0d 	bl	8005d28 <HAL_GetTick>
 800d70e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	88fa      	ldrh	r2, [r7, #6]
 800d714:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	88fa      	ldrh	r2, [r7, #6]
 800d71c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d728:	d108      	bne.n	800d73c <HAL_UART_Transmit+0x84>
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	691b      	ldr	r3, [r3, #16]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d104      	bne.n	800d73c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800d732:	2300      	movs	r3, #0
 800d734:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	61bb      	str	r3, [r7, #24]
 800d73a:	e003      	b.n	800d744 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d740:	2300      	movs	r3, #0
 800d742:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2200      	movs	r2, #0
 800d748:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800d74c:	e02c      	b.n	800d7a8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	9300      	str	r3, [sp, #0]
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	2200      	movs	r2, #0
 800d756:	2180      	movs	r1, #128	; 0x80
 800d758:	68f8      	ldr	r0, [r7, #12]
 800d75a:	f000 fe96 	bl	800e48a <UART_WaitOnFlagUntilTimeout>
 800d75e:	4603      	mov	r3, r0
 800d760:	2b00      	cmp	r3, #0
 800d762:	d001      	beq.n	800d768 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800d764:	2303      	movs	r3, #3
 800d766:	e039      	b.n	800d7dc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800d768:	69fb      	ldr	r3, [r7, #28]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d10b      	bne.n	800d786 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d76e:	69bb      	ldr	r3, [r7, #24]
 800d770:	881b      	ldrh	r3, [r3, #0]
 800d772:	461a      	mov	r2, r3
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d77c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	3302      	adds	r3, #2
 800d782:	61bb      	str	r3, [r7, #24]
 800d784:	e007      	b.n	800d796 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d786:	69fb      	ldr	r3, [r7, #28]
 800d788:	781a      	ldrb	r2, [r3, #0]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d790:	69fb      	ldr	r3, [r7, #28]
 800d792:	3301      	adds	r3, #1
 800d794:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	3b01      	subs	r3, #1
 800d7a0:	b29a      	uxth	r2, r3
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d1cc      	bne.n	800d74e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	9300      	str	r3, [sp, #0]
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	2140      	movs	r1, #64	; 0x40
 800d7be:	68f8      	ldr	r0, [r7, #12]
 800d7c0:	f000 fe63 	bl	800e48a <UART_WaitOnFlagUntilTimeout>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d001      	beq.n	800d7ce <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800d7ca:	2303      	movs	r3, #3
 800d7cc:	e006      	b.n	800d7dc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2220      	movs	r2, #32
 800d7d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	e000      	b.n	800d7dc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800d7da:	2302      	movs	r3, #2
  }
}
 800d7dc:	4618      	mov	r0, r3
 800d7de:	3720      	adds	r7, #32
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}

0800d7e4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b084      	sub	sp, #16
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	60f8      	str	r0, [r7, #12]
 800d7ec:	60b9      	str	r1, [r7, #8]
 800d7ee:	4613      	mov	r3, r2
 800d7f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7f8:	2b20      	cmp	r3, #32
 800d7fa:	d131      	bne.n	800d860 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d002      	beq.n	800d808 <HAL_UART_Receive_IT+0x24>
 800d802:	88fb      	ldrh	r3, [r7, #6]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d101      	bne.n	800d80c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d808:	2301      	movs	r3, #1
 800d80a:	e02a      	b.n	800d862 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d812:	2b01      	cmp	r3, #1
 800d814:	d101      	bne.n	800d81a <HAL_UART_Receive_IT+0x36>
 800d816:	2302      	movs	r3, #2
 800d818:	e023      	b.n	800d862 <HAL_UART_Receive_IT+0x7e>
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	2201      	movs	r2, #1
 800d81e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2200      	movs	r2, #0
 800d826:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a0f      	ldr	r2, [pc, #60]	; (800d86c <HAL_UART_Receive_IT+0x88>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d00e      	beq.n	800d850 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d007      	beq.n	800d850 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	681a      	ldr	r2, [r3, #0]
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800d84e:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d850:	88fb      	ldrh	r3, [r7, #6]
 800d852:	461a      	mov	r2, r3
 800d854:	68b9      	ldr	r1, [r7, #8]
 800d856:	68f8      	ldr	r0, [r7, #12]
 800d858:	f000 fe98 	bl	800e58c <UART_Start_Receive_IT>
 800d85c:	4603      	mov	r3, r0
 800d85e:	e000      	b.n	800d862 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800d860:	2302      	movs	r3, #2
  }
}
 800d862:	4618      	mov	r0, r3
 800d864:	3710      	adds	r7, #16
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}
 800d86a:	bf00      	nop
 800d86c:	40008000 	.word	0x40008000

0800d870 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b088      	sub	sp, #32
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	69db      	ldr	r3, [r3, #28]
 800d87e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	689b      	ldr	r3, [r3, #8]
 800d88e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d890:	69fa      	ldr	r2, [r7, #28]
 800d892:	f640 030f 	movw	r3, #2063	; 0x80f
 800d896:	4013      	ands	r3, r2
 800d898:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800d89a:	693b      	ldr	r3, [r7, #16]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d118      	bne.n	800d8d2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d8a0:	69fb      	ldr	r3, [r7, #28]
 800d8a2:	f003 0320 	and.w	r3, r3, #32
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d013      	beq.n	800d8d2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d8aa:	69bb      	ldr	r3, [r7, #24]
 800d8ac:	f003 0320 	and.w	r3, r3, #32
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d104      	bne.n	800d8be <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d009      	beq.n	800d8d2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	f000 81fb 	beq.w	800dcbe <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	4798      	blx	r3
      }
      return;
 800d8d0:	e1f5      	b.n	800dcbe <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	f000 80ef 	beq.w	800dab8 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d8da:	697a      	ldr	r2, [r7, #20]
 800d8dc:	4b73      	ldr	r3, [pc, #460]	; (800daac <HAL_UART_IRQHandler+0x23c>)
 800d8de:	4013      	ands	r3, r2
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d105      	bne.n	800d8f0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d8e4:	69ba      	ldr	r2, [r7, #24]
 800d8e6:	4b72      	ldr	r3, [pc, #456]	; (800dab0 <HAL_UART_IRQHandler+0x240>)
 800d8e8:	4013      	ands	r3, r2
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	f000 80e4 	beq.w	800dab8 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d8f0:	69fb      	ldr	r3, [r7, #28]
 800d8f2:	f003 0301 	and.w	r3, r3, #1
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d010      	beq.n	800d91c <HAL_UART_IRQHandler+0xac>
 800d8fa:	69bb      	ldr	r3, [r7, #24]
 800d8fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d900:	2b00      	cmp	r3, #0
 800d902:	d00b      	beq.n	800d91c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	2201      	movs	r2, #1
 800d90a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d912:	f043 0201 	orr.w	r2, r3, #1
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	f003 0302 	and.w	r3, r3, #2
 800d922:	2b00      	cmp	r3, #0
 800d924:	d010      	beq.n	800d948 <HAL_UART_IRQHandler+0xd8>
 800d926:	697b      	ldr	r3, [r7, #20]
 800d928:	f003 0301 	and.w	r3, r3, #1
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d00b      	beq.n	800d948 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	2202      	movs	r2, #2
 800d936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d93e:	f043 0204 	orr.w	r2, r3, #4
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d948:	69fb      	ldr	r3, [r7, #28]
 800d94a:	f003 0304 	and.w	r3, r3, #4
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d010      	beq.n	800d974 <HAL_UART_IRQHandler+0x104>
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	f003 0301 	and.w	r3, r3, #1
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d00b      	beq.n	800d974 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	2204      	movs	r2, #4
 800d962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d96a:	f043 0202 	orr.w	r2, r3, #2
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d974:	69fb      	ldr	r3, [r7, #28]
 800d976:	f003 0308 	and.w	r3, r3, #8
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d015      	beq.n	800d9aa <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d97e:	69bb      	ldr	r3, [r7, #24]
 800d980:	f003 0320 	and.w	r3, r3, #32
 800d984:	2b00      	cmp	r3, #0
 800d986:	d104      	bne.n	800d992 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d988:	697a      	ldr	r2, [r7, #20]
 800d98a:	4b48      	ldr	r3, [pc, #288]	; (800daac <HAL_UART_IRQHandler+0x23c>)
 800d98c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d00b      	beq.n	800d9aa <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	2208      	movs	r2, #8
 800d998:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9a0:	f043 0208 	orr.w	r2, r3, #8
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d9aa:	69fb      	ldr	r3, [r7, #28]
 800d9ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d011      	beq.n	800d9d8 <HAL_UART_IRQHandler+0x168>
 800d9b4:	69bb      	ldr	r3, [r7, #24]
 800d9b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d00c      	beq.n	800d9d8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d9c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9ce:	f043 0220 	orr.w	r2, r3, #32
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	f000 816f 	beq.w	800dcc2 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	f003 0320 	and.w	r3, r3, #32
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d011      	beq.n	800da12 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d9ee:	69bb      	ldr	r3, [r7, #24]
 800d9f0:	f003 0320 	and.w	r3, r3, #32
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d104      	bne.n	800da02 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d007      	beq.n	800da12 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da06:	2b00      	cmp	r3, #0
 800da08:	d003      	beq.n	800da12 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da18:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	689b      	ldr	r3, [r3, #8]
 800da20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da24:	2b40      	cmp	r3, #64	; 0x40
 800da26:	d004      	beq.n	800da32 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d031      	beq.n	800da96 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800da32:	6878      	ldr	r0, [r7, #4]
 800da34:	f000 fe68 	bl	800e708 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da42:	2b40      	cmp	r3, #64	; 0x40
 800da44:	d123      	bne.n	800da8e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	689a      	ldr	r2, [r3, #8]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800da54:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d013      	beq.n	800da86 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da62:	4a14      	ldr	r2, [pc, #80]	; (800dab4 <HAL_UART_IRQHandler+0x244>)
 800da64:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7f9 fe40 	bl	80076f0 <HAL_DMA_Abort_IT>
 800da70:	4603      	mov	r3, r0
 800da72:	2b00      	cmp	r3, #0
 800da74:	d017      	beq.n	800daa6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da7c:	687a      	ldr	r2, [r7, #4]
 800da7e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800da80:	4610      	mov	r0, r2
 800da82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da84:	e00f      	b.n	800daa6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f000 f930 	bl	800dcec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da8c:	e00b      	b.n	800daa6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f000 f92c 	bl	800dcec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da94:	e007      	b.n	800daa6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 f928 	bl	800dcec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2200      	movs	r2, #0
 800daa0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800daa4:	e10d      	b.n	800dcc2 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800daa6:	bf00      	nop
    return;
 800daa8:	e10b      	b.n	800dcc2 <HAL_UART_IRQHandler+0x452>
 800daaa:	bf00      	nop
 800daac:	10000001 	.word	0x10000001
 800dab0:	04000120 	.word	0x04000120
 800dab4:	0800e76d 	.word	0x0800e76d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	f040 80ab 	bne.w	800dc18 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dac2:	69fb      	ldr	r3, [r7, #28]
 800dac4:	f003 0310 	and.w	r3, r3, #16
 800dac8:	2b00      	cmp	r3, #0
 800daca:	f000 80a5 	beq.w	800dc18 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dace:	69bb      	ldr	r3, [r7, #24]
 800dad0:	f003 0310 	and.w	r3, r3, #16
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f000 809f 	beq.w	800dc18 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	2210      	movs	r2, #16
 800dae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800daec:	2b40      	cmp	r3, #64	; 0x40
 800daee:	d155      	bne.n	800db9c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800dafa:	893b      	ldrh	r3, [r7, #8]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f000 80e2 	beq.w	800dcc6 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800db08:	893a      	ldrh	r2, [r7, #8]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	f080 80db 	bcs.w	800dcc6 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	893a      	ldrh	r2, [r7, #8]
 800db14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f003 0320 	and.w	r3, r3, #32
 800db24:	2b00      	cmp	r3, #0
 800db26:	d12b      	bne.n	800db80 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	681a      	ldr	r2, [r3, #0]
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800db36:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	689a      	ldr	r2, [r3, #8]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f022 0201 	bic.w	r2, r2, #1
 800db46:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	689a      	ldr	r2, [r3, #8]
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db56:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2220      	movs	r2, #32
 800db5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	2200      	movs	r2, #0
 800db64:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f022 0210 	bic.w	r2, r2, #16
 800db74:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db7a:	4618      	mov	r0, r3
 800db7c:	f7f9 fd5f 	bl	800763e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	1ad3      	subs	r3, r2, r3
 800db90:	b29b      	uxth	r3, r3
 800db92:	4619      	mov	r1, r3
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 f8b3 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800db9a:	e094      	b.n	800dcc6 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dba8:	b29b      	uxth	r3, r3
 800dbaa:	1ad3      	subs	r3, r2, r3
 800dbac:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	f000 8087 	beq.w	800dcca <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800dbbc:	897b      	ldrh	r3, [r7, #10]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f000 8083 	beq.w	800dcca <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	681a      	ldr	r2, [r3, #0]
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800dbd2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	689b      	ldr	r3, [r3, #8]
 800dbda:	687a      	ldr	r2, [r7, #4]
 800dbdc:	6812      	ldr	r2, [r2, #0]
 800dbde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dbe2:	f023 0301 	bic.w	r3, r3, #1
 800dbe6:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2220      	movs	r2, #32
 800dbec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	681a      	ldr	r2, [r3, #0]
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f022 0210 	bic.w	r2, r2, #16
 800dc0a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc0c:	897b      	ldrh	r3, [r7, #10]
 800dc0e:	4619      	mov	r1, r3
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 f875 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc16:	e058      	b.n	800dcca <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dc18:	69fb      	ldr	r3, [r7, #28]
 800dc1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d00d      	beq.n	800dc3e <HAL_UART_IRQHandler+0x3ce>
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d008      	beq.n	800dc3e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dc34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f001 f8a4 	bl	800ed84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc3c:	e048      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d012      	beq.n	800dc6e <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dc48:	69bb      	ldr	r3, [r7, #24]
 800dc4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d104      	bne.n	800dc5c <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d008      	beq.n	800dc6e <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d034      	beq.n	800dcce <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc68:	6878      	ldr	r0, [r7, #4]
 800dc6a:	4798      	blx	r3
    }
    return;
 800dc6c:	e02f      	b.n	800dcce <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dc6e:	69fb      	ldr	r3, [r7, #28]
 800dc70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d008      	beq.n	800dc8a <HAL_UART_IRQHandler+0x41a>
 800dc78:	69bb      	ldr	r3, [r7, #24]
 800dc7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d003      	beq.n	800dc8a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 fd88 	bl	800e798 <UART_EndTransmit_IT>
    return;
 800dc88:	e022      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dc8a:	69fb      	ldr	r3, [r7, #28]
 800dc8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d008      	beq.n	800dca6 <HAL_UART_IRQHandler+0x436>
 800dc94:	69bb      	ldr	r3, [r7, #24]
 800dc96:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d003      	beq.n	800dca6 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dc9e:	6878      	ldr	r0, [r7, #4]
 800dca0:	f001 f884 	bl	800edac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dca4:	e014      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dca6:	69fb      	ldr	r3, [r7, #28]
 800dca8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d00f      	beq.n	800dcd0 <HAL_UART_IRQHandler+0x460>
 800dcb0:	69bb      	ldr	r3, [r7, #24]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	da0c      	bge.n	800dcd0 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f001 f86e 	bl	800ed98 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dcbc:	e008      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
      return;
 800dcbe:	bf00      	nop
 800dcc0:	e006      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
    return;
 800dcc2:	bf00      	nop
 800dcc4:	e004      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
      return;
 800dcc6:	bf00      	nop
 800dcc8:	e002      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
      return;
 800dcca:	bf00      	nop
 800dccc:	e000      	b.n	800dcd0 <HAL_UART_IRQHandler+0x460>
    return;
 800dcce:	bf00      	nop
  }
}
 800dcd0:	3720      	adds	r7, #32
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
 800dcd6:	bf00      	nop

0800dcd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b083      	sub	sp, #12
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dce0:	bf00      	nop
 800dce2:	370c      	adds	r7, #12
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr

0800dcec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dcec:	b480      	push	{r7}
 800dcee:	b083      	sub	sp, #12
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dcf4:	bf00      	nop
 800dcf6:	370c      	adds	r7, #12
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr

0800dd00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b083      	sub	sp, #12
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
 800dd08:	460b      	mov	r3, r1
 800dd0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dd0c:	bf00      	nop
 800dd0e:	370c      	adds	r7, #12
 800dd10:	46bd      	mov	sp, r7
 800dd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd16:	4770      	bx	lr

0800dd18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd1c:	b08c      	sub	sp, #48	; 0x30
 800dd1e:	af00      	add	r7, sp, #0
 800dd20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd22:	2300      	movs	r3, #0
 800dd24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	689a      	ldr	r2, [r3, #8]
 800dd2c:	697b      	ldr	r3, [r7, #20]
 800dd2e:	691b      	ldr	r3, [r3, #16]
 800dd30:	431a      	orrs	r2, r3
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	695b      	ldr	r3, [r3, #20]
 800dd36:	431a      	orrs	r2, r3
 800dd38:	697b      	ldr	r3, [r7, #20]
 800dd3a:	69db      	ldr	r3, [r3, #28]
 800dd3c:	4313      	orrs	r3, r2
 800dd3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dd40:	697b      	ldr	r3, [r7, #20]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	681a      	ldr	r2, [r3, #0]
 800dd46:	4bab      	ldr	r3, [pc, #684]	; (800dff4 <UART_SetConfig+0x2dc>)
 800dd48:	4013      	ands	r3, r2
 800dd4a:	697a      	ldr	r2, [r7, #20]
 800dd4c:	6812      	ldr	r2, [r2, #0]
 800dd4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dd50:	430b      	orrs	r3, r1
 800dd52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dd54:	697b      	ldr	r3, [r7, #20]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	685b      	ldr	r3, [r3, #4]
 800dd5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	68da      	ldr	r2, [r3, #12]
 800dd62:	697b      	ldr	r3, [r7, #20]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	430a      	orrs	r2, r1
 800dd68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	699b      	ldr	r3, [r3, #24]
 800dd6e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	4aa0      	ldr	r2, [pc, #640]	; (800dff8 <UART_SetConfig+0x2e0>)
 800dd76:	4293      	cmp	r3, r2
 800dd78:	d004      	beq.n	800dd84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	6a1b      	ldr	r3, [r3, #32]
 800dd7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dd80:	4313      	orrs	r3, r2
 800dd82:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd84:	697b      	ldr	r3, [r7, #20]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	689b      	ldr	r3, [r3, #8]
 800dd8a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800dd8e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800dd92:	697a      	ldr	r2, [r7, #20]
 800dd94:	6812      	ldr	r2, [r2, #0]
 800dd96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dd98:	430b      	orrs	r3, r1
 800dd9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dda2:	f023 010f 	bic.w	r1, r3, #15
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ddaa:	697b      	ldr	r3, [r7, #20]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	430a      	orrs	r2, r1
 800ddb0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ddb2:	697b      	ldr	r3, [r7, #20]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	4a91      	ldr	r2, [pc, #580]	; (800dffc <UART_SetConfig+0x2e4>)
 800ddb8:	4293      	cmp	r3, r2
 800ddba:	d125      	bne.n	800de08 <UART_SetConfig+0xf0>
 800ddbc:	4b90      	ldr	r3, [pc, #576]	; (800e000 <UART_SetConfig+0x2e8>)
 800ddbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddc2:	f003 0303 	and.w	r3, r3, #3
 800ddc6:	2b03      	cmp	r3, #3
 800ddc8:	d81a      	bhi.n	800de00 <UART_SetConfig+0xe8>
 800ddca:	a201      	add	r2, pc, #4	; (adr r2, 800ddd0 <UART_SetConfig+0xb8>)
 800ddcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddd0:	0800dde1 	.word	0x0800dde1
 800ddd4:	0800ddf1 	.word	0x0800ddf1
 800ddd8:	0800dde9 	.word	0x0800dde9
 800dddc:	0800ddf9 	.word	0x0800ddf9
 800dde0:	2301      	movs	r3, #1
 800dde2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dde6:	e0d6      	b.n	800df96 <UART_SetConfig+0x27e>
 800dde8:	2302      	movs	r3, #2
 800ddea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ddee:	e0d2      	b.n	800df96 <UART_SetConfig+0x27e>
 800ddf0:	2304      	movs	r3, #4
 800ddf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ddf6:	e0ce      	b.n	800df96 <UART_SetConfig+0x27e>
 800ddf8:	2308      	movs	r3, #8
 800ddfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ddfe:	e0ca      	b.n	800df96 <UART_SetConfig+0x27e>
 800de00:	2310      	movs	r3, #16
 800de02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de06:	e0c6      	b.n	800df96 <UART_SetConfig+0x27e>
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4a7d      	ldr	r2, [pc, #500]	; (800e004 <UART_SetConfig+0x2ec>)
 800de0e:	4293      	cmp	r3, r2
 800de10:	d138      	bne.n	800de84 <UART_SetConfig+0x16c>
 800de12:	4b7b      	ldr	r3, [pc, #492]	; (800e000 <UART_SetConfig+0x2e8>)
 800de14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de18:	f003 030c 	and.w	r3, r3, #12
 800de1c:	2b0c      	cmp	r3, #12
 800de1e:	d82d      	bhi.n	800de7c <UART_SetConfig+0x164>
 800de20:	a201      	add	r2, pc, #4	; (adr r2, 800de28 <UART_SetConfig+0x110>)
 800de22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de26:	bf00      	nop
 800de28:	0800de5d 	.word	0x0800de5d
 800de2c:	0800de7d 	.word	0x0800de7d
 800de30:	0800de7d 	.word	0x0800de7d
 800de34:	0800de7d 	.word	0x0800de7d
 800de38:	0800de6d 	.word	0x0800de6d
 800de3c:	0800de7d 	.word	0x0800de7d
 800de40:	0800de7d 	.word	0x0800de7d
 800de44:	0800de7d 	.word	0x0800de7d
 800de48:	0800de65 	.word	0x0800de65
 800de4c:	0800de7d 	.word	0x0800de7d
 800de50:	0800de7d 	.word	0x0800de7d
 800de54:	0800de7d 	.word	0x0800de7d
 800de58:	0800de75 	.word	0x0800de75
 800de5c:	2300      	movs	r3, #0
 800de5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de62:	e098      	b.n	800df96 <UART_SetConfig+0x27e>
 800de64:	2302      	movs	r3, #2
 800de66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de6a:	e094      	b.n	800df96 <UART_SetConfig+0x27e>
 800de6c:	2304      	movs	r3, #4
 800de6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de72:	e090      	b.n	800df96 <UART_SetConfig+0x27e>
 800de74:	2308      	movs	r3, #8
 800de76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de7a:	e08c      	b.n	800df96 <UART_SetConfig+0x27e>
 800de7c:	2310      	movs	r3, #16
 800de7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de82:	e088      	b.n	800df96 <UART_SetConfig+0x27e>
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	4a5f      	ldr	r2, [pc, #380]	; (800e008 <UART_SetConfig+0x2f0>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d125      	bne.n	800deda <UART_SetConfig+0x1c2>
 800de8e:	4b5c      	ldr	r3, [pc, #368]	; (800e000 <UART_SetConfig+0x2e8>)
 800de90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de94:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800de98:	2b30      	cmp	r3, #48	; 0x30
 800de9a:	d016      	beq.n	800deca <UART_SetConfig+0x1b2>
 800de9c:	2b30      	cmp	r3, #48	; 0x30
 800de9e:	d818      	bhi.n	800ded2 <UART_SetConfig+0x1ba>
 800dea0:	2b20      	cmp	r3, #32
 800dea2:	d00a      	beq.n	800deba <UART_SetConfig+0x1a2>
 800dea4:	2b20      	cmp	r3, #32
 800dea6:	d814      	bhi.n	800ded2 <UART_SetConfig+0x1ba>
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d002      	beq.n	800deb2 <UART_SetConfig+0x19a>
 800deac:	2b10      	cmp	r3, #16
 800deae:	d008      	beq.n	800dec2 <UART_SetConfig+0x1aa>
 800deb0:	e00f      	b.n	800ded2 <UART_SetConfig+0x1ba>
 800deb2:	2300      	movs	r3, #0
 800deb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800deb8:	e06d      	b.n	800df96 <UART_SetConfig+0x27e>
 800deba:	2302      	movs	r3, #2
 800debc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dec0:	e069      	b.n	800df96 <UART_SetConfig+0x27e>
 800dec2:	2304      	movs	r3, #4
 800dec4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dec8:	e065      	b.n	800df96 <UART_SetConfig+0x27e>
 800deca:	2308      	movs	r3, #8
 800decc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ded0:	e061      	b.n	800df96 <UART_SetConfig+0x27e>
 800ded2:	2310      	movs	r3, #16
 800ded4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ded8:	e05d      	b.n	800df96 <UART_SetConfig+0x27e>
 800deda:	697b      	ldr	r3, [r7, #20]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	4a4b      	ldr	r2, [pc, #300]	; (800e00c <UART_SetConfig+0x2f4>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d125      	bne.n	800df30 <UART_SetConfig+0x218>
 800dee4:	4b46      	ldr	r3, [pc, #280]	; (800e000 <UART_SetConfig+0x2e8>)
 800dee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800deea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800deee:	2bc0      	cmp	r3, #192	; 0xc0
 800def0:	d016      	beq.n	800df20 <UART_SetConfig+0x208>
 800def2:	2bc0      	cmp	r3, #192	; 0xc0
 800def4:	d818      	bhi.n	800df28 <UART_SetConfig+0x210>
 800def6:	2b80      	cmp	r3, #128	; 0x80
 800def8:	d00a      	beq.n	800df10 <UART_SetConfig+0x1f8>
 800defa:	2b80      	cmp	r3, #128	; 0x80
 800defc:	d814      	bhi.n	800df28 <UART_SetConfig+0x210>
 800defe:	2b00      	cmp	r3, #0
 800df00:	d002      	beq.n	800df08 <UART_SetConfig+0x1f0>
 800df02:	2b40      	cmp	r3, #64	; 0x40
 800df04:	d008      	beq.n	800df18 <UART_SetConfig+0x200>
 800df06:	e00f      	b.n	800df28 <UART_SetConfig+0x210>
 800df08:	2300      	movs	r3, #0
 800df0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df0e:	e042      	b.n	800df96 <UART_SetConfig+0x27e>
 800df10:	2302      	movs	r3, #2
 800df12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df16:	e03e      	b.n	800df96 <UART_SetConfig+0x27e>
 800df18:	2304      	movs	r3, #4
 800df1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df1e:	e03a      	b.n	800df96 <UART_SetConfig+0x27e>
 800df20:	2308      	movs	r3, #8
 800df22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df26:	e036      	b.n	800df96 <UART_SetConfig+0x27e>
 800df28:	2310      	movs	r3, #16
 800df2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df2e:	e032      	b.n	800df96 <UART_SetConfig+0x27e>
 800df30:	697b      	ldr	r3, [r7, #20]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	4a30      	ldr	r2, [pc, #192]	; (800dff8 <UART_SetConfig+0x2e0>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d12a      	bne.n	800df90 <UART_SetConfig+0x278>
 800df3a:	4b31      	ldr	r3, [pc, #196]	; (800e000 <UART_SetConfig+0x2e8>)
 800df3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800df44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800df48:	d01a      	beq.n	800df80 <UART_SetConfig+0x268>
 800df4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800df4e:	d81b      	bhi.n	800df88 <UART_SetConfig+0x270>
 800df50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df54:	d00c      	beq.n	800df70 <UART_SetConfig+0x258>
 800df56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df5a:	d815      	bhi.n	800df88 <UART_SetConfig+0x270>
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d003      	beq.n	800df68 <UART_SetConfig+0x250>
 800df60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df64:	d008      	beq.n	800df78 <UART_SetConfig+0x260>
 800df66:	e00f      	b.n	800df88 <UART_SetConfig+0x270>
 800df68:	2300      	movs	r3, #0
 800df6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df6e:	e012      	b.n	800df96 <UART_SetConfig+0x27e>
 800df70:	2302      	movs	r3, #2
 800df72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df76:	e00e      	b.n	800df96 <UART_SetConfig+0x27e>
 800df78:	2304      	movs	r3, #4
 800df7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df7e:	e00a      	b.n	800df96 <UART_SetConfig+0x27e>
 800df80:	2308      	movs	r3, #8
 800df82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df86:	e006      	b.n	800df96 <UART_SetConfig+0x27e>
 800df88:	2310      	movs	r3, #16
 800df8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df8e:	e002      	b.n	800df96 <UART_SetConfig+0x27e>
 800df90:	2310      	movs	r3, #16
 800df92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4a17      	ldr	r2, [pc, #92]	; (800dff8 <UART_SetConfig+0x2e0>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	f040 80a8 	bne.w	800e0f2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dfa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dfa6:	2b08      	cmp	r3, #8
 800dfa8:	d834      	bhi.n	800e014 <UART_SetConfig+0x2fc>
 800dfaa:	a201      	add	r2, pc, #4	; (adr r2, 800dfb0 <UART_SetConfig+0x298>)
 800dfac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfb0:	0800dfd5 	.word	0x0800dfd5
 800dfb4:	0800e015 	.word	0x0800e015
 800dfb8:	0800dfdd 	.word	0x0800dfdd
 800dfbc:	0800e015 	.word	0x0800e015
 800dfc0:	0800dfe3 	.word	0x0800dfe3
 800dfc4:	0800e015 	.word	0x0800e015
 800dfc8:	0800e015 	.word	0x0800e015
 800dfcc:	0800e015 	.word	0x0800e015
 800dfd0:	0800dfeb 	.word	0x0800dfeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dfd4:	f7fd fc46 	bl	800b864 <HAL_RCC_GetPCLK1Freq>
 800dfd8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800dfda:	e021      	b.n	800e020 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dfdc:	4b0c      	ldr	r3, [pc, #48]	; (800e010 <UART_SetConfig+0x2f8>)
 800dfde:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800dfe0:	e01e      	b.n	800e020 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dfe2:	f7fd fbd1 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800dfe6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800dfe8:	e01a      	b.n	800e020 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dfea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dfee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800dff0:	e016      	b.n	800e020 <UART_SetConfig+0x308>
 800dff2:	bf00      	nop
 800dff4:	cfff69f3 	.word	0xcfff69f3
 800dff8:	40008000 	.word	0x40008000
 800dffc:	40013800 	.word	0x40013800
 800e000:	40021000 	.word	0x40021000
 800e004:	40004400 	.word	0x40004400
 800e008:	40004800 	.word	0x40004800
 800e00c:	40004c00 	.word	0x40004c00
 800e010:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e014:	2300      	movs	r3, #0
 800e016:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e018:	2301      	movs	r3, #1
 800e01a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e01e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e022:	2b00      	cmp	r3, #0
 800e024:	f000 812a 	beq.w	800e27c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e028:	697b      	ldr	r3, [r7, #20]
 800e02a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e02c:	4a9e      	ldr	r2, [pc, #632]	; (800e2a8 <UART_SetConfig+0x590>)
 800e02e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e032:	461a      	mov	r2, r3
 800e034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e036:	fbb3 f3f2 	udiv	r3, r3, r2
 800e03a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e03c:	697b      	ldr	r3, [r7, #20]
 800e03e:	685a      	ldr	r2, [r3, #4]
 800e040:	4613      	mov	r3, r2
 800e042:	005b      	lsls	r3, r3, #1
 800e044:	4413      	add	r3, r2
 800e046:	69ba      	ldr	r2, [r7, #24]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d305      	bcc.n	800e058 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	685b      	ldr	r3, [r3, #4]
 800e050:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e052:	69ba      	ldr	r2, [r7, #24]
 800e054:	429a      	cmp	r2, r3
 800e056:	d903      	bls.n	800e060 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e058:	2301      	movs	r3, #1
 800e05a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e05e:	e10d      	b.n	800e27c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e062:	2200      	movs	r2, #0
 800e064:	60bb      	str	r3, [r7, #8]
 800e066:	60fa      	str	r2, [r7, #12]
 800e068:	697b      	ldr	r3, [r7, #20]
 800e06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e06c:	4a8e      	ldr	r2, [pc, #568]	; (800e2a8 <UART_SetConfig+0x590>)
 800e06e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e072:	b29b      	uxth	r3, r3
 800e074:	2200      	movs	r2, #0
 800e076:	603b      	str	r3, [r7, #0]
 800e078:	607a      	str	r2, [r7, #4]
 800e07a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e07e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e082:	f7f2 fe29 	bl	8000cd8 <__aeabi_uldivmod>
 800e086:	4602      	mov	r2, r0
 800e088:	460b      	mov	r3, r1
 800e08a:	4610      	mov	r0, r2
 800e08c:	4619      	mov	r1, r3
 800e08e:	f04f 0200 	mov.w	r2, #0
 800e092:	f04f 0300 	mov.w	r3, #0
 800e096:	020b      	lsls	r3, r1, #8
 800e098:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e09c:	0202      	lsls	r2, r0, #8
 800e09e:	6979      	ldr	r1, [r7, #20]
 800e0a0:	6849      	ldr	r1, [r1, #4]
 800e0a2:	0849      	lsrs	r1, r1, #1
 800e0a4:	2000      	movs	r0, #0
 800e0a6:	460c      	mov	r4, r1
 800e0a8:	4605      	mov	r5, r0
 800e0aa:	eb12 0804 	adds.w	r8, r2, r4
 800e0ae:	eb43 0905 	adc.w	r9, r3, r5
 800e0b2:	697b      	ldr	r3, [r7, #20]
 800e0b4:	685b      	ldr	r3, [r3, #4]
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	469a      	mov	sl, r3
 800e0ba:	4693      	mov	fp, r2
 800e0bc:	4652      	mov	r2, sl
 800e0be:	465b      	mov	r3, fp
 800e0c0:	4640      	mov	r0, r8
 800e0c2:	4649      	mov	r1, r9
 800e0c4:	f7f2 fe08 	bl	8000cd8 <__aeabi_uldivmod>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	4613      	mov	r3, r2
 800e0ce:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e0d0:	6a3b      	ldr	r3, [r7, #32]
 800e0d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e0d6:	d308      	bcc.n	800e0ea <UART_SetConfig+0x3d2>
 800e0d8:	6a3b      	ldr	r3, [r7, #32]
 800e0da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e0de:	d204      	bcs.n	800e0ea <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	6a3a      	ldr	r2, [r7, #32]
 800e0e6:	60da      	str	r2, [r3, #12]
 800e0e8:	e0c8      	b.n	800e27c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e0f0:	e0c4      	b.n	800e27c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	69db      	ldr	r3, [r3, #28]
 800e0f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e0fa:	d168      	bne.n	800e1ce <UART_SetConfig+0x4b6>
  {
    switch (clocksource)
 800e0fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e100:	2b08      	cmp	r3, #8
 800e102:	d828      	bhi.n	800e156 <UART_SetConfig+0x43e>
 800e104:	a201      	add	r2, pc, #4	; (adr r2, 800e10c <UART_SetConfig+0x3f4>)
 800e106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e10a:	bf00      	nop
 800e10c:	0800e131 	.word	0x0800e131
 800e110:	0800e139 	.word	0x0800e139
 800e114:	0800e141 	.word	0x0800e141
 800e118:	0800e157 	.word	0x0800e157
 800e11c:	0800e147 	.word	0x0800e147
 800e120:	0800e157 	.word	0x0800e157
 800e124:	0800e157 	.word	0x0800e157
 800e128:	0800e157 	.word	0x0800e157
 800e12c:	0800e14f 	.word	0x0800e14f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e130:	f7fd fb98 	bl	800b864 <HAL_RCC_GetPCLK1Freq>
 800e134:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e136:	e014      	b.n	800e162 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e138:	f7fd fbaa 	bl	800b890 <HAL_RCC_GetPCLK2Freq>
 800e13c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e13e:	e010      	b.n	800e162 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e140:	4b5a      	ldr	r3, [pc, #360]	; (800e2ac <UART_SetConfig+0x594>)
 800e142:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e144:	e00d      	b.n	800e162 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e146:	f7fd fb1f 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800e14a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e14c:	e009      	b.n	800e162 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e14e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e152:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e154:	e005      	b.n	800e162 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800e156:	2300      	movs	r3, #0
 800e158:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e15a:	2301      	movs	r3, #1
 800e15c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e160:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e164:	2b00      	cmp	r3, #0
 800e166:	f000 8089 	beq.w	800e27c <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e16e:	4a4e      	ldr	r2, [pc, #312]	; (800e2a8 <UART_SetConfig+0x590>)
 800e170:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e174:	461a      	mov	r2, r3
 800e176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e178:	fbb3 f3f2 	udiv	r3, r3, r2
 800e17c:	005a      	lsls	r2, r3, #1
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	085b      	lsrs	r3, r3, #1
 800e184:	441a      	add	r2, r3
 800e186:	697b      	ldr	r3, [r7, #20]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e18e:	b29b      	uxth	r3, r3
 800e190:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e192:	6a3b      	ldr	r3, [r7, #32]
 800e194:	2b0f      	cmp	r3, #15
 800e196:	d916      	bls.n	800e1c6 <UART_SetConfig+0x4ae>
 800e198:	6a3b      	ldr	r3, [r7, #32]
 800e19a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e19e:	d212      	bcs.n	800e1c6 <UART_SetConfig+0x4ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e1a0:	6a3b      	ldr	r3, [r7, #32]
 800e1a2:	b29b      	uxth	r3, r3
 800e1a4:	f023 030f 	bic.w	r3, r3, #15
 800e1a8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	085b      	lsrs	r3, r3, #1
 800e1ae:	b29b      	uxth	r3, r3
 800e1b0:	f003 0307 	and.w	r3, r3, #7
 800e1b4:	b29a      	uxth	r2, r3
 800e1b6:	8bfb      	ldrh	r3, [r7, #30]
 800e1b8:	4313      	orrs	r3, r2
 800e1ba:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	8bfa      	ldrh	r2, [r7, #30]
 800e1c2:	60da      	str	r2, [r3, #12]
 800e1c4:	e05a      	b.n	800e27c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e1cc:	e056      	b.n	800e27c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e1ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e1d2:	2b08      	cmp	r3, #8
 800e1d4:	d827      	bhi.n	800e226 <UART_SetConfig+0x50e>
 800e1d6:	a201      	add	r2, pc, #4	; (adr r2, 800e1dc <UART_SetConfig+0x4c4>)
 800e1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1dc:	0800e201 	.word	0x0800e201
 800e1e0:	0800e209 	.word	0x0800e209
 800e1e4:	0800e211 	.word	0x0800e211
 800e1e8:	0800e227 	.word	0x0800e227
 800e1ec:	0800e217 	.word	0x0800e217
 800e1f0:	0800e227 	.word	0x0800e227
 800e1f4:	0800e227 	.word	0x0800e227
 800e1f8:	0800e227 	.word	0x0800e227
 800e1fc:	0800e21f 	.word	0x0800e21f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e200:	f7fd fb30 	bl	800b864 <HAL_RCC_GetPCLK1Freq>
 800e204:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e206:	e014      	b.n	800e232 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e208:	f7fd fb42 	bl	800b890 <HAL_RCC_GetPCLK2Freq>
 800e20c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e20e:	e010      	b.n	800e232 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e210:	4b26      	ldr	r3, [pc, #152]	; (800e2ac <UART_SetConfig+0x594>)
 800e212:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e214:	e00d      	b.n	800e232 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e216:	f7fd fab7 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800e21a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e21c:	e009      	b.n	800e232 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e21e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e222:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e224:	e005      	b.n	800e232 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800e226:	2300      	movs	r3, #0
 800e228:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e22a:	2301      	movs	r3, #1
 800e22c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e230:	bf00      	nop
    }

    if (pclk != 0U)
 800e232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e234:	2b00      	cmp	r3, #0
 800e236:	d021      	beq.n	800e27c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e23c:	4a1a      	ldr	r2, [pc, #104]	; (800e2a8 <UART_SetConfig+0x590>)
 800e23e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e242:	461a      	mov	r2, r3
 800e244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e246:	fbb3 f2f2 	udiv	r2, r3, r2
 800e24a:	697b      	ldr	r3, [r7, #20]
 800e24c:	685b      	ldr	r3, [r3, #4]
 800e24e:	085b      	lsrs	r3, r3, #1
 800e250:	441a      	add	r2, r3
 800e252:	697b      	ldr	r3, [r7, #20]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	fbb2 f3f3 	udiv	r3, r2, r3
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e25e:	6a3b      	ldr	r3, [r7, #32]
 800e260:	2b0f      	cmp	r3, #15
 800e262:	d908      	bls.n	800e276 <UART_SetConfig+0x55e>
 800e264:	6a3b      	ldr	r3, [r7, #32]
 800e266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e26a:	d204      	bcs.n	800e276 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = usartdiv;
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	6a3a      	ldr	r2, [r7, #32]
 800e272:	60da      	str	r2, [r3, #12]
 800e274:	e002      	b.n	800e27c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e276:	2301      	movs	r3, #1
 800e278:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	2201      	movs	r2, #1
 800e280:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	2201      	movs	r2, #1
 800e288:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	2200      	movs	r2, #0
 800e290:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e292:	697b      	ldr	r3, [r7, #20]
 800e294:	2200      	movs	r2, #0
 800e296:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e298:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3730      	adds	r7, #48	; 0x30
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2a6:	bf00      	nop
 800e2a8:	0801495c 	.word	0x0801495c
 800e2ac:	00f42400 	.word	0x00f42400

0800e2b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b083      	sub	sp, #12
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2bc:	f003 0301 	and.w	r3, r3, #1
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d00a      	beq.n	800e2da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	685b      	ldr	r3, [r3, #4]
 800e2ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	430a      	orrs	r2, r1
 800e2d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2de:	f003 0302 	and.w	r3, r3, #2
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00a      	beq.n	800e2fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	430a      	orrs	r2, r1
 800e2fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e300:	f003 0304 	and.w	r3, r3, #4
 800e304:	2b00      	cmp	r3, #0
 800e306:	d00a      	beq.n	800e31e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	685b      	ldr	r3, [r3, #4]
 800e30e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	430a      	orrs	r2, r1
 800e31c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e322:	f003 0308 	and.w	r3, r3, #8
 800e326:	2b00      	cmp	r3, #0
 800e328:	d00a      	beq.n	800e340 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	685b      	ldr	r3, [r3, #4]
 800e330:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	430a      	orrs	r2, r1
 800e33e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e344:	f003 0310 	and.w	r3, r3, #16
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d00a      	beq.n	800e362 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	689b      	ldr	r3, [r3, #8]
 800e352:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	430a      	orrs	r2, r1
 800e360:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e366:	f003 0320 	and.w	r3, r3, #32
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d00a      	beq.n	800e384 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	689b      	ldr	r3, [r3, #8]
 800e374:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	430a      	orrs	r2, r1
 800e382:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d01a      	beq.n	800e3c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	685b      	ldr	r3, [r3, #4]
 800e396:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	430a      	orrs	r2, r1
 800e3a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e3ae:	d10a      	bne.n	800e3c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	685b      	ldr	r3, [r3, #4]
 800e3b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	430a      	orrs	r2, r1
 800e3c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d00a      	beq.n	800e3e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	685b      	ldr	r3, [r3, #4]
 800e3d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	430a      	orrs	r2, r1
 800e3e6:	605a      	str	r2, [r3, #4]
  }
}
 800e3e8:	bf00      	nop
 800e3ea:	370c      	adds	r7, #12
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	b086      	sub	sp, #24
 800e3f8:	af02      	add	r7, sp, #8
 800e3fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2200      	movs	r2, #0
 800e400:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e404:	f7f7 fc90 	bl	8005d28 <HAL_GetTick>
 800e408:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f003 0308 	and.w	r3, r3, #8
 800e414:	2b08      	cmp	r3, #8
 800e416:	d10e      	bne.n	800e436 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e418:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e41c:	9300      	str	r3, [sp, #0]
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	2200      	movs	r2, #0
 800e422:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e426:	6878      	ldr	r0, [r7, #4]
 800e428:	f000 f82f 	bl	800e48a <UART_WaitOnFlagUntilTimeout>
 800e42c:	4603      	mov	r3, r0
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e432:	2303      	movs	r3, #3
 800e434:	e025      	b.n	800e482 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f003 0304 	and.w	r3, r3, #4
 800e440:	2b04      	cmp	r3, #4
 800e442:	d10e      	bne.n	800e462 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e444:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e448:	9300      	str	r3, [sp, #0]
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2200      	movs	r2, #0
 800e44e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f000 f819 	bl	800e48a <UART_WaitOnFlagUntilTimeout>
 800e458:	4603      	mov	r3, r0
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d001      	beq.n	800e462 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e45e:	2303      	movs	r3, #3
 800e460:	e00f      	b.n	800e482 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2220      	movs	r2, #32
 800e466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2220      	movs	r2, #32
 800e46e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2200      	movs	r2, #0
 800e476:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e480:	2300      	movs	r3, #0
}
 800e482:	4618      	mov	r0, r3
 800e484:	3710      	adds	r7, #16
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}

0800e48a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e48a:	b580      	push	{r7, lr}
 800e48c:	b084      	sub	sp, #16
 800e48e:	af00      	add	r7, sp, #0
 800e490:	60f8      	str	r0, [r7, #12]
 800e492:	60b9      	str	r1, [r7, #8]
 800e494:	603b      	str	r3, [r7, #0]
 800e496:	4613      	mov	r3, r2
 800e498:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e49a:	e062      	b.n	800e562 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4a2:	d05e      	beq.n	800e562 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e4a4:	f7f7 fc40 	bl	8005d28 <HAL_GetTick>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	1ad3      	subs	r3, r2, r3
 800e4ae:	69ba      	ldr	r2, [r7, #24]
 800e4b0:	429a      	cmp	r2, r3
 800e4b2:	d302      	bcc.n	800e4ba <UART_WaitOnFlagUntilTimeout+0x30>
 800e4b4:	69bb      	ldr	r3, [r7, #24]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d11d      	bne.n	800e4f6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	681a      	ldr	r2, [r3, #0]
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e4c8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	689a      	ldr	r2, [r3, #8]
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f022 0201 	bic.w	r2, r2, #1
 800e4d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2220      	movs	r2, #32
 800e4de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	2220      	movs	r2, #32
 800e4e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e4f2:	2303      	movs	r3, #3
 800e4f4:	e045      	b.n	800e582 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f003 0304 	and.w	r3, r3, #4
 800e500:	2b00      	cmp	r3, #0
 800e502:	d02e      	beq.n	800e562 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	69db      	ldr	r3, [r3, #28]
 800e50a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e50e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e512:	d126      	bne.n	800e562 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e51c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	681a      	ldr	r2, [r3, #0]
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e52c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	689a      	ldr	r2, [r3, #8]
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f022 0201 	bic.w	r2, r2, #1
 800e53c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	2220      	movs	r2, #32
 800e542:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2220      	movs	r2, #32
 800e54a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2220      	movs	r2, #32
 800e552:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	2200      	movs	r2, #0
 800e55a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e55e:	2303      	movs	r3, #3
 800e560:	e00f      	b.n	800e582 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	69da      	ldr	r2, [r3, #28]
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	4013      	ands	r3, r2
 800e56c:	68ba      	ldr	r2, [r7, #8]
 800e56e:	429a      	cmp	r2, r3
 800e570:	bf0c      	ite	eq
 800e572:	2301      	moveq	r3, #1
 800e574:	2300      	movne	r3, #0
 800e576:	b2db      	uxtb	r3, r3
 800e578:	461a      	mov	r2, r3
 800e57a:	79fb      	ldrb	r3, [r7, #7]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d08d      	beq.n	800e49c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e580:	2300      	movs	r3, #0
}
 800e582:	4618      	mov	r0, r3
 800e584:	3710      	adds	r7, #16
 800e586:	46bd      	mov	sp, r7
 800e588:	bd80      	pop	{r7, pc}
	...

0800e58c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e58c:	b480      	push	{r7}
 800e58e:	b085      	sub	sp, #20
 800e590:	af00      	add	r7, sp, #0
 800e592:	60f8      	str	r0, [r7, #12]
 800e594:	60b9      	str	r1, [r7, #8]
 800e596:	4613      	mov	r3, r2
 800e598:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	68ba      	ldr	r2, [r7, #8]
 800e59e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	88fa      	ldrh	r2, [r7, #6]
 800e5a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	88fa      	ldrh	r2, [r7, #6]
 800e5ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	689b      	ldr	r3, [r3, #8]
 800e5ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e5be:	d10e      	bne.n	800e5de <UART_Start_Receive_IT+0x52>
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	691b      	ldr	r3, [r3, #16]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d105      	bne.n	800e5d4 <UART_Start_Receive_IT+0x48>
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e5ce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5d2:	e02d      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	22ff      	movs	r2, #255	; 0xff
 800e5d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5dc:	e028      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	689b      	ldr	r3, [r3, #8]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d10d      	bne.n	800e602 <UART_Start_Receive_IT+0x76>
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	691b      	ldr	r3, [r3, #16]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d104      	bne.n	800e5f8 <UART_Start_Receive_IT+0x6c>
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	22ff      	movs	r2, #255	; 0xff
 800e5f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5f6:	e01b      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	227f      	movs	r2, #127	; 0x7f
 800e5fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e600:	e016      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	689b      	ldr	r3, [r3, #8]
 800e606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e60a:	d10d      	bne.n	800e628 <UART_Start_Receive_IT+0x9c>
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	691b      	ldr	r3, [r3, #16]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d104      	bne.n	800e61e <UART_Start_Receive_IT+0x92>
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	227f      	movs	r2, #127	; 0x7f
 800e618:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e61c:	e008      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	223f      	movs	r2, #63	; 0x3f
 800e622:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e626:	e003      	b.n	800e630 <UART_Start_Receive_IT+0xa4>
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2200      	movs	r2, #0
 800e62c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2200      	movs	r2, #0
 800e634:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2222      	movs	r2, #34	; 0x22
 800e63c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	689a      	ldr	r2, [r3, #8]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	f042 0201 	orr.w	r2, r2, #1
 800e64e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e654:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e658:	d12a      	bne.n	800e6b0 <UART_Start_Receive_IT+0x124>
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e660:	88fa      	ldrh	r2, [r7, #6]
 800e662:	429a      	cmp	r2, r3
 800e664:	d324      	bcc.n	800e6b0 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	689b      	ldr	r3, [r3, #8]
 800e66a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e66e:	d107      	bne.n	800e680 <UART_Start_Receive_IT+0xf4>
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	691b      	ldr	r3, [r3, #16]
 800e674:	2b00      	cmp	r3, #0
 800e676:	d103      	bne.n	800e680 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	4a1f      	ldr	r2, [pc, #124]	; (800e6f8 <UART_Start_Receive_IT+0x16c>)
 800e67c:	671a      	str	r2, [r3, #112]	; 0x70
 800e67e:	e002      	b.n	800e686 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	4a1e      	ldr	r2, [pc, #120]	; (800e6fc <UART_Start_Receive_IT+0x170>)
 800e684:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	681a      	ldr	r2, [r3, #0]
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e69c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	689a      	ldr	r2, [r3, #8]
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e6ac:	609a      	str	r2, [r3, #8]
 800e6ae:	e01b      	b.n	800e6e8 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e6b8:	d107      	bne.n	800e6ca <UART_Start_Receive_IT+0x13e>
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	691b      	ldr	r3, [r3, #16]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d103      	bne.n	800e6ca <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	4a0e      	ldr	r2, [pc, #56]	; (800e700 <UART_Start_Receive_IT+0x174>)
 800e6c6:	671a      	str	r2, [r3, #112]	; 0x70
 800e6c8:	e002      	b.n	800e6d0 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	4a0d      	ldr	r2, [pc, #52]	; (800e704 <UART_Start_Receive_IT+0x178>)
 800e6ce:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	681a      	ldr	r2, [r3, #0]
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800e6e6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3714      	adds	r7, #20
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	0800eb81 	.word	0x0800eb81
 800e6fc:	0800e97d 	.word	0x0800e97d
 800e700:	0800e8a5 	.word	0x0800e8a5
 800e704:	0800e7cd 	.word	0x0800e7cd

0800e708 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e708:	b480      	push	{r7}
 800e70a:	b083      	sub	sp, #12
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	681a      	ldr	r2, [r3, #0]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e71e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	687a      	ldr	r2, [r7, #4]
 800e728:	6812      	ldr	r2, [r2, #0]
 800e72a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e72e:	f023 0301 	bic.w	r3, r3, #1
 800e732:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e738:	2b01      	cmp	r3, #1
 800e73a:	d107      	bne.n	800e74c <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	681a      	ldr	r2, [r3, #0]
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	f022 0210 	bic.w	r2, r2, #16
 800e74a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2220      	movs	r2, #32
 800e750:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2200      	movs	r2, #0
 800e758:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	2200      	movs	r2, #0
 800e75e:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e760:	bf00      	nop
 800e762:	370c      	adds	r7, #12
 800e764:	46bd      	mov	sp, r7
 800e766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76a:	4770      	bx	lr

0800e76c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b084      	sub	sp, #16
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e778:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	2200      	movs	r2, #0
 800e77e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	2200      	movs	r2, #0
 800e786:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e78a:	68f8      	ldr	r0, [r7, #12]
 800e78c:	f7ff faae 	bl	800dcec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e790:	bf00      	nop
 800e792:	3710      	adds	r7, #16
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}

0800e798 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b082      	sub	sp, #8
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	681a      	ldr	r2, [r3, #0]
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e7ae:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2220      	movs	r2, #32
 800e7b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e7be:	6878      	ldr	r0, [r7, #4]
 800e7c0:	f7ff fa8a 	bl	800dcd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e7c4:	bf00      	nop
 800e7c6:	3708      	adds	r7, #8
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}

0800e7cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b084      	sub	sp, #16
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e7da:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7e2:	2b22      	cmp	r3, #34	; 0x22
 800e7e4:	d152      	bne.n	800e88c <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7ec:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e7ee:	89bb      	ldrh	r3, [r7, #12]
 800e7f0:	b2d9      	uxtb	r1, r3
 800e7f2:	89fb      	ldrh	r3, [r7, #14]
 800e7f4:	b2da      	uxtb	r2, r3
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7fa:	400a      	ands	r2, r1
 800e7fc:	b2d2      	uxtb	r2, r2
 800e7fe:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e804:	1c5a      	adds	r2, r3, #1
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e810:	b29b      	uxth	r3, r3
 800e812:	3b01      	subs	r3, #1
 800e814:	b29a      	uxth	r2, r3
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e822:	b29b      	uxth	r3, r3
 800e824:	2b00      	cmp	r3, #0
 800e826:	d139      	bne.n	800e89c <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	681a      	ldr	r2, [r3, #0]
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e836:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	689a      	ldr	r2, [r3, #8]
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	f022 0201 	bic.w	r2, r2, #1
 800e846:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2220      	movs	r2, #32
 800e84c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2200      	movs	r2, #0
 800e854:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e85a:	2b01      	cmp	r3, #1
 800e85c:	d10f      	bne.n	800e87e <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	681a      	ldr	r2, [r3, #0]
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f022 0210 	bic.w	r2, r2, #16
 800e86c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e874:	4619      	mov	r1, r3
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f7ff fa42 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
 800e87c:	e002      	b.n	800e884 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f7f7 f996 	bl	8005bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2200      	movs	r2, #0
 800e888:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e88a:	e007      	b.n	800e89c <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	699a      	ldr	r2, [r3, #24]
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f042 0208 	orr.w	r2, r2, #8
 800e89a:	619a      	str	r2, [r3, #24]
}
 800e89c:	bf00      	nop
 800e89e:	3710      	adds	r7, #16
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e8b2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8ba:	2b22      	cmp	r3, #34	; 0x22
 800e8bc:	d152      	bne.n	800e964 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8c4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8ca:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800e8cc:	89ba      	ldrh	r2, [r7, #12]
 800e8ce:	89fb      	ldrh	r3, [r7, #14]
 800e8d0:	4013      	ands	r3, r2
 800e8d2:	b29a      	uxth	r2, r3
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8dc:	1c9a      	adds	r2, r3, #2
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8e8:	b29b      	uxth	r3, r3
 800e8ea:	3b01      	subs	r3, #1
 800e8ec:	b29a      	uxth	r2, r3
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8fa:	b29b      	uxth	r3, r3
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d139      	bne.n	800e974 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	681a      	ldr	r2, [r3, #0]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e90e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	689a      	ldr	r2, [r3, #8]
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	f022 0201 	bic.w	r2, r2, #1
 800e91e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2220      	movs	r2, #32
 800e924:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2200      	movs	r2, #0
 800e92c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e932:	2b01      	cmp	r3, #1
 800e934:	d10f      	bne.n	800e956 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	681a      	ldr	r2, [r3, #0]
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	f022 0210 	bic.w	r2, r2, #16
 800e944:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e94c:	4619      	mov	r1, r3
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f7ff f9d6 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
 800e954:	e002      	b.n	800e95c <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f7f7 f92a 	bl	8005bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e962:	e007      	b.n	800e974 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	699a      	ldr	r2, [r3, #24]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	f042 0208 	orr.w	r2, r2, #8
 800e972:	619a      	str	r2, [r3, #24]
}
 800e974:	bf00      	nop
 800e976:	3710      	adds	r7, #16
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b088      	sub	sp, #32
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e98a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	69db      	ldr	r3, [r3, #28]
 800e992:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	689b      	ldr	r3, [r3, #8]
 800e9a2:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e9aa:	2b22      	cmp	r3, #34	; 0x22
 800e9ac:	f040 80da 	bne.w	800eb64 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e9b6:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e9b8:	e0aa      	b.n	800eb10 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9c0:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e9c2:	89bb      	ldrh	r3, [r7, #12]
 800e9c4:	b2d9      	uxtb	r1, r3
 800e9c6:	8b7b      	ldrh	r3, [r7, #26]
 800e9c8:	b2da      	uxtb	r2, r3
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9ce:	400a      	ands	r2, r1
 800e9d0:	b2d2      	uxtb	r2, r2
 800e9d2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9d8:	1c5a      	adds	r2, r3, #1
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e9e4:	b29b      	uxth	r3, r3
 800e9e6:	3b01      	subs	r3, #1
 800e9e8:	b29a      	uxth	r2, r3
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	69db      	ldr	r3, [r3, #28]
 800e9f6:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e9f8:	69fb      	ldr	r3, [r7, #28]
 800e9fa:	f003 0307 	and.w	r3, r3, #7
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d04d      	beq.n	800ea9e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ea02:	69fb      	ldr	r3, [r7, #28]
 800ea04:	f003 0301 	and.w	r3, r3, #1
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d010      	beq.n	800ea2e <UART_RxISR_8BIT_FIFOEN+0xb2>
 800ea0c:	697b      	ldr	r3, [r7, #20]
 800ea0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d00b      	beq.n	800ea2e <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	2201      	movs	r2, #1
 800ea1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ea24:	f043 0201 	orr.w	r2, r3, #1
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	f003 0302 	and.w	r3, r3, #2
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d010      	beq.n	800ea5a <UART_RxISR_8BIT_FIFOEN+0xde>
 800ea38:	693b      	ldr	r3, [r7, #16]
 800ea3a:	f003 0301 	and.w	r3, r3, #1
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d00b      	beq.n	800ea5a <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	2202      	movs	r2, #2
 800ea48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ea50:	f043 0204 	orr.w	r2, r3, #4
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea5a:	69fb      	ldr	r3, [r7, #28]
 800ea5c:	f003 0304 	and.w	r3, r3, #4
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d010      	beq.n	800ea86 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800ea64:	693b      	ldr	r3, [r7, #16]
 800ea66:	f003 0301 	and.w	r3, r3, #1
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d00b      	beq.n	800ea86 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	2204      	movs	r2, #4
 800ea74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ea7c:	f043 0202 	orr.w	r2, r3, #2
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d006      	beq.n	800ea9e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f7ff f92b 	bl	800dcec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d132      	bne.n	800eb10 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	681a      	ldr	r2, [r3, #0]
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800eab8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	689b      	ldr	r3, [r3, #8]
 800eac0:	687a      	ldr	r2, [r7, #4]
 800eac2:	6812      	ldr	r2, [r2, #0]
 800eac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eac8:	f023 0301 	bic.w	r3, r3, #1
 800eacc:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2220      	movs	r2, #32
 800ead2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2200      	movs	r2, #0
 800eada:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eae0:	2b01      	cmp	r3, #1
 800eae2:	d10f      	bne.n	800eb04 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	681a      	ldr	r2, [r3, #0]
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	f022 0210 	bic.w	r2, r2, #16
 800eaf2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eafa:	4619      	mov	r1, r3
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	f7ff f8ff 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
 800eb02:	e002      	b.n	800eb0a <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f7f7 f853 	bl	8005bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb10:	89fb      	ldrh	r3, [r7, #14]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d005      	beq.n	800eb22 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800eb16:	69fb      	ldr	r3, [r7, #28]
 800eb18:	f003 0320 	and.w	r3, r3, #32
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	f47f af4c 	bne.w	800e9ba <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eb28:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800eb2a:	897b      	ldrh	r3, [r7, #10]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d021      	beq.n	800eb74 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800eb36:	897a      	ldrh	r2, [r7, #10]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d21b      	bcs.n	800eb74 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	689a      	ldr	r2, [r3, #8]
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800eb4a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	4a0b      	ldr	r2, [pc, #44]	; (800eb7c <UART_RxISR_8BIT_FIFOEN+0x200>)
 800eb50:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f042 0220 	orr.w	r2, r2, #32
 800eb60:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800eb62:	e007      	b.n	800eb74 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	699a      	ldr	r2, [r3, #24]
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	f042 0208 	orr.w	r2, r2, #8
 800eb72:	619a      	str	r2, [r3, #24]
}
 800eb74:	bf00      	nop
 800eb76:	3720      	adds	r7, #32
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}
 800eb7c:	0800e7cd 	.word	0x0800e7cd

0800eb80 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b08a      	sub	sp, #40	; 0x28
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800eb8e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	69db      	ldr	r3, [r3, #28]
 800eb96:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	689b      	ldr	r3, [r3, #8]
 800eba6:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ebae:	2b22      	cmp	r3, #34	; 0x22
 800ebb0:	f040 80da 	bne.w	800ed68 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ebba:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ebbc:	e0aa      	b.n	800ed14 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebc4:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebca:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800ebcc:	8aba      	ldrh	r2, [r7, #20]
 800ebce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ebd0:	4013      	ands	r3, r2
 800ebd2:	b29a      	uxth	r2, r3
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebdc:	1c9a      	adds	r2, r3, #2
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ebe8:	b29b      	uxth	r3, r3
 800ebea:	3b01      	subs	r3, #1
 800ebec:	b29a      	uxth	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	69db      	ldr	r3, [r3, #28]
 800ebfa:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ebfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebfe:	f003 0307 	and.w	r3, r3, #7
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d04d      	beq.n	800eca2 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ec06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec08:	f003 0301 	and.w	r3, r3, #1
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d010      	beq.n	800ec32 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800ec10:	69fb      	ldr	r3, [r7, #28]
 800ec12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d00b      	beq.n	800ec32 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec28:	f043 0201 	orr.w	r2, r3, #1
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec34:	f003 0302 	and.w	r3, r3, #2
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d010      	beq.n	800ec5e <UART_RxISR_16BIT_FIFOEN+0xde>
 800ec3c:	69bb      	ldr	r3, [r7, #24]
 800ec3e:	f003 0301 	and.w	r3, r3, #1
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d00b      	beq.n	800ec5e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	2202      	movs	r2, #2
 800ec4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec54:	f043 0204 	orr.w	r2, r3, #4
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec60:	f003 0304 	and.w	r3, r3, #4
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d010      	beq.n	800ec8a <UART_RxISR_16BIT_FIFOEN+0x10a>
 800ec68:	69bb      	ldr	r3, [r7, #24]
 800ec6a:	f003 0301 	and.w	r3, r3, #1
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00b      	beq.n	800ec8a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	2204      	movs	r2, #4
 800ec78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec80:	f043 0202 	orr.w	r2, r3, #2
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d006      	beq.n	800eca2 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f7ff f829 	bl	800dcec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eca8:	b29b      	uxth	r3, r3
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d132      	bne.n	800ed14 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	681a      	ldr	r2, [r3, #0]
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ecbc:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	689b      	ldr	r3, [r3, #8]
 800ecc4:	687a      	ldr	r2, [r7, #4]
 800ecc6:	6812      	ldr	r2, [r2, #0]
 800ecc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eccc:	f023 0301 	bic.w	r3, r3, #1
 800ecd0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2220      	movs	r2, #32
 800ecd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d10f      	bne.n	800ed08 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f022 0210 	bic.w	r2, r2, #16
 800ecf6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ecfe:	4619      	mov	r1, r3
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f7fe fffd 	bl	800dd00 <HAL_UARTEx_RxEventCallback>
 800ed06:	e002      	b.n	800ed0e <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f7f6 ff51 	bl	8005bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	2200      	movs	r2, #0
 800ed12:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ed14:	8afb      	ldrh	r3, [r7, #22]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d005      	beq.n	800ed26 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800ed1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed1c:	f003 0320 	and.w	r3, r3, #32
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	f47f af4c 	bne.w	800ebbe <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ed2c:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ed2e:	89fb      	ldrh	r3, [r7, #14]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d021      	beq.n	800ed78 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ed3a:	89fa      	ldrh	r2, [r7, #14]
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	d21b      	bcs.n	800ed78 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	689a      	ldr	r2, [r3, #8]
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ed4e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	4a0b      	ldr	r2, [pc, #44]	; (800ed80 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800ed54:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	681a      	ldr	r2, [r3, #0]
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	f042 0220 	orr.w	r2, r2, #32
 800ed64:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ed66:	e007      	b.n	800ed78 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	699a      	ldr	r2, [r3, #24]
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f042 0208 	orr.w	r2, r2, #8
 800ed76:	619a      	str	r2, [r3, #24]
}
 800ed78:	bf00      	nop
 800ed7a:	3728      	adds	r7, #40	; 0x28
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	bd80      	pop	{r7, pc}
 800ed80:	0800e8a5 	.word	0x0800e8a5

0800ed84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ed84:	b480      	push	{r7}
 800ed86:	b083      	sub	sp, #12
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ed8c:	bf00      	nop
 800ed8e:	370c      	adds	r7, #12
 800ed90:	46bd      	mov	sp, r7
 800ed92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed96:	4770      	bx	lr

0800ed98 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ed98:	b480      	push	{r7}
 800ed9a:	b083      	sub	sp, #12
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800eda0:	bf00      	nop
 800eda2:	370c      	adds	r7, #12
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr

0800edac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800edb4:	bf00      	nop
 800edb6:	370c      	adds	r7, #12
 800edb8:	46bd      	mov	sp, r7
 800edba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbe:	4770      	bx	lr

0800edc0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800edc0:	b480      	push	{r7}
 800edc2:	b085      	sub	sp, #20
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d101      	bne.n	800edd6 <HAL_UARTEx_DisableFifoMode+0x16>
 800edd2:	2302      	movs	r3, #2
 800edd4:	e027      	b.n	800ee26 <HAL_UARTEx_DisableFifoMode+0x66>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2201      	movs	r2, #1
 800edda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2224      	movs	r2, #36	; 0x24
 800ede2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	681a      	ldr	r2, [r3, #0]
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f022 0201 	bic.w	r2, r2, #1
 800edfc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ee04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	68fa      	ldr	r2, [r7, #12]
 800ee12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2220      	movs	r2, #32
 800ee18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2200      	movs	r2, #0
 800ee20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ee24:	2300      	movs	r3, #0
}
 800ee26:	4618      	mov	r0, r3
 800ee28:	3714      	adds	r7, #20
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee30:	4770      	bx	lr

0800ee32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ee32:	b580      	push	{r7, lr}
 800ee34:	b084      	sub	sp, #16
 800ee36:	af00      	add	r7, sp, #0
 800ee38:	6078      	str	r0, [r7, #4]
 800ee3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ee42:	2b01      	cmp	r3, #1
 800ee44:	d101      	bne.n	800ee4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ee46:	2302      	movs	r3, #2
 800ee48:	e02d      	b.n	800eea6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2201      	movs	r2, #1
 800ee4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2224      	movs	r2, #36	; 0x24
 800ee56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	681a      	ldr	r2, [r3, #0]
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	f022 0201 	bic.w	r2, r2, #1
 800ee70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	689b      	ldr	r3, [r3, #8]
 800ee78:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	683a      	ldr	r2, [r7, #0]
 800ee82:	430a      	orrs	r2, r1
 800ee84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f000 f850 	bl	800ef2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	68fa      	ldr	r2, [r7, #12]
 800ee92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2220      	movs	r2, #32
 800ee98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eea4:	2300      	movs	r3, #0
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3710      	adds	r7, #16
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}

0800eeae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eeae:	b580      	push	{r7, lr}
 800eeb0:	b084      	sub	sp, #16
 800eeb2:	af00      	add	r7, sp, #0
 800eeb4:	6078      	str	r0, [r7, #4]
 800eeb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eebe:	2b01      	cmp	r3, #1
 800eec0:	d101      	bne.n	800eec6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800eec2:	2302      	movs	r3, #2
 800eec4:	e02d      	b.n	800ef22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2201      	movs	r2, #1
 800eeca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	2224      	movs	r2, #36	; 0x24
 800eed2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	681a      	ldr	r2, [r3, #0]
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f022 0201 	bic.w	r2, r2, #1
 800eeec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	689b      	ldr	r3, [r3, #8]
 800eef4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	683a      	ldr	r2, [r7, #0]
 800eefe:	430a      	orrs	r2, r1
 800ef00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f000 f812 	bl	800ef2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	68fa      	ldr	r2, [r7, #12]
 800ef0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2220      	movs	r2, #32
 800ef14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ef20:	2300      	movs	r3, #0
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
	...

0800ef2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ef2c:	b480      	push	{r7}
 800ef2e:	b085      	sub	sp, #20
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d108      	bne.n	800ef4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2201      	movs	r2, #1
 800ef40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2201      	movs	r2, #1
 800ef48:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ef4c:	e031      	b.n	800efb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ef4e:	2308      	movs	r3, #8
 800ef50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ef52:	2308      	movs	r3, #8
 800ef54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	689b      	ldr	r3, [r3, #8]
 800ef5c:	0e5b      	lsrs	r3, r3, #25
 800ef5e:	b2db      	uxtb	r3, r3
 800ef60:	f003 0307 	and.w	r3, r3, #7
 800ef64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	689b      	ldr	r3, [r3, #8]
 800ef6c:	0f5b      	lsrs	r3, r3, #29
 800ef6e:	b2db      	uxtb	r3, r3
 800ef70:	f003 0307 	and.w	r3, r3, #7
 800ef74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef76:	7bbb      	ldrb	r3, [r7, #14]
 800ef78:	7b3a      	ldrb	r2, [r7, #12]
 800ef7a:	4911      	ldr	r1, [pc, #68]	; (800efc0 <UARTEx_SetNbDataToProcess+0x94>)
 800ef7c:	5c8a      	ldrb	r2, [r1, r2]
 800ef7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ef82:	7b3a      	ldrb	r2, [r7, #12]
 800ef84:	490f      	ldr	r1, [pc, #60]	; (800efc4 <UARTEx_SetNbDataToProcess+0x98>)
 800ef86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ef8c:	b29a      	uxth	r2, r3
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef94:	7bfb      	ldrb	r3, [r7, #15]
 800ef96:	7b7a      	ldrb	r2, [r7, #13]
 800ef98:	4909      	ldr	r1, [pc, #36]	; (800efc0 <UARTEx_SetNbDataToProcess+0x94>)
 800ef9a:	5c8a      	ldrb	r2, [r1, r2]
 800ef9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800efa0:	7b7a      	ldrb	r2, [r7, #13]
 800efa2:	4908      	ldr	r1, [pc, #32]	; (800efc4 <UARTEx_SetNbDataToProcess+0x98>)
 800efa4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800efa6:	fb93 f3f2 	sdiv	r3, r3, r2
 800efaa:	b29a      	uxth	r2, r3
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800efb2:	bf00      	nop
 800efb4:	3714      	adds	r7, #20
 800efb6:	46bd      	mov	sp, r7
 800efb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	08014974 	.word	0x08014974
 800efc4:	0801497c 	.word	0x0801497c

0800efc8 <atof>:
 800efc8:	2100      	movs	r1, #0
 800efca:	f001 bb7b 	b.w	80106c4 <strtod>

0800efce <atoi>:
 800efce:	220a      	movs	r2, #10
 800efd0:	2100      	movs	r1, #0
 800efd2:	f001 bc05 	b.w	80107e0 <strtol>
	...

0800efd8 <__errno>:
 800efd8:	4b01      	ldr	r3, [pc, #4]	; (800efe0 <__errno+0x8>)
 800efda:	6818      	ldr	r0, [r3, #0]
 800efdc:	4770      	bx	lr
 800efde:	bf00      	nop
 800efe0:	2000002c 	.word	0x2000002c

0800efe4 <__libc_init_array>:
 800efe4:	b570      	push	{r4, r5, r6, lr}
 800efe6:	4d0d      	ldr	r5, [pc, #52]	; (800f01c <__libc_init_array+0x38>)
 800efe8:	4c0d      	ldr	r4, [pc, #52]	; (800f020 <__libc_init_array+0x3c>)
 800efea:	1b64      	subs	r4, r4, r5
 800efec:	10a4      	asrs	r4, r4, #2
 800efee:	2600      	movs	r6, #0
 800eff0:	42a6      	cmp	r6, r4
 800eff2:	d109      	bne.n	800f008 <__libc_init_array+0x24>
 800eff4:	4d0b      	ldr	r5, [pc, #44]	; (800f024 <__libc_init_array+0x40>)
 800eff6:	4c0c      	ldr	r4, [pc, #48]	; (800f028 <__libc_init_array+0x44>)
 800eff8:	f004 fcc4 	bl	8013984 <_init>
 800effc:	1b64      	subs	r4, r4, r5
 800effe:	10a4      	asrs	r4, r4, #2
 800f000:	2600      	movs	r6, #0
 800f002:	42a6      	cmp	r6, r4
 800f004:	d105      	bne.n	800f012 <__libc_init_array+0x2e>
 800f006:	bd70      	pop	{r4, r5, r6, pc}
 800f008:	f855 3b04 	ldr.w	r3, [r5], #4
 800f00c:	4798      	blx	r3
 800f00e:	3601      	adds	r6, #1
 800f010:	e7ee      	b.n	800eff0 <__libc_init_array+0xc>
 800f012:	f855 3b04 	ldr.w	r3, [r5], #4
 800f016:	4798      	blx	r3
 800f018:	3601      	adds	r6, #1
 800f01a:	e7f2      	b.n	800f002 <__libc_init_array+0x1e>
 800f01c:	08014e70 	.word	0x08014e70
 800f020:	08014e70 	.word	0x08014e70
 800f024:	08014e70 	.word	0x08014e70
 800f028:	08014e74 	.word	0x08014e74

0800f02c <memcpy>:
 800f02c:	440a      	add	r2, r1
 800f02e:	4291      	cmp	r1, r2
 800f030:	f100 33ff 	add.w	r3, r0, #4294967295
 800f034:	d100      	bne.n	800f038 <memcpy+0xc>
 800f036:	4770      	bx	lr
 800f038:	b510      	push	{r4, lr}
 800f03a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f03e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f042:	4291      	cmp	r1, r2
 800f044:	d1f9      	bne.n	800f03a <memcpy+0xe>
 800f046:	bd10      	pop	{r4, pc}

0800f048 <memmove>:
 800f048:	4288      	cmp	r0, r1
 800f04a:	b510      	push	{r4, lr}
 800f04c:	eb01 0402 	add.w	r4, r1, r2
 800f050:	d902      	bls.n	800f058 <memmove+0x10>
 800f052:	4284      	cmp	r4, r0
 800f054:	4623      	mov	r3, r4
 800f056:	d807      	bhi.n	800f068 <memmove+0x20>
 800f058:	1e43      	subs	r3, r0, #1
 800f05a:	42a1      	cmp	r1, r4
 800f05c:	d008      	beq.n	800f070 <memmove+0x28>
 800f05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f062:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f066:	e7f8      	b.n	800f05a <memmove+0x12>
 800f068:	4402      	add	r2, r0
 800f06a:	4601      	mov	r1, r0
 800f06c:	428a      	cmp	r2, r1
 800f06e:	d100      	bne.n	800f072 <memmove+0x2a>
 800f070:	bd10      	pop	{r4, pc}
 800f072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f07a:	e7f7      	b.n	800f06c <memmove+0x24>

0800f07c <memset>:
 800f07c:	4402      	add	r2, r0
 800f07e:	4603      	mov	r3, r0
 800f080:	4293      	cmp	r3, r2
 800f082:	d100      	bne.n	800f086 <memset+0xa>
 800f084:	4770      	bx	lr
 800f086:	f803 1b01 	strb.w	r1, [r3], #1
 800f08a:	e7f9      	b.n	800f080 <memset+0x4>

0800f08c <__cvt>:
 800f08c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f090:	ec55 4b10 	vmov	r4, r5, d0
 800f094:	2d00      	cmp	r5, #0
 800f096:	460e      	mov	r6, r1
 800f098:	4619      	mov	r1, r3
 800f09a:	462b      	mov	r3, r5
 800f09c:	bfbb      	ittet	lt
 800f09e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f0a2:	461d      	movlt	r5, r3
 800f0a4:	2300      	movge	r3, #0
 800f0a6:	232d      	movlt	r3, #45	; 0x2d
 800f0a8:	700b      	strb	r3, [r1, #0]
 800f0aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f0b0:	4691      	mov	r9, r2
 800f0b2:	f023 0820 	bic.w	r8, r3, #32
 800f0b6:	bfbc      	itt	lt
 800f0b8:	4622      	movlt	r2, r4
 800f0ba:	4614      	movlt	r4, r2
 800f0bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f0c0:	d005      	beq.n	800f0ce <__cvt+0x42>
 800f0c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f0c6:	d100      	bne.n	800f0ca <__cvt+0x3e>
 800f0c8:	3601      	adds	r6, #1
 800f0ca:	2102      	movs	r1, #2
 800f0cc:	e000      	b.n	800f0d0 <__cvt+0x44>
 800f0ce:	2103      	movs	r1, #3
 800f0d0:	ab03      	add	r3, sp, #12
 800f0d2:	9301      	str	r3, [sp, #4]
 800f0d4:	ab02      	add	r3, sp, #8
 800f0d6:	9300      	str	r3, [sp, #0]
 800f0d8:	ec45 4b10 	vmov	d0, r4, r5
 800f0dc:	4653      	mov	r3, sl
 800f0de:	4632      	mov	r2, r6
 800f0e0:	f001 fcd6 	bl	8010a90 <_dtoa_r>
 800f0e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f0e8:	4607      	mov	r7, r0
 800f0ea:	d102      	bne.n	800f0f2 <__cvt+0x66>
 800f0ec:	f019 0f01 	tst.w	r9, #1
 800f0f0:	d022      	beq.n	800f138 <__cvt+0xac>
 800f0f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f0f6:	eb07 0906 	add.w	r9, r7, r6
 800f0fa:	d110      	bne.n	800f11e <__cvt+0x92>
 800f0fc:	783b      	ldrb	r3, [r7, #0]
 800f0fe:	2b30      	cmp	r3, #48	; 0x30
 800f100:	d10a      	bne.n	800f118 <__cvt+0x8c>
 800f102:	2200      	movs	r2, #0
 800f104:	2300      	movs	r3, #0
 800f106:	4620      	mov	r0, r4
 800f108:	4629      	mov	r1, r5
 800f10a:	f7f1 fd05 	bl	8000b18 <__aeabi_dcmpeq>
 800f10e:	b918      	cbnz	r0, 800f118 <__cvt+0x8c>
 800f110:	f1c6 0601 	rsb	r6, r6, #1
 800f114:	f8ca 6000 	str.w	r6, [sl]
 800f118:	f8da 3000 	ldr.w	r3, [sl]
 800f11c:	4499      	add	r9, r3
 800f11e:	2200      	movs	r2, #0
 800f120:	2300      	movs	r3, #0
 800f122:	4620      	mov	r0, r4
 800f124:	4629      	mov	r1, r5
 800f126:	f7f1 fcf7 	bl	8000b18 <__aeabi_dcmpeq>
 800f12a:	b108      	cbz	r0, 800f130 <__cvt+0xa4>
 800f12c:	f8cd 900c 	str.w	r9, [sp, #12]
 800f130:	2230      	movs	r2, #48	; 0x30
 800f132:	9b03      	ldr	r3, [sp, #12]
 800f134:	454b      	cmp	r3, r9
 800f136:	d307      	bcc.n	800f148 <__cvt+0xbc>
 800f138:	9b03      	ldr	r3, [sp, #12]
 800f13a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f13c:	1bdb      	subs	r3, r3, r7
 800f13e:	4638      	mov	r0, r7
 800f140:	6013      	str	r3, [r2, #0]
 800f142:	b004      	add	sp, #16
 800f144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f148:	1c59      	adds	r1, r3, #1
 800f14a:	9103      	str	r1, [sp, #12]
 800f14c:	701a      	strb	r2, [r3, #0]
 800f14e:	e7f0      	b.n	800f132 <__cvt+0xa6>

0800f150 <__exponent>:
 800f150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f152:	4603      	mov	r3, r0
 800f154:	2900      	cmp	r1, #0
 800f156:	bfb8      	it	lt
 800f158:	4249      	neglt	r1, r1
 800f15a:	f803 2b02 	strb.w	r2, [r3], #2
 800f15e:	bfb4      	ite	lt
 800f160:	222d      	movlt	r2, #45	; 0x2d
 800f162:	222b      	movge	r2, #43	; 0x2b
 800f164:	2909      	cmp	r1, #9
 800f166:	7042      	strb	r2, [r0, #1]
 800f168:	dd2a      	ble.n	800f1c0 <__exponent+0x70>
 800f16a:	f10d 0407 	add.w	r4, sp, #7
 800f16e:	46a4      	mov	ip, r4
 800f170:	270a      	movs	r7, #10
 800f172:	46a6      	mov	lr, r4
 800f174:	460a      	mov	r2, r1
 800f176:	fb91 f6f7 	sdiv	r6, r1, r7
 800f17a:	fb07 1516 	mls	r5, r7, r6, r1
 800f17e:	3530      	adds	r5, #48	; 0x30
 800f180:	2a63      	cmp	r2, #99	; 0x63
 800f182:	f104 34ff 	add.w	r4, r4, #4294967295
 800f186:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f18a:	4631      	mov	r1, r6
 800f18c:	dcf1      	bgt.n	800f172 <__exponent+0x22>
 800f18e:	3130      	adds	r1, #48	; 0x30
 800f190:	f1ae 0502 	sub.w	r5, lr, #2
 800f194:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f198:	1c44      	adds	r4, r0, #1
 800f19a:	4629      	mov	r1, r5
 800f19c:	4561      	cmp	r1, ip
 800f19e:	d30a      	bcc.n	800f1b6 <__exponent+0x66>
 800f1a0:	f10d 0209 	add.w	r2, sp, #9
 800f1a4:	eba2 020e 	sub.w	r2, r2, lr
 800f1a8:	4565      	cmp	r5, ip
 800f1aa:	bf88      	it	hi
 800f1ac:	2200      	movhi	r2, #0
 800f1ae:	4413      	add	r3, r2
 800f1b0:	1a18      	subs	r0, r3, r0
 800f1b2:	b003      	add	sp, #12
 800f1b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f1be:	e7ed      	b.n	800f19c <__exponent+0x4c>
 800f1c0:	2330      	movs	r3, #48	; 0x30
 800f1c2:	3130      	adds	r1, #48	; 0x30
 800f1c4:	7083      	strb	r3, [r0, #2]
 800f1c6:	70c1      	strb	r1, [r0, #3]
 800f1c8:	1d03      	adds	r3, r0, #4
 800f1ca:	e7f1      	b.n	800f1b0 <__exponent+0x60>

0800f1cc <_printf_float>:
 800f1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1d0:	ed2d 8b02 	vpush	{d8}
 800f1d4:	b08d      	sub	sp, #52	; 0x34
 800f1d6:	460c      	mov	r4, r1
 800f1d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f1dc:	4616      	mov	r6, r2
 800f1de:	461f      	mov	r7, r3
 800f1e0:	4605      	mov	r5, r0
 800f1e2:	f002 ff69 	bl	80120b8 <_localeconv_r>
 800f1e6:	f8d0 a000 	ldr.w	sl, [r0]
 800f1ea:	4650      	mov	r0, sl
 800f1ec:	f7f1 f818 	bl	8000220 <strlen>
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	930a      	str	r3, [sp, #40]	; 0x28
 800f1f4:	6823      	ldr	r3, [r4, #0]
 800f1f6:	9305      	str	r3, [sp, #20]
 800f1f8:	f8d8 3000 	ldr.w	r3, [r8]
 800f1fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f200:	3307      	adds	r3, #7
 800f202:	f023 0307 	bic.w	r3, r3, #7
 800f206:	f103 0208 	add.w	r2, r3, #8
 800f20a:	f8c8 2000 	str.w	r2, [r8]
 800f20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f212:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f216:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f21a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f21e:	9307      	str	r3, [sp, #28]
 800f220:	f8cd 8018 	str.w	r8, [sp, #24]
 800f224:	ee08 0a10 	vmov	s16, r0
 800f228:	4b9f      	ldr	r3, [pc, #636]	; (800f4a8 <_printf_float+0x2dc>)
 800f22a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f22e:	f04f 32ff 	mov.w	r2, #4294967295
 800f232:	f7f1 fca3 	bl	8000b7c <__aeabi_dcmpun>
 800f236:	bb88      	cbnz	r0, 800f29c <_printf_float+0xd0>
 800f238:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f23c:	4b9a      	ldr	r3, [pc, #616]	; (800f4a8 <_printf_float+0x2dc>)
 800f23e:	f04f 32ff 	mov.w	r2, #4294967295
 800f242:	f7f1 fc7d 	bl	8000b40 <__aeabi_dcmple>
 800f246:	bb48      	cbnz	r0, 800f29c <_printf_float+0xd0>
 800f248:	2200      	movs	r2, #0
 800f24a:	2300      	movs	r3, #0
 800f24c:	4640      	mov	r0, r8
 800f24e:	4649      	mov	r1, r9
 800f250:	f7f1 fc6c 	bl	8000b2c <__aeabi_dcmplt>
 800f254:	b110      	cbz	r0, 800f25c <_printf_float+0x90>
 800f256:	232d      	movs	r3, #45	; 0x2d
 800f258:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f25c:	4b93      	ldr	r3, [pc, #588]	; (800f4ac <_printf_float+0x2e0>)
 800f25e:	4894      	ldr	r0, [pc, #592]	; (800f4b0 <_printf_float+0x2e4>)
 800f260:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f264:	bf94      	ite	ls
 800f266:	4698      	movls	r8, r3
 800f268:	4680      	movhi	r8, r0
 800f26a:	2303      	movs	r3, #3
 800f26c:	6123      	str	r3, [r4, #16]
 800f26e:	9b05      	ldr	r3, [sp, #20]
 800f270:	f023 0204 	bic.w	r2, r3, #4
 800f274:	6022      	str	r2, [r4, #0]
 800f276:	f04f 0900 	mov.w	r9, #0
 800f27a:	9700      	str	r7, [sp, #0]
 800f27c:	4633      	mov	r3, r6
 800f27e:	aa0b      	add	r2, sp, #44	; 0x2c
 800f280:	4621      	mov	r1, r4
 800f282:	4628      	mov	r0, r5
 800f284:	f000 f9d8 	bl	800f638 <_printf_common>
 800f288:	3001      	adds	r0, #1
 800f28a:	f040 8090 	bne.w	800f3ae <_printf_float+0x1e2>
 800f28e:	f04f 30ff 	mov.w	r0, #4294967295
 800f292:	b00d      	add	sp, #52	; 0x34
 800f294:	ecbd 8b02 	vpop	{d8}
 800f298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f29c:	4642      	mov	r2, r8
 800f29e:	464b      	mov	r3, r9
 800f2a0:	4640      	mov	r0, r8
 800f2a2:	4649      	mov	r1, r9
 800f2a4:	f7f1 fc6a 	bl	8000b7c <__aeabi_dcmpun>
 800f2a8:	b140      	cbz	r0, 800f2bc <_printf_float+0xf0>
 800f2aa:	464b      	mov	r3, r9
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	bfbc      	itt	lt
 800f2b0:	232d      	movlt	r3, #45	; 0x2d
 800f2b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f2b6:	487f      	ldr	r0, [pc, #508]	; (800f4b4 <_printf_float+0x2e8>)
 800f2b8:	4b7f      	ldr	r3, [pc, #508]	; (800f4b8 <_printf_float+0x2ec>)
 800f2ba:	e7d1      	b.n	800f260 <_printf_float+0x94>
 800f2bc:	6863      	ldr	r3, [r4, #4]
 800f2be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f2c2:	9206      	str	r2, [sp, #24]
 800f2c4:	1c5a      	adds	r2, r3, #1
 800f2c6:	d13f      	bne.n	800f348 <_printf_float+0x17c>
 800f2c8:	2306      	movs	r3, #6
 800f2ca:	6063      	str	r3, [r4, #4]
 800f2cc:	9b05      	ldr	r3, [sp, #20]
 800f2ce:	6861      	ldr	r1, [r4, #4]
 800f2d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	9303      	str	r3, [sp, #12]
 800f2d8:	ab0a      	add	r3, sp, #40	; 0x28
 800f2da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f2de:	ab09      	add	r3, sp, #36	; 0x24
 800f2e0:	ec49 8b10 	vmov	d0, r8, r9
 800f2e4:	9300      	str	r3, [sp, #0]
 800f2e6:	6022      	str	r2, [r4, #0]
 800f2e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f2ec:	4628      	mov	r0, r5
 800f2ee:	f7ff fecd 	bl	800f08c <__cvt>
 800f2f2:	9b06      	ldr	r3, [sp, #24]
 800f2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2f6:	2b47      	cmp	r3, #71	; 0x47
 800f2f8:	4680      	mov	r8, r0
 800f2fa:	d108      	bne.n	800f30e <_printf_float+0x142>
 800f2fc:	1cc8      	adds	r0, r1, #3
 800f2fe:	db02      	blt.n	800f306 <_printf_float+0x13a>
 800f300:	6863      	ldr	r3, [r4, #4]
 800f302:	4299      	cmp	r1, r3
 800f304:	dd41      	ble.n	800f38a <_printf_float+0x1be>
 800f306:	f1ab 0b02 	sub.w	fp, fp, #2
 800f30a:	fa5f fb8b 	uxtb.w	fp, fp
 800f30e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f312:	d820      	bhi.n	800f356 <_printf_float+0x18a>
 800f314:	3901      	subs	r1, #1
 800f316:	465a      	mov	r2, fp
 800f318:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f31c:	9109      	str	r1, [sp, #36]	; 0x24
 800f31e:	f7ff ff17 	bl	800f150 <__exponent>
 800f322:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f324:	1813      	adds	r3, r2, r0
 800f326:	2a01      	cmp	r2, #1
 800f328:	4681      	mov	r9, r0
 800f32a:	6123      	str	r3, [r4, #16]
 800f32c:	dc02      	bgt.n	800f334 <_printf_float+0x168>
 800f32e:	6822      	ldr	r2, [r4, #0]
 800f330:	07d2      	lsls	r2, r2, #31
 800f332:	d501      	bpl.n	800f338 <_printf_float+0x16c>
 800f334:	3301      	adds	r3, #1
 800f336:	6123      	str	r3, [r4, #16]
 800f338:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d09c      	beq.n	800f27a <_printf_float+0xae>
 800f340:	232d      	movs	r3, #45	; 0x2d
 800f342:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f346:	e798      	b.n	800f27a <_printf_float+0xae>
 800f348:	9a06      	ldr	r2, [sp, #24]
 800f34a:	2a47      	cmp	r2, #71	; 0x47
 800f34c:	d1be      	bne.n	800f2cc <_printf_float+0x100>
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d1bc      	bne.n	800f2cc <_printf_float+0x100>
 800f352:	2301      	movs	r3, #1
 800f354:	e7b9      	b.n	800f2ca <_printf_float+0xfe>
 800f356:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f35a:	d118      	bne.n	800f38e <_printf_float+0x1c2>
 800f35c:	2900      	cmp	r1, #0
 800f35e:	6863      	ldr	r3, [r4, #4]
 800f360:	dd0b      	ble.n	800f37a <_printf_float+0x1ae>
 800f362:	6121      	str	r1, [r4, #16]
 800f364:	b913      	cbnz	r3, 800f36c <_printf_float+0x1a0>
 800f366:	6822      	ldr	r2, [r4, #0]
 800f368:	07d0      	lsls	r0, r2, #31
 800f36a:	d502      	bpl.n	800f372 <_printf_float+0x1a6>
 800f36c:	3301      	adds	r3, #1
 800f36e:	440b      	add	r3, r1
 800f370:	6123      	str	r3, [r4, #16]
 800f372:	65a1      	str	r1, [r4, #88]	; 0x58
 800f374:	f04f 0900 	mov.w	r9, #0
 800f378:	e7de      	b.n	800f338 <_printf_float+0x16c>
 800f37a:	b913      	cbnz	r3, 800f382 <_printf_float+0x1b6>
 800f37c:	6822      	ldr	r2, [r4, #0]
 800f37e:	07d2      	lsls	r2, r2, #31
 800f380:	d501      	bpl.n	800f386 <_printf_float+0x1ba>
 800f382:	3302      	adds	r3, #2
 800f384:	e7f4      	b.n	800f370 <_printf_float+0x1a4>
 800f386:	2301      	movs	r3, #1
 800f388:	e7f2      	b.n	800f370 <_printf_float+0x1a4>
 800f38a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f390:	4299      	cmp	r1, r3
 800f392:	db05      	blt.n	800f3a0 <_printf_float+0x1d4>
 800f394:	6823      	ldr	r3, [r4, #0]
 800f396:	6121      	str	r1, [r4, #16]
 800f398:	07d8      	lsls	r0, r3, #31
 800f39a:	d5ea      	bpl.n	800f372 <_printf_float+0x1a6>
 800f39c:	1c4b      	adds	r3, r1, #1
 800f39e:	e7e7      	b.n	800f370 <_printf_float+0x1a4>
 800f3a0:	2900      	cmp	r1, #0
 800f3a2:	bfd4      	ite	le
 800f3a4:	f1c1 0202 	rsble	r2, r1, #2
 800f3a8:	2201      	movgt	r2, #1
 800f3aa:	4413      	add	r3, r2
 800f3ac:	e7e0      	b.n	800f370 <_printf_float+0x1a4>
 800f3ae:	6823      	ldr	r3, [r4, #0]
 800f3b0:	055a      	lsls	r2, r3, #21
 800f3b2:	d407      	bmi.n	800f3c4 <_printf_float+0x1f8>
 800f3b4:	6923      	ldr	r3, [r4, #16]
 800f3b6:	4642      	mov	r2, r8
 800f3b8:	4631      	mov	r1, r6
 800f3ba:	4628      	mov	r0, r5
 800f3bc:	47b8      	blx	r7
 800f3be:	3001      	adds	r0, #1
 800f3c0:	d12c      	bne.n	800f41c <_printf_float+0x250>
 800f3c2:	e764      	b.n	800f28e <_printf_float+0xc2>
 800f3c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f3c8:	f240 80e0 	bls.w	800f58c <_printf_float+0x3c0>
 800f3cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	f7f1 fba0 	bl	8000b18 <__aeabi_dcmpeq>
 800f3d8:	2800      	cmp	r0, #0
 800f3da:	d034      	beq.n	800f446 <_printf_float+0x27a>
 800f3dc:	4a37      	ldr	r2, [pc, #220]	; (800f4bc <_printf_float+0x2f0>)
 800f3de:	2301      	movs	r3, #1
 800f3e0:	4631      	mov	r1, r6
 800f3e2:	4628      	mov	r0, r5
 800f3e4:	47b8      	blx	r7
 800f3e6:	3001      	adds	r0, #1
 800f3e8:	f43f af51 	beq.w	800f28e <_printf_float+0xc2>
 800f3ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f3f0:	429a      	cmp	r2, r3
 800f3f2:	db02      	blt.n	800f3fa <_printf_float+0x22e>
 800f3f4:	6823      	ldr	r3, [r4, #0]
 800f3f6:	07d8      	lsls	r0, r3, #31
 800f3f8:	d510      	bpl.n	800f41c <_printf_float+0x250>
 800f3fa:	ee18 3a10 	vmov	r3, s16
 800f3fe:	4652      	mov	r2, sl
 800f400:	4631      	mov	r1, r6
 800f402:	4628      	mov	r0, r5
 800f404:	47b8      	blx	r7
 800f406:	3001      	adds	r0, #1
 800f408:	f43f af41 	beq.w	800f28e <_printf_float+0xc2>
 800f40c:	f04f 0800 	mov.w	r8, #0
 800f410:	f104 091a 	add.w	r9, r4, #26
 800f414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f416:	3b01      	subs	r3, #1
 800f418:	4543      	cmp	r3, r8
 800f41a:	dc09      	bgt.n	800f430 <_printf_float+0x264>
 800f41c:	6823      	ldr	r3, [r4, #0]
 800f41e:	079b      	lsls	r3, r3, #30
 800f420:	f100 8105 	bmi.w	800f62e <_printf_float+0x462>
 800f424:	68e0      	ldr	r0, [r4, #12]
 800f426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f428:	4298      	cmp	r0, r3
 800f42a:	bfb8      	it	lt
 800f42c:	4618      	movlt	r0, r3
 800f42e:	e730      	b.n	800f292 <_printf_float+0xc6>
 800f430:	2301      	movs	r3, #1
 800f432:	464a      	mov	r2, r9
 800f434:	4631      	mov	r1, r6
 800f436:	4628      	mov	r0, r5
 800f438:	47b8      	blx	r7
 800f43a:	3001      	adds	r0, #1
 800f43c:	f43f af27 	beq.w	800f28e <_printf_float+0xc2>
 800f440:	f108 0801 	add.w	r8, r8, #1
 800f444:	e7e6      	b.n	800f414 <_printf_float+0x248>
 800f446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f448:	2b00      	cmp	r3, #0
 800f44a:	dc39      	bgt.n	800f4c0 <_printf_float+0x2f4>
 800f44c:	4a1b      	ldr	r2, [pc, #108]	; (800f4bc <_printf_float+0x2f0>)
 800f44e:	2301      	movs	r3, #1
 800f450:	4631      	mov	r1, r6
 800f452:	4628      	mov	r0, r5
 800f454:	47b8      	blx	r7
 800f456:	3001      	adds	r0, #1
 800f458:	f43f af19 	beq.w	800f28e <_printf_float+0xc2>
 800f45c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f460:	4313      	orrs	r3, r2
 800f462:	d102      	bne.n	800f46a <_printf_float+0x29e>
 800f464:	6823      	ldr	r3, [r4, #0]
 800f466:	07d9      	lsls	r1, r3, #31
 800f468:	d5d8      	bpl.n	800f41c <_printf_float+0x250>
 800f46a:	ee18 3a10 	vmov	r3, s16
 800f46e:	4652      	mov	r2, sl
 800f470:	4631      	mov	r1, r6
 800f472:	4628      	mov	r0, r5
 800f474:	47b8      	blx	r7
 800f476:	3001      	adds	r0, #1
 800f478:	f43f af09 	beq.w	800f28e <_printf_float+0xc2>
 800f47c:	f04f 0900 	mov.w	r9, #0
 800f480:	f104 0a1a 	add.w	sl, r4, #26
 800f484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f486:	425b      	negs	r3, r3
 800f488:	454b      	cmp	r3, r9
 800f48a:	dc01      	bgt.n	800f490 <_printf_float+0x2c4>
 800f48c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f48e:	e792      	b.n	800f3b6 <_printf_float+0x1ea>
 800f490:	2301      	movs	r3, #1
 800f492:	4652      	mov	r2, sl
 800f494:	4631      	mov	r1, r6
 800f496:	4628      	mov	r0, r5
 800f498:	47b8      	blx	r7
 800f49a:	3001      	adds	r0, #1
 800f49c:	f43f aef7 	beq.w	800f28e <_printf_float+0xc2>
 800f4a0:	f109 0901 	add.w	r9, r9, #1
 800f4a4:	e7ee      	b.n	800f484 <_printf_float+0x2b8>
 800f4a6:	bf00      	nop
 800f4a8:	7fefffff 	.word	0x7fefffff
 800f4ac:	08014988 	.word	0x08014988
 800f4b0:	0801498c 	.word	0x0801498c
 800f4b4:	08014994 	.word	0x08014994
 800f4b8:	08014990 	.word	0x08014990
 800f4bc:	08014998 	.word	0x08014998
 800f4c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f4c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	bfa8      	it	ge
 800f4c8:	461a      	movge	r2, r3
 800f4ca:	2a00      	cmp	r2, #0
 800f4cc:	4691      	mov	r9, r2
 800f4ce:	dc37      	bgt.n	800f540 <_printf_float+0x374>
 800f4d0:	f04f 0b00 	mov.w	fp, #0
 800f4d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f4d8:	f104 021a 	add.w	r2, r4, #26
 800f4dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f4de:	9305      	str	r3, [sp, #20]
 800f4e0:	eba3 0309 	sub.w	r3, r3, r9
 800f4e4:	455b      	cmp	r3, fp
 800f4e6:	dc33      	bgt.n	800f550 <_printf_float+0x384>
 800f4e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	db3b      	blt.n	800f568 <_printf_float+0x39c>
 800f4f0:	6823      	ldr	r3, [r4, #0]
 800f4f2:	07da      	lsls	r2, r3, #31
 800f4f4:	d438      	bmi.n	800f568 <_printf_float+0x39c>
 800f4f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4f8:	9a05      	ldr	r2, [sp, #20]
 800f4fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f4fc:	1a9a      	subs	r2, r3, r2
 800f4fe:	eba3 0901 	sub.w	r9, r3, r1
 800f502:	4591      	cmp	r9, r2
 800f504:	bfa8      	it	ge
 800f506:	4691      	movge	r9, r2
 800f508:	f1b9 0f00 	cmp.w	r9, #0
 800f50c:	dc35      	bgt.n	800f57a <_printf_float+0x3ae>
 800f50e:	f04f 0800 	mov.w	r8, #0
 800f512:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f516:	f104 0a1a 	add.w	sl, r4, #26
 800f51a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f51e:	1a9b      	subs	r3, r3, r2
 800f520:	eba3 0309 	sub.w	r3, r3, r9
 800f524:	4543      	cmp	r3, r8
 800f526:	f77f af79 	ble.w	800f41c <_printf_float+0x250>
 800f52a:	2301      	movs	r3, #1
 800f52c:	4652      	mov	r2, sl
 800f52e:	4631      	mov	r1, r6
 800f530:	4628      	mov	r0, r5
 800f532:	47b8      	blx	r7
 800f534:	3001      	adds	r0, #1
 800f536:	f43f aeaa 	beq.w	800f28e <_printf_float+0xc2>
 800f53a:	f108 0801 	add.w	r8, r8, #1
 800f53e:	e7ec      	b.n	800f51a <_printf_float+0x34e>
 800f540:	4613      	mov	r3, r2
 800f542:	4631      	mov	r1, r6
 800f544:	4642      	mov	r2, r8
 800f546:	4628      	mov	r0, r5
 800f548:	47b8      	blx	r7
 800f54a:	3001      	adds	r0, #1
 800f54c:	d1c0      	bne.n	800f4d0 <_printf_float+0x304>
 800f54e:	e69e      	b.n	800f28e <_printf_float+0xc2>
 800f550:	2301      	movs	r3, #1
 800f552:	4631      	mov	r1, r6
 800f554:	4628      	mov	r0, r5
 800f556:	9205      	str	r2, [sp, #20]
 800f558:	47b8      	blx	r7
 800f55a:	3001      	adds	r0, #1
 800f55c:	f43f ae97 	beq.w	800f28e <_printf_float+0xc2>
 800f560:	9a05      	ldr	r2, [sp, #20]
 800f562:	f10b 0b01 	add.w	fp, fp, #1
 800f566:	e7b9      	b.n	800f4dc <_printf_float+0x310>
 800f568:	ee18 3a10 	vmov	r3, s16
 800f56c:	4652      	mov	r2, sl
 800f56e:	4631      	mov	r1, r6
 800f570:	4628      	mov	r0, r5
 800f572:	47b8      	blx	r7
 800f574:	3001      	adds	r0, #1
 800f576:	d1be      	bne.n	800f4f6 <_printf_float+0x32a>
 800f578:	e689      	b.n	800f28e <_printf_float+0xc2>
 800f57a:	9a05      	ldr	r2, [sp, #20]
 800f57c:	464b      	mov	r3, r9
 800f57e:	4442      	add	r2, r8
 800f580:	4631      	mov	r1, r6
 800f582:	4628      	mov	r0, r5
 800f584:	47b8      	blx	r7
 800f586:	3001      	adds	r0, #1
 800f588:	d1c1      	bne.n	800f50e <_printf_float+0x342>
 800f58a:	e680      	b.n	800f28e <_printf_float+0xc2>
 800f58c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f58e:	2a01      	cmp	r2, #1
 800f590:	dc01      	bgt.n	800f596 <_printf_float+0x3ca>
 800f592:	07db      	lsls	r3, r3, #31
 800f594:	d538      	bpl.n	800f608 <_printf_float+0x43c>
 800f596:	2301      	movs	r3, #1
 800f598:	4642      	mov	r2, r8
 800f59a:	4631      	mov	r1, r6
 800f59c:	4628      	mov	r0, r5
 800f59e:	47b8      	blx	r7
 800f5a0:	3001      	adds	r0, #1
 800f5a2:	f43f ae74 	beq.w	800f28e <_printf_float+0xc2>
 800f5a6:	ee18 3a10 	vmov	r3, s16
 800f5aa:	4652      	mov	r2, sl
 800f5ac:	4631      	mov	r1, r6
 800f5ae:	4628      	mov	r0, r5
 800f5b0:	47b8      	blx	r7
 800f5b2:	3001      	adds	r0, #1
 800f5b4:	f43f ae6b 	beq.w	800f28e <_printf_float+0xc2>
 800f5b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f5bc:	2200      	movs	r2, #0
 800f5be:	2300      	movs	r3, #0
 800f5c0:	f7f1 faaa 	bl	8000b18 <__aeabi_dcmpeq>
 800f5c4:	b9d8      	cbnz	r0, 800f5fe <_printf_float+0x432>
 800f5c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5c8:	f108 0201 	add.w	r2, r8, #1
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	4631      	mov	r1, r6
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	47b8      	blx	r7
 800f5d4:	3001      	adds	r0, #1
 800f5d6:	d10e      	bne.n	800f5f6 <_printf_float+0x42a>
 800f5d8:	e659      	b.n	800f28e <_printf_float+0xc2>
 800f5da:	2301      	movs	r3, #1
 800f5dc:	4652      	mov	r2, sl
 800f5de:	4631      	mov	r1, r6
 800f5e0:	4628      	mov	r0, r5
 800f5e2:	47b8      	blx	r7
 800f5e4:	3001      	adds	r0, #1
 800f5e6:	f43f ae52 	beq.w	800f28e <_printf_float+0xc2>
 800f5ea:	f108 0801 	add.w	r8, r8, #1
 800f5ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5f0:	3b01      	subs	r3, #1
 800f5f2:	4543      	cmp	r3, r8
 800f5f4:	dcf1      	bgt.n	800f5da <_printf_float+0x40e>
 800f5f6:	464b      	mov	r3, r9
 800f5f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f5fc:	e6dc      	b.n	800f3b8 <_printf_float+0x1ec>
 800f5fe:	f04f 0800 	mov.w	r8, #0
 800f602:	f104 0a1a 	add.w	sl, r4, #26
 800f606:	e7f2      	b.n	800f5ee <_printf_float+0x422>
 800f608:	2301      	movs	r3, #1
 800f60a:	4642      	mov	r2, r8
 800f60c:	e7df      	b.n	800f5ce <_printf_float+0x402>
 800f60e:	2301      	movs	r3, #1
 800f610:	464a      	mov	r2, r9
 800f612:	4631      	mov	r1, r6
 800f614:	4628      	mov	r0, r5
 800f616:	47b8      	blx	r7
 800f618:	3001      	adds	r0, #1
 800f61a:	f43f ae38 	beq.w	800f28e <_printf_float+0xc2>
 800f61e:	f108 0801 	add.w	r8, r8, #1
 800f622:	68e3      	ldr	r3, [r4, #12]
 800f624:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f626:	1a5b      	subs	r3, r3, r1
 800f628:	4543      	cmp	r3, r8
 800f62a:	dcf0      	bgt.n	800f60e <_printf_float+0x442>
 800f62c:	e6fa      	b.n	800f424 <_printf_float+0x258>
 800f62e:	f04f 0800 	mov.w	r8, #0
 800f632:	f104 0919 	add.w	r9, r4, #25
 800f636:	e7f4      	b.n	800f622 <_printf_float+0x456>

0800f638 <_printf_common>:
 800f638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f63c:	4616      	mov	r6, r2
 800f63e:	4699      	mov	r9, r3
 800f640:	688a      	ldr	r2, [r1, #8]
 800f642:	690b      	ldr	r3, [r1, #16]
 800f644:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f648:	4293      	cmp	r3, r2
 800f64a:	bfb8      	it	lt
 800f64c:	4613      	movlt	r3, r2
 800f64e:	6033      	str	r3, [r6, #0]
 800f650:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f654:	4607      	mov	r7, r0
 800f656:	460c      	mov	r4, r1
 800f658:	b10a      	cbz	r2, 800f65e <_printf_common+0x26>
 800f65a:	3301      	adds	r3, #1
 800f65c:	6033      	str	r3, [r6, #0]
 800f65e:	6823      	ldr	r3, [r4, #0]
 800f660:	0699      	lsls	r1, r3, #26
 800f662:	bf42      	ittt	mi
 800f664:	6833      	ldrmi	r3, [r6, #0]
 800f666:	3302      	addmi	r3, #2
 800f668:	6033      	strmi	r3, [r6, #0]
 800f66a:	6825      	ldr	r5, [r4, #0]
 800f66c:	f015 0506 	ands.w	r5, r5, #6
 800f670:	d106      	bne.n	800f680 <_printf_common+0x48>
 800f672:	f104 0a19 	add.w	sl, r4, #25
 800f676:	68e3      	ldr	r3, [r4, #12]
 800f678:	6832      	ldr	r2, [r6, #0]
 800f67a:	1a9b      	subs	r3, r3, r2
 800f67c:	42ab      	cmp	r3, r5
 800f67e:	dc26      	bgt.n	800f6ce <_printf_common+0x96>
 800f680:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f684:	1e13      	subs	r3, r2, #0
 800f686:	6822      	ldr	r2, [r4, #0]
 800f688:	bf18      	it	ne
 800f68a:	2301      	movne	r3, #1
 800f68c:	0692      	lsls	r2, r2, #26
 800f68e:	d42b      	bmi.n	800f6e8 <_printf_common+0xb0>
 800f690:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f694:	4649      	mov	r1, r9
 800f696:	4638      	mov	r0, r7
 800f698:	47c0      	blx	r8
 800f69a:	3001      	adds	r0, #1
 800f69c:	d01e      	beq.n	800f6dc <_printf_common+0xa4>
 800f69e:	6823      	ldr	r3, [r4, #0]
 800f6a0:	68e5      	ldr	r5, [r4, #12]
 800f6a2:	6832      	ldr	r2, [r6, #0]
 800f6a4:	f003 0306 	and.w	r3, r3, #6
 800f6a8:	2b04      	cmp	r3, #4
 800f6aa:	bf08      	it	eq
 800f6ac:	1aad      	subeq	r5, r5, r2
 800f6ae:	68a3      	ldr	r3, [r4, #8]
 800f6b0:	6922      	ldr	r2, [r4, #16]
 800f6b2:	bf0c      	ite	eq
 800f6b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f6b8:	2500      	movne	r5, #0
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	bfc4      	itt	gt
 800f6be:	1a9b      	subgt	r3, r3, r2
 800f6c0:	18ed      	addgt	r5, r5, r3
 800f6c2:	2600      	movs	r6, #0
 800f6c4:	341a      	adds	r4, #26
 800f6c6:	42b5      	cmp	r5, r6
 800f6c8:	d11a      	bne.n	800f700 <_printf_common+0xc8>
 800f6ca:	2000      	movs	r0, #0
 800f6cc:	e008      	b.n	800f6e0 <_printf_common+0xa8>
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	4652      	mov	r2, sl
 800f6d2:	4649      	mov	r1, r9
 800f6d4:	4638      	mov	r0, r7
 800f6d6:	47c0      	blx	r8
 800f6d8:	3001      	adds	r0, #1
 800f6da:	d103      	bne.n	800f6e4 <_printf_common+0xac>
 800f6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f6e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6e4:	3501      	adds	r5, #1
 800f6e6:	e7c6      	b.n	800f676 <_printf_common+0x3e>
 800f6e8:	18e1      	adds	r1, r4, r3
 800f6ea:	1c5a      	adds	r2, r3, #1
 800f6ec:	2030      	movs	r0, #48	; 0x30
 800f6ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f6f2:	4422      	add	r2, r4
 800f6f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f6f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f6fc:	3302      	adds	r3, #2
 800f6fe:	e7c7      	b.n	800f690 <_printf_common+0x58>
 800f700:	2301      	movs	r3, #1
 800f702:	4622      	mov	r2, r4
 800f704:	4649      	mov	r1, r9
 800f706:	4638      	mov	r0, r7
 800f708:	47c0      	blx	r8
 800f70a:	3001      	adds	r0, #1
 800f70c:	d0e6      	beq.n	800f6dc <_printf_common+0xa4>
 800f70e:	3601      	adds	r6, #1
 800f710:	e7d9      	b.n	800f6c6 <_printf_common+0x8e>
	...

0800f714 <_printf_i>:
 800f714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f718:	7e0f      	ldrb	r7, [r1, #24]
 800f71a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f71c:	2f78      	cmp	r7, #120	; 0x78
 800f71e:	4691      	mov	r9, r2
 800f720:	4680      	mov	r8, r0
 800f722:	460c      	mov	r4, r1
 800f724:	469a      	mov	sl, r3
 800f726:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f72a:	d807      	bhi.n	800f73c <_printf_i+0x28>
 800f72c:	2f62      	cmp	r7, #98	; 0x62
 800f72e:	d80a      	bhi.n	800f746 <_printf_i+0x32>
 800f730:	2f00      	cmp	r7, #0
 800f732:	f000 80d8 	beq.w	800f8e6 <_printf_i+0x1d2>
 800f736:	2f58      	cmp	r7, #88	; 0x58
 800f738:	f000 80a3 	beq.w	800f882 <_printf_i+0x16e>
 800f73c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f740:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f744:	e03a      	b.n	800f7bc <_printf_i+0xa8>
 800f746:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f74a:	2b15      	cmp	r3, #21
 800f74c:	d8f6      	bhi.n	800f73c <_printf_i+0x28>
 800f74e:	a101      	add	r1, pc, #4	; (adr r1, 800f754 <_printf_i+0x40>)
 800f750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f754:	0800f7ad 	.word	0x0800f7ad
 800f758:	0800f7c1 	.word	0x0800f7c1
 800f75c:	0800f73d 	.word	0x0800f73d
 800f760:	0800f73d 	.word	0x0800f73d
 800f764:	0800f73d 	.word	0x0800f73d
 800f768:	0800f73d 	.word	0x0800f73d
 800f76c:	0800f7c1 	.word	0x0800f7c1
 800f770:	0800f73d 	.word	0x0800f73d
 800f774:	0800f73d 	.word	0x0800f73d
 800f778:	0800f73d 	.word	0x0800f73d
 800f77c:	0800f73d 	.word	0x0800f73d
 800f780:	0800f8cd 	.word	0x0800f8cd
 800f784:	0800f7f1 	.word	0x0800f7f1
 800f788:	0800f8af 	.word	0x0800f8af
 800f78c:	0800f73d 	.word	0x0800f73d
 800f790:	0800f73d 	.word	0x0800f73d
 800f794:	0800f8ef 	.word	0x0800f8ef
 800f798:	0800f73d 	.word	0x0800f73d
 800f79c:	0800f7f1 	.word	0x0800f7f1
 800f7a0:	0800f73d 	.word	0x0800f73d
 800f7a4:	0800f73d 	.word	0x0800f73d
 800f7a8:	0800f8b7 	.word	0x0800f8b7
 800f7ac:	682b      	ldr	r3, [r5, #0]
 800f7ae:	1d1a      	adds	r2, r3, #4
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	602a      	str	r2, [r5, #0]
 800f7b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f7bc:	2301      	movs	r3, #1
 800f7be:	e0a3      	b.n	800f908 <_printf_i+0x1f4>
 800f7c0:	6820      	ldr	r0, [r4, #0]
 800f7c2:	6829      	ldr	r1, [r5, #0]
 800f7c4:	0606      	lsls	r6, r0, #24
 800f7c6:	f101 0304 	add.w	r3, r1, #4
 800f7ca:	d50a      	bpl.n	800f7e2 <_printf_i+0xce>
 800f7cc:	680e      	ldr	r6, [r1, #0]
 800f7ce:	602b      	str	r3, [r5, #0]
 800f7d0:	2e00      	cmp	r6, #0
 800f7d2:	da03      	bge.n	800f7dc <_printf_i+0xc8>
 800f7d4:	232d      	movs	r3, #45	; 0x2d
 800f7d6:	4276      	negs	r6, r6
 800f7d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f7dc:	485e      	ldr	r0, [pc, #376]	; (800f958 <_printf_i+0x244>)
 800f7de:	230a      	movs	r3, #10
 800f7e0:	e019      	b.n	800f816 <_printf_i+0x102>
 800f7e2:	680e      	ldr	r6, [r1, #0]
 800f7e4:	602b      	str	r3, [r5, #0]
 800f7e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f7ea:	bf18      	it	ne
 800f7ec:	b236      	sxthne	r6, r6
 800f7ee:	e7ef      	b.n	800f7d0 <_printf_i+0xbc>
 800f7f0:	682b      	ldr	r3, [r5, #0]
 800f7f2:	6820      	ldr	r0, [r4, #0]
 800f7f4:	1d19      	adds	r1, r3, #4
 800f7f6:	6029      	str	r1, [r5, #0]
 800f7f8:	0601      	lsls	r1, r0, #24
 800f7fa:	d501      	bpl.n	800f800 <_printf_i+0xec>
 800f7fc:	681e      	ldr	r6, [r3, #0]
 800f7fe:	e002      	b.n	800f806 <_printf_i+0xf2>
 800f800:	0646      	lsls	r6, r0, #25
 800f802:	d5fb      	bpl.n	800f7fc <_printf_i+0xe8>
 800f804:	881e      	ldrh	r6, [r3, #0]
 800f806:	4854      	ldr	r0, [pc, #336]	; (800f958 <_printf_i+0x244>)
 800f808:	2f6f      	cmp	r7, #111	; 0x6f
 800f80a:	bf0c      	ite	eq
 800f80c:	2308      	moveq	r3, #8
 800f80e:	230a      	movne	r3, #10
 800f810:	2100      	movs	r1, #0
 800f812:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f816:	6865      	ldr	r5, [r4, #4]
 800f818:	60a5      	str	r5, [r4, #8]
 800f81a:	2d00      	cmp	r5, #0
 800f81c:	bfa2      	ittt	ge
 800f81e:	6821      	ldrge	r1, [r4, #0]
 800f820:	f021 0104 	bicge.w	r1, r1, #4
 800f824:	6021      	strge	r1, [r4, #0]
 800f826:	b90e      	cbnz	r6, 800f82c <_printf_i+0x118>
 800f828:	2d00      	cmp	r5, #0
 800f82a:	d04d      	beq.n	800f8c8 <_printf_i+0x1b4>
 800f82c:	4615      	mov	r5, r2
 800f82e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f832:	fb03 6711 	mls	r7, r3, r1, r6
 800f836:	5dc7      	ldrb	r7, [r0, r7]
 800f838:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f83c:	4637      	mov	r7, r6
 800f83e:	42bb      	cmp	r3, r7
 800f840:	460e      	mov	r6, r1
 800f842:	d9f4      	bls.n	800f82e <_printf_i+0x11a>
 800f844:	2b08      	cmp	r3, #8
 800f846:	d10b      	bne.n	800f860 <_printf_i+0x14c>
 800f848:	6823      	ldr	r3, [r4, #0]
 800f84a:	07de      	lsls	r6, r3, #31
 800f84c:	d508      	bpl.n	800f860 <_printf_i+0x14c>
 800f84e:	6923      	ldr	r3, [r4, #16]
 800f850:	6861      	ldr	r1, [r4, #4]
 800f852:	4299      	cmp	r1, r3
 800f854:	bfde      	ittt	le
 800f856:	2330      	movle	r3, #48	; 0x30
 800f858:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f85c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f860:	1b52      	subs	r2, r2, r5
 800f862:	6122      	str	r2, [r4, #16]
 800f864:	f8cd a000 	str.w	sl, [sp]
 800f868:	464b      	mov	r3, r9
 800f86a:	aa03      	add	r2, sp, #12
 800f86c:	4621      	mov	r1, r4
 800f86e:	4640      	mov	r0, r8
 800f870:	f7ff fee2 	bl	800f638 <_printf_common>
 800f874:	3001      	adds	r0, #1
 800f876:	d14c      	bne.n	800f912 <_printf_i+0x1fe>
 800f878:	f04f 30ff 	mov.w	r0, #4294967295
 800f87c:	b004      	add	sp, #16
 800f87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f882:	4835      	ldr	r0, [pc, #212]	; (800f958 <_printf_i+0x244>)
 800f884:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f888:	6829      	ldr	r1, [r5, #0]
 800f88a:	6823      	ldr	r3, [r4, #0]
 800f88c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f890:	6029      	str	r1, [r5, #0]
 800f892:	061d      	lsls	r5, r3, #24
 800f894:	d514      	bpl.n	800f8c0 <_printf_i+0x1ac>
 800f896:	07df      	lsls	r7, r3, #31
 800f898:	bf44      	itt	mi
 800f89a:	f043 0320 	orrmi.w	r3, r3, #32
 800f89e:	6023      	strmi	r3, [r4, #0]
 800f8a0:	b91e      	cbnz	r6, 800f8aa <_printf_i+0x196>
 800f8a2:	6823      	ldr	r3, [r4, #0]
 800f8a4:	f023 0320 	bic.w	r3, r3, #32
 800f8a8:	6023      	str	r3, [r4, #0]
 800f8aa:	2310      	movs	r3, #16
 800f8ac:	e7b0      	b.n	800f810 <_printf_i+0xfc>
 800f8ae:	6823      	ldr	r3, [r4, #0]
 800f8b0:	f043 0320 	orr.w	r3, r3, #32
 800f8b4:	6023      	str	r3, [r4, #0]
 800f8b6:	2378      	movs	r3, #120	; 0x78
 800f8b8:	4828      	ldr	r0, [pc, #160]	; (800f95c <_printf_i+0x248>)
 800f8ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f8be:	e7e3      	b.n	800f888 <_printf_i+0x174>
 800f8c0:	0659      	lsls	r1, r3, #25
 800f8c2:	bf48      	it	mi
 800f8c4:	b2b6      	uxthmi	r6, r6
 800f8c6:	e7e6      	b.n	800f896 <_printf_i+0x182>
 800f8c8:	4615      	mov	r5, r2
 800f8ca:	e7bb      	b.n	800f844 <_printf_i+0x130>
 800f8cc:	682b      	ldr	r3, [r5, #0]
 800f8ce:	6826      	ldr	r6, [r4, #0]
 800f8d0:	6961      	ldr	r1, [r4, #20]
 800f8d2:	1d18      	adds	r0, r3, #4
 800f8d4:	6028      	str	r0, [r5, #0]
 800f8d6:	0635      	lsls	r5, r6, #24
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	d501      	bpl.n	800f8e0 <_printf_i+0x1cc>
 800f8dc:	6019      	str	r1, [r3, #0]
 800f8de:	e002      	b.n	800f8e6 <_printf_i+0x1d2>
 800f8e0:	0670      	lsls	r0, r6, #25
 800f8e2:	d5fb      	bpl.n	800f8dc <_printf_i+0x1c8>
 800f8e4:	8019      	strh	r1, [r3, #0]
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	6123      	str	r3, [r4, #16]
 800f8ea:	4615      	mov	r5, r2
 800f8ec:	e7ba      	b.n	800f864 <_printf_i+0x150>
 800f8ee:	682b      	ldr	r3, [r5, #0]
 800f8f0:	1d1a      	adds	r2, r3, #4
 800f8f2:	602a      	str	r2, [r5, #0]
 800f8f4:	681d      	ldr	r5, [r3, #0]
 800f8f6:	6862      	ldr	r2, [r4, #4]
 800f8f8:	2100      	movs	r1, #0
 800f8fa:	4628      	mov	r0, r5
 800f8fc:	f7f0 fc98 	bl	8000230 <memchr>
 800f900:	b108      	cbz	r0, 800f906 <_printf_i+0x1f2>
 800f902:	1b40      	subs	r0, r0, r5
 800f904:	6060      	str	r0, [r4, #4]
 800f906:	6863      	ldr	r3, [r4, #4]
 800f908:	6123      	str	r3, [r4, #16]
 800f90a:	2300      	movs	r3, #0
 800f90c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f910:	e7a8      	b.n	800f864 <_printf_i+0x150>
 800f912:	6923      	ldr	r3, [r4, #16]
 800f914:	462a      	mov	r2, r5
 800f916:	4649      	mov	r1, r9
 800f918:	4640      	mov	r0, r8
 800f91a:	47d0      	blx	sl
 800f91c:	3001      	adds	r0, #1
 800f91e:	d0ab      	beq.n	800f878 <_printf_i+0x164>
 800f920:	6823      	ldr	r3, [r4, #0]
 800f922:	079b      	lsls	r3, r3, #30
 800f924:	d413      	bmi.n	800f94e <_printf_i+0x23a>
 800f926:	68e0      	ldr	r0, [r4, #12]
 800f928:	9b03      	ldr	r3, [sp, #12]
 800f92a:	4298      	cmp	r0, r3
 800f92c:	bfb8      	it	lt
 800f92e:	4618      	movlt	r0, r3
 800f930:	e7a4      	b.n	800f87c <_printf_i+0x168>
 800f932:	2301      	movs	r3, #1
 800f934:	4632      	mov	r2, r6
 800f936:	4649      	mov	r1, r9
 800f938:	4640      	mov	r0, r8
 800f93a:	47d0      	blx	sl
 800f93c:	3001      	adds	r0, #1
 800f93e:	d09b      	beq.n	800f878 <_printf_i+0x164>
 800f940:	3501      	adds	r5, #1
 800f942:	68e3      	ldr	r3, [r4, #12]
 800f944:	9903      	ldr	r1, [sp, #12]
 800f946:	1a5b      	subs	r3, r3, r1
 800f948:	42ab      	cmp	r3, r5
 800f94a:	dcf2      	bgt.n	800f932 <_printf_i+0x21e>
 800f94c:	e7eb      	b.n	800f926 <_printf_i+0x212>
 800f94e:	2500      	movs	r5, #0
 800f950:	f104 0619 	add.w	r6, r4, #25
 800f954:	e7f5      	b.n	800f942 <_printf_i+0x22e>
 800f956:	bf00      	nop
 800f958:	0801499a 	.word	0x0801499a
 800f95c:	080149ab 	.word	0x080149ab

0800f960 <iprintf>:
 800f960:	b40f      	push	{r0, r1, r2, r3}
 800f962:	4b0a      	ldr	r3, [pc, #40]	; (800f98c <iprintf+0x2c>)
 800f964:	b513      	push	{r0, r1, r4, lr}
 800f966:	681c      	ldr	r4, [r3, #0]
 800f968:	b124      	cbz	r4, 800f974 <iprintf+0x14>
 800f96a:	69a3      	ldr	r3, [r4, #24]
 800f96c:	b913      	cbnz	r3, 800f974 <iprintf+0x14>
 800f96e:	4620      	mov	r0, r4
 800f970:	f001 ff96 	bl	80118a0 <__sinit>
 800f974:	ab05      	add	r3, sp, #20
 800f976:	9a04      	ldr	r2, [sp, #16]
 800f978:	68a1      	ldr	r1, [r4, #8]
 800f97a:	9301      	str	r3, [sp, #4]
 800f97c:	4620      	mov	r0, r4
 800f97e:	f003 fa03 	bl	8012d88 <_vfiprintf_r>
 800f982:	b002      	add	sp, #8
 800f984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f988:	b004      	add	sp, #16
 800f98a:	4770      	bx	lr
 800f98c:	2000002c 	.word	0x2000002c

0800f990 <_puts_r>:
 800f990:	b570      	push	{r4, r5, r6, lr}
 800f992:	460e      	mov	r6, r1
 800f994:	4605      	mov	r5, r0
 800f996:	b118      	cbz	r0, 800f9a0 <_puts_r+0x10>
 800f998:	6983      	ldr	r3, [r0, #24]
 800f99a:	b90b      	cbnz	r3, 800f9a0 <_puts_r+0x10>
 800f99c:	f001 ff80 	bl	80118a0 <__sinit>
 800f9a0:	69ab      	ldr	r3, [r5, #24]
 800f9a2:	68ac      	ldr	r4, [r5, #8]
 800f9a4:	b913      	cbnz	r3, 800f9ac <_puts_r+0x1c>
 800f9a6:	4628      	mov	r0, r5
 800f9a8:	f001 ff7a 	bl	80118a0 <__sinit>
 800f9ac:	4b2c      	ldr	r3, [pc, #176]	; (800fa60 <_puts_r+0xd0>)
 800f9ae:	429c      	cmp	r4, r3
 800f9b0:	d120      	bne.n	800f9f4 <_puts_r+0x64>
 800f9b2:	686c      	ldr	r4, [r5, #4]
 800f9b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f9b6:	07db      	lsls	r3, r3, #31
 800f9b8:	d405      	bmi.n	800f9c6 <_puts_r+0x36>
 800f9ba:	89a3      	ldrh	r3, [r4, #12]
 800f9bc:	0598      	lsls	r0, r3, #22
 800f9be:	d402      	bmi.n	800f9c6 <_puts_r+0x36>
 800f9c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9c2:	f002 fb7e 	bl	80120c2 <__retarget_lock_acquire_recursive>
 800f9c6:	89a3      	ldrh	r3, [r4, #12]
 800f9c8:	0719      	lsls	r1, r3, #28
 800f9ca:	d51d      	bpl.n	800fa08 <_puts_r+0x78>
 800f9cc:	6923      	ldr	r3, [r4, #16]
 800f9ce:	b1db      	cbz	r3, 800fa08 <_puts_r+0x78>
 800f9d0:	3e01      	subs	r6, #1
 800f9d2:	68a3      	ldr	r3, [r4, #8]
 800f9d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f9d8:	3b01      	subs	r3, #1
 800f9da:	60a3      	str	r3, [r4, #8]
 800f9dc:	bb39      	cbnz	r1, 800fa2e <_puts_r+0x9e>
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	da38      	bge.n	800fa54 <_puts_r+0xc4>
 800f9e2:	4622      	mov	r2, r4
 800f9e4:	210a      	movs	r1, #10
 800f9e6:	4628      	mov	r0, r5
 800f9e8:	f000 ff04 	bl	80107f4 <__swbuf_r>
 800f9ec:	3001      	adds	r0, #1
 800f9ee:	d011      	beq.n	800fa14 <_puts_r+0x84>
 800f9f0:	250a      	movs	r5, #10
 800f9f2:	e011      	b.n	800fa18 <_puts_r+0x88>
 800f9f4:	4b1b      	ldr	r3, [pc, #108]	; (800fa64 <_puts_r+0xd4>)
 800f9f6:	429c      	cmp	r4, r3
 800f9f8:	d101      	bne.n	800f9fe <_puts_r+0x6e>
 800f9fa:	68ac      	ldr	r4, [r5, #8]
 800f9fc:	e7da      	b.n	800f9b4 <_puts_r+0x24>
 800f9fe:	4b1a      	ldr	r3, [pc, #104]	; (800fa68 <_puts_r+0xd8>)
 800fa00:	429c      	cmp	r4, r3
 800fa02:	bf08      	it	eq
 800fa04:	68ec      	ldreq	r4, [r5, #12]
 800fa06:	e7d5      	b.n	800f9b4 <_puts_r+0x24>
 800fa08:	4621      	mov	r1, r4
 800fa0a:	4628      	mov	r0, r5
 800fa0c:	f000 ff44 	bl	8010898 <__swsetup_r>
 800fa10:	2800      	cmp	r0, #0
 800fa12:	d0dd      	beq.n	800f9d0 <_puts_r+0x40>
 800fa14:	f04f 35ff 	mov.w	r5, #4294967295
 800fa18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa1a:	07da      	lsls	r2, r3, #31
 800fa1c:	d405      	bmi.n	800fa2a <_puts_r+0x9a>
 800fa1e:	89a3      	ldrh	r3, [r4, #12]
 800fa20:	059b      	lsls	r3, r3, #22
 800fa22:	d402      	bmi.n	800fa2a <_puts_r+0x9a>
 800fa24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa26:	f002 fb4d 	bl	80120c4 <__retarget_lock_release_recursive>
 800fa2a:	4628      	mov	r0, r5
 800fa2c:	bd70      	pop	{r4, r5, r6, pc}
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	da04      	bge.n	800fa3c <_puts_r+0xac>
 800fa32:	69a2      	ldr	r2, [r4, #24]
 800fa34:	429a      	cmp	r2, r3
 800fa36:	dc06      	bgt.n	800fa46 <_puts_r+0xb6>
 800fa38:	290a      	cmp	r1, #10
 800fa3a:	d004      	beq.n	800fa46 <_puts_r+0xb6>
 800fa3c:	6823      	ldr	r3, [r4, #0]
 800fa3e:	1c5a      	adds	r2, r3, #1
 800fa40:	6022      	str	r2, [r4, #0]
 800fa42:	7019      	strb	r1, [r3, #0]
 800fa44:	e7c5      	b.n	800f9d2 <_puts_r+0x42>
 800fa46:	4622      	mov	r2, r4
 800fa48:	4628      	mov	r0, r5
 800fa4a:	f000 fed3 	bl	80107f4 <__swbuf_r>
 800fa4e:	3001      	adds	r0, #1
 800fa50:	d1bf      	bne.n	800f9d2 <_puts_r+0x42>
 800fa52:	e7df      	b.n	800fa14 <_puts_r+0x84>
 800fa54:	6823      	ldr	r3, [r4, #0]
 800fa56:	250a      	movs	r5, #10
 800fa58:	1c5a      	adds	r2, r3, #1
 800fa5a:	6022      	str	r2, [r4, #0]
 800fa5c:	701d      	strb	r5, [r3, #0]
 800fa5e:	e7db      	b.n	800fa18 <_puts_r+0x88>
 800fa60:	08014bc4 	.word	0x08014bc4
 800fa64:	08014be4 	.word	0x08014be4
 800fa68:	08014ba4 	.word	0x08014ba4

0800fa6c <puts>:
 800fa6c:	4b02      	ldr	r3, [pc, #8]	; (800fa78 <puts+0xc>)
 800fa6e:	4601      	mov	r1, r0
 800fa70:	6818      	ldr	r0, [r3, #0]
 800fa72:	f7ff bf8d 	b.w	800f990 <_puts_r>
 800fa76:	bf00      	nop
 800fa78:	2000002c 	.word	0x2000002c

0800fa7c <sulp>:
 800fa7c:	b570      	push	{r4, r5, r6, lr}
 800fa7e:	4604      	mov	r4, r0
 800fa80:	460d      	mov	r5, r1
 800fa82:	ec45 4b10 	vmov	d0, r4, r5
 800fa86:	4616      	mov	r6, r2
 800fa88:	f002 ff0e 	bl	80128a8 <__ulp>
 800fa8c:	ec51 0b10 	vmov	r0, r1, d0
 800fa90:	b17e      	cbz	r6, 800fab2 <sulp+0x36>
 800fa92:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fa96:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	dd09      	ble.n	800fab2 <sulp+0x36>
 800fa9e:	051b      	lsls	r3, r3, #20
 800faa0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800faa4:	2400      	movs	r4, #0
 800faa6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800faaa:	4622      	mov	r2, r4
 800faac:	462b      	mov	r3, r5
 800faae:	f7f0 fdcb 	bl	8000648 <__aeabi_dmul>
 800fab2:	bd70      	pop	{r4, r5, r6, pc}
 800fab4:	0000      	movs	r0, r0
	...

0800fab8 <_strtod_l>:
 800fab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fabc:	ed2d 8b02 	vpush	{d8}
 800fac0:	b09d      	sub	sp, #116	; 0x74
 800fac2:	461f      	mov	r7, r3
 800fac4:	2300      	movs	r3, #0
 800fac6:	9318      	str	r3, [sp, #96]	; 0x60
 800fac8:	4ba2      	ldr	r3, [pc, #648]	; (800fd54 <_strtod_l+0x29c>)
 800faca:	9213      	str	r2, [sp, #76]	; 0x4c
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	9305      	str	r3, [sp, #20]
 800fad0:	4604      	mov	r4, r0
 800fad2:	4618      	mov	r0, r3
 800fad4:	4688      	mov	r8, r1
 800fad6:	f7f0 fba3 	bl	8000220 <strlen>
 800fada:	f04f 0a00 	mov.w	sl, #0
 800fade:	4605      	mov	r5, r0
 800fae0:	f04f 0b00 	mov.w	fp, #0
 800fae4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fae8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800faea:	781a      	ldrb	r2, [r3, #0]
 800faec:	2a2b      	cmp	r2, #43	; 0x2b
 800faee:	d04e      	beq.n	800fb8e <_strtod_l+0xd6>
 800faf0:	d83b      	bhi.n	800fb6a <_strtod_l+0xb2>
 800faf2:	2a0d      	cmp	r2, #13
 800faf4:	d834      	bhi.n	800fb60 <_strtod_l+0xa8>
 800faf6:	2a08      	cmp	r2, #8
 800faf8:	d834      	bhi.n	800fb64 <_strtod_l+0xac>
 800fafa:	2a00      	cmp	r2, #0
 800fafc:	d03e      	beq.n	800fb7c <_strtod_l+0xc4>
 800fafe:	2300      	movs	r3, #0
 800fb00:	930a      	str	r3, [sp, #40]	; 0x28
 800fb02:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800fb04:	7833      	ldrb	r3, [r6, #0]
 800fb06:	2b30      	cmp	r3, #48	; 0x30
 800fb08:	f040 80b0 	bne.w	800fc6c <_strtod_l+0x1b4>
 800fb0c:	7873      	ldrb	r3, [r6, #1]
 800fb0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fb12:	2b58      	cmp	r3, #88	; 0x58
 800fb14:	d168      	bne.n	800fbe8 <_strtod_l+0x130>
 800fb16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb18:	9301      	str	r3, [sp, #4]
 800fb1a:	ab18      	add	r3, sp, #96	; 0x60
 800fb1c:	9702      	str	r7, [sp, #8]
 800fb1e:	9300      	str	r3, [sp, #0]
 800fb20:	4a8d      	ldr	r2, [pc, #564]	; (800fd58 <_strtod_l+0x2a0>)
 800fb22:	ab19      	add	r3, sp, #100	; 0x64
 800fb24:	a917      	add	r1, sp, #92	; 0x5c
 800fb26:	4620      	mov	r0, r4
 800fb28:	f001 ffbe 	bl	8011aa8 <__gethex>
 800fb2c:	f010 0707 	ands.w	r7, r0, #7
 800fb30:	4605      	mov	r5, r0
 800fb32:	d005      	beq.n	800fb40 <_strtod_l+0x88>
 800fb34:	2f06      	cmp	r7, #6
 800fb36:	d12c      	bne.n	800fb92 <_strtod_l+0xda>
 800fb38:	3601      	adds	r6, #1
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	9617      	str	r6, [sp, #92]	; 0x5c
 800fb3e:	930a      	str	r3, [sp, #40]	; 0x28
 800fb40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	f040 8590 	bne.w	8010668 <_strtod_l+0xbb0>
 800fb48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb4a:	b1eb      	cbz	r3, 800fb88 <_strtod_l+0xd0>
 800fb4c:	4652      	mov	r2, sl
 800fb4e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fb52:	ec43 2b10 	vmov	d0, r2, r3
 800fb56:	b01d      	add	sp, #116	; 0x74
 800fb58:	ecbd 8b02 	vpop	{d8}
 800fb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb60:	2a20      	cmp	r2, #32
 800fb62:	d1cc      	bne.n	800fafe <_strtod_l+0x46>
 800fb64:	3301      	adds	r3, #1
 800fb66:	9317      	str	r3, [sp, #92]	; 0x5c
 800fb68:	e7be      	b.n	800fae8 <_strtod_l+0x30>
 800fb6a:	2a2d      	cmp	r2, #45	; 0x2d
 800fb6c:	d1c7      	bne.n	800fafe <_strtod_l+0x46>
 800fb6e:	2201      	movs	r2, #1
 800fb70:	920a      	str	r2, [sp, #40]	; 0x28
 800fb72:	1c5a      	adds	r2, r3, #1
 800fb74:	9217      	str	r2, [sp, #92]	; 0x5c
 800fb76:	785b      	ldrb	r3, [r3, #1]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d1c2      	bne.n	800fb02 <_strtod_l+0x4a>
 800fb7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fb7e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	f040 856e 	bne.w	8010664 <_strtod_l+0xbac>
 800fb88:	4652      	mov	r2, sl
 800fb8a:	465b      	mov	r3, fp
 800fb8c:	e7e1      	b.n	800fb52 <_strtod_l+0x9a>
 800fb8e:	2200      	movs	r2, #0
 800fb90:	e7ee      	b.n	800fb70 <_strtod_l+0xb8>
 800fb92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fb94:	b13a      	cbz	r2, 800fba6 <_strtod_l+0xee>
 800fb96:	2135      	movs	r1, #53	; 0x35
 800fb98:	a81a      	add	r0, sp, #104	; 0x68
 800fb9a:	f002 ff90 	bl	8012abe <__copybits>
 800fb9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fba0:	4620      	mov	r0, r4
 800fba2:	f002 fb4f 	bl	8012244 <_Bfree>
 800fba6:	3f01      	subs	r7, #1
 800fba8:	2f04      	cmp	r7, #4
 800fbaa:	d806      	bhi.n	800fbba <_strtod_l+0x102>
 800fbac:	e8df f007 	tbb	[pc, r7]
 800fbb0:	1714030a 	.word	0x1714030a
 800fbb4:	0a          	.byte	0x0a
 800fbb5:	00          	.byte	0x00
 800fbb6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800fbba:	0728      	lsls	r0, r5, #28
 800fbbc:	d5c0      	bpl.n	800fb40 <_strtod_l+0x88>
 800fbbe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fbc2:	e7bd      	b.n	800fb40 <_strtod_l+0x88>
 800fbc4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800fbc8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fbca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fbce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fbd2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fbd6:	e7f0      	b.n	800fbba <_strtod_l+0x102>
 800fbd8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800fd5c <_strtod_l+0x2a4>
 800fbdc:	e7ed      	b.n	800fbba <_strtod_l+0x102>
 800fbde:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fbe2:	f04f 3aff 	mov.w	sl, #4294967295
 800fbe6:	e7e8      	b.n	800fbba <_strtod_l+0x102>
 800fbe8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fbea:	1c5a      	adds	r2, r3, #1
 800fbec:	9217      	str	r2, [sp, #92]	; 0x5c
 800fbee:	785b      	ldrb	r3, [r3, #1]
 800fbf0:	2b30      	cmp	r3, #48	; 0x30
 800fbf2:	d0f9      	beq.n	800fbe8 <_strtod_l+0x130>
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d0a3      	beq.n	800fb40 <_strtod_l+0x88>
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	f04f 0900 	mov.w	r9, #0
 800fbfe:	9304      	str	r3, [sp, #16]
 800fc00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fc02:	9308      	str	r3, [sp, #32]
 800fc04:	f8cd 901c 	str.w	r9, [sp, #28]
 800fc08:	464f      	mov	r7, r9
 800fc0a:	220a      	movs	r2, #10
 800fc0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fc0e:	7806      	ldrb	r6, [r0, #0]
 800fc10:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fc14:	b2d9      	uxtb	r1, r3
 800fc16:	2909      	cmp	r1, #9
 800fc18:	d92a      	bls.n	800fc70 <_strtod_l+0x1b8>
 800fc1a:	9905      	ldr	r1, [sp, #20]
 800fc1c:	462a      	mov	r2, r5
 800fc1e:	f003 fa3e 	bl	801309e <strncmp>
 800fc22:	b398      	cbz	r0, 800fc8c <_strtod_l+0x1d4>
 800fc24:	2000      	movs	r0, #0
 800fc26:	4632      	mov	r2, r6
 800fc28:	463d      	mov	r5, r7
 800fc2a:	9005      	str	r0, [sp, #20]
 800fc2c:	4603      	mov	r3, r0
 800fc2e:	2a65      	cmp	r2, #101	; 0x65
 800fc30:	d001      	beq.n	800fc36 <_strtod_l+0x17e>
 800fc32:	2a45      	cmp	r2, #69	; 0x45
 800fc34:	d118      	bne.n	800fc68 <_strtod_l+0x1b0>
 800fc36:	b91d      	cbnz	r5, 800fc40 <_strtod_l+0x188>
 800fc38:	9a04      	ldr	r2, [sp, #16]
 800fc3a:	4302      	orrs	r2, r0
 800fc3c:	d09e      	beq.n	800fb7c <_strtod_l+0xc4>
 800fc3e:	2500      	movs	r5, #0
 800fc40:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fc44:	f108 0201 	add.w	r2, r8, #1
 800fc48:	9217      	str	r2, [sp, #92]	; 0x5c
 800fc4a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fc4e:	2a2b      	cmp	r2, #43	; 0x2b
 800fc50:	d075      	beq.n	800fd3e <_strtod_l+0x286>
 800fc52:	2a2d      	cmp	r2, #45	; 0x2d
 800fc54:	d07b      	beq.n	800fd4e <_strtod_l+0x296>
 800fc56:	f04f 0c00 	mov.w	ip, #0
 800fc5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fc5e:	2909      	cmp	r1, #9
 800fc60:	f240 8082 	bls.w	800fd68 <_strtod_l+0x2b0>
 800fc64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fc68:	2600      	movs	r6, #0
 800fc6a:	e09d      	b.n	800fda8 <_strtod_l+0x2f0>
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	e7c4      	b.n	800fbfa <_strtod_l+0x142>
 800fc70:	2f08      	cmp	r7, #8
 800fc72:	bfd8      	it	le
 800fc74:	9907      	ldrle	r1, [sp, #28]
 800fc76:	f100 0001 	add.w	r0, r0, #1
 800fc7a:	bfda      	itte	le
 800fc7c:	fb02 3301 	mlale	r3, r2, r1, r3
 800fc80:	9307      	strle	r3, [sp, #28]
 800fc82:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fc86:	3701      	adds	r7, #1
 800fc88:	9017      	str	r0, [sp, #92]	; 0x5c
 800fc8a:	e7bf      	b.n	800fc0c <_strtod_l+0x154>
 800fc8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fc8e:	195a      	adds	r2, r3, r5
 800fc90:	9217      	str	r2, [sp, #92]	; 0x5c
 800fc92:	5d5a      	ldrb	r2, [r3, r5]
 800fc94:	2f00      	cmp	r7, #0
 800fc96:	d037      	beq.n	800fd08 <_strtod_l+0x250>
 800fc98:	9005      	str	r0, [sp, #20]
 800fc9a:	463d      	mov	r5, r7
 800fc9c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fca0:	2b09      	cmp	r3, #9
 800fca2:	d912      	bls.n	800fcca <_strtod_l+0x212>
 800fca4:	2301      	movs	r3, #1
 800fca6:	e7c2      	b.n	800fc2e <_strtod_l+0x176>
 800fca8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fcaa:	1c5a      	adds	r2, r3, #1
 800fcac:	9217      	str	r2, [sp, #92]	; 0x5c
 800fcae:	785a      	ldrb	r2, [r3, #1]
 800fcb0:	3001      	adds	r0, #1
 800fcb2:	2a30      	cmp	r2, #48	; 0x30
 800fcb4:	d0f8      	beq.n	800fca8 <_strtod_l+0x1f0>
 800fcb6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fcba:	2b08      	cmp	r3, #8
 800fcbc:	f200 84d9 	bhi.w	8010672 <_strtod_l+0xbba>
 800fcc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fcc2:	9005      	str	r0, [sp, #20]
 800fcc4:	2000      	movs	r0, #0
 800fcc6:	9308      	str	r3, [sp, #32]
 800fcc8:	4605      	mov	r5, r0
 800fcca:	3a30      	subs	r2, #48	; 0x30
 800fccc:	f100 0301 	add.w	r3, r0, #1
 800fcd0:	d014      	beq.n	800fcfc <_strtod_l+0x244>
 800fcd2:	9905      	ldr	r1, [sp, #20]
 800fcd4:	4419      	add	r1, r3
 800fcd6:	9105      	str	r1, [sp, #20]
 800fcd8:	462b      	mov	r3, r5
 800fcda:	eb00 0e05 	add.w	lr, r0, r5
 800fcde:	210a      	movs	r1, #10
 800fce0:	4573      	cmp	r3, lr
 800fce2:	d113      	bne.n	800fd0c <_strtod_l+0x254>
 800fce4:	182b      	adds	r3, r5, r0
 800fce6:	2b08      	cmp	r3, #8
 800fce8:	f105 0501 	add.w	r5, r5, #1
 800fcec:	4405      	add	r5, r0
 800fcee:	dc1c      	bgt.n	800fd2a <_strtod_l+0x272>
 800fcf0:	9907      	ldr	r1, [sp, #28]
 800fcf2:	230a      	movs	r3, #10
 800fcf4:	fb03 2301 	mla	r3, r3, r1, r2
 800fcf8:	9307      	str	r3, [sp, #28]
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fcfe:	1c51      	adds	r1, r2, #1
 800fd00:	9117      	str	r1, [sp, #92]	; 0x5c
 800fd02:	7852      	ldrb	r2, [r2, #1]
 800fd04:	4618      	mov	r0, r3
 800fd06:	e7c9      	b.n	800fc9c <_strtod_l+0x1e4>
 800fd08:	4638      	mov	r0, r7
 800fd0a:	e7d2      	b.n	800fcb2 <_strtod_l+0x1fa>
 800fd0c:	2b08      	cmp	r3, #8
 800fd0e:	dc04      	bgt.n	800fd1a <_strtod_l+0x262>
 800fd10:	9e07      	ldr	r6, [sp, #28]
 800fd12:	434e      	muls	r6, r1
 800fd14:	9607      	str	r6, [sp, #28]
 800fd16:	3301      	adds	r3, #1
 800fd18:	e7e2      	b.n	800fce0 <_strtod_l+0x228>
 800fd1a:	f103 0c01 	add.w	ip, r3, #1
 800fd1e:	f1bc 0f10 	cmp.w	ip, #16
 800fd22:	bfd8      	it	le
 800fd24:	fb01 f909 	mulle.w	r9, r1, r9
 800fd28:	e7f5      	b.n	800fd16 <_strtod_l+0x25e>
 800fd2a:	2d10      	cmp	r5, #16
 800fd2c:	bfdc      	itt	le
 800fd2e:	230a      	movle	r3, #10
 800fd30:	fb03 2909 	mlale	r9, r3, r9, r2
 800fd34:	e7e1      	b.n	800fcfa <_strtod_l+0x242>
 800fd36:	2300      	movs	r3, #0
 800fd38:	9305      	str	r3, [sp, #20]
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	e77c      	b.n	800fc38 <_strtod_l+0x180>
 800fd3e:	f04f 0c00 	mov.w	ip, #0
 800fd42:	f108 0202 	add.w	r2, r8, #2
 800fd46:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd48:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fd4c:	e785      	b.n	800fc5a <_strtod_l+0x1a2>
 800fd4e:	f04f 0c01 	mov.w	ip, #1
 800fd52:	e7f6      	b.n	800fd42 <_strtod_l+0x28a>
 800fd54:	08014c6c 	.word	0x08014c6c
 800fd58:	080149bc 	.word	0x080149bc
 800fd5c:	7ff00000 	.word	0x7ff00000
 800fd60:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fd62:	1c51      	adds	r1, r2, #1
 800fd64:	9117      	str	r1, [sp, #92]	; 0x5c
 800fd66:	7852      	ldrb	r2, [r2, #1]
 800fd68:	2a30      	cmp	r2, #48	; 0x30
 800fd6a:	d0f9      	beq.n	800fd60 <_strtod_l+0x2a8>
 800fd6c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800fd70:	2908      	cmp	r1, #8
 800fd72:	f63f af79 	bhi.w	800fc68 <_strtod_l+0x1b0>
 800fd76:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800fd7a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fd7c:	9206      	str	r2, [sp, #24]
 800fd7e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fd80:	1c51      	adds	r1, r2, #1
 800fd82:	9117      	str	r1, [sp, #92]	; 0x5c
 800fd84:	7852      	ldrb	r2, [r2, #1]
 800fd86:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800fd8a:	2e09      	cmp	r6, #9
 800fd8c:	d937      	bls.n	800fdfe <_strtod_l+0x346>
 800fd8e:	9e06      	ldr	r6, [sp, #24]
 800fd90:	1b89      	subs	r1, r1, r6
 800fd92:	2908      	cmp	r1, #8
 800fd94:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fd98:	dc02      	bgt.n	800fda0 <_strtod_l+0x2e8>
 800fd9a:	4576      	cmp	r6, lr
 800fd9c:	bfa8      	it	ge
 800fd9e:	4676      	movge	r6, lr
 800fda0:	f1bc 0f00 	cmp.w	ip, #0
 800fda4:	d000      	beq.n	800fda8 <_strtod_l+0x2f0>
 800fda6:	4276      	negs	r6, r6
 800fda8:	2d00      	cmp	r5, #0
 800fdaa:	d14d      	bne.n	800fe48 <_strtod_l+0x390>
 800fdac:	9904      	ldr	r1, [sp, #16]
 800fdae:	4301      	orrs	r1, r0
 800fdb0:	f47f aec6 	bne.w	800fb40 <_strtod_l+0x88>
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	f47f aee1 	bne.w	800fb7c <_strtod_l+0xc4>
 800fdba:	2a69      	cmp	r2, #105	; 0x69
 800fdbc:	d027      	beq.n	800fe0e <_strtod_l+0x356>
 800fdbe:	dc24      	bgt.n	800fe0a <_strtod_l+0x352>
 800fdc0:	2a49      	cmp	r2, #73	; 0x49
 800fdc2:	d024      	beq.n	800fe0e <_strtod_l+0x356>
 800fdc4:	2a4e      	cmp	r2, #78	; 0x4e
 800fdc6:	f47f aed9 	bne.w	800fb7c <_strtod_l+0xc4>
 800fdca:	499f      	ldr	r1, [pc, #636]	; (8010048 <_strtod_l+0x590>)
 800fdcc:	a817      	add	r0, sp, #92	; 0x5c
 800fdce:	f002 f8c3 	bl	8011f58 <__match>
 800fdd2:	2800      	cmp	r0, #0
 800fdd4:	f43f aed2 	beq.w	800fb7c <_strtod_l+0xc4>
 800fdd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fdda:	781b      	ldrb	r3, [r3, #0]
 800fddc:	2b28      	cmp	r3, #40	; 0x28
 800fdde:	d12d      	bne.n	800fe3c <_strtod_l+0x384>
 800fde0:	499a      	ldr	r1, [pc, #616]	; (801004c <_strtod_l+0x594>)
 800fde2:	aa1a      	add	r2, sp, #104	; 0x68
 800fde4:	a817      	add	r0, sp, #92	; 0x5c
 800fde6:	f002 f8cb 	bl	8011f80 <__hexnan>
 800fdea:	2805      	cmp	r0, #5
 800fdec:	d126      	bne.n	800fe3c <_strtod_l+0x384>
 800fdee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fdf0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800fdf4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fdf8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fdfc:	e6a0      	b.n	800fb40 <_strtod_l+0x88>
 800fdfe:	210a      	movs	r1, #10
 800fe00:	fb01 2e0e 	mla	lr, r1, lr, r2
 800fe04:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fe08:	e7b9      	b.n	800fd7e <_strtod_l+0x2c6>
 800fe0a:	2a6e      	cmp	r2, #110	; 0x6e
 800fe0c:	e7db      	b.n	800fdc6 <_strtod_l+0x30e>
 800fe0e:	4990      	ldr	r1, [pc, #576]	; (8010050 <_strtod_l+0x598>)
 800fe10:	a817      	add	r0, sp, #92	; 0x5c
 800fe12:	f002 f8a1 	bl	8011f58 <__match>
 800fe16:	2800      	cmp	r0, #0
 800fe18:	f43f aeb0 	beq.w	800fb7c <_strtod_l+0xc4>
 800fe1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe1e:	498d      	ldr	r1, [pc, #564]	; (8010054 <_strtod_l+0x59c>)
 800fe20:	3b01      	subs	r3, #1
 800fe22:	a817      	add	r0, sp, #92	; 0x5c
 800fe24:	9317      	str	r3, [sp, #92]	; 0x5c
 800fe26:	f002 f897 	bl	8011f58 <__match>
 800fe2a:	b910      	cbnz	r0, 800fe32 <_strtod_l+0x37a>
 800fe2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe2e:	3301      	adds	r3, #1
 800fe30:	9317      	str	r3, [sp, #92]	; 0x5c
 800fe32:	f8df b230 	ldr.w	fp, [pc, #560]	; 8010064 <_strtod_l+0x5ac>
 800fe36:	f04f 0a00 	mov.w	sl, #0
 800fe3a:	e681      	b.n	800fb40 <_strtod_l+0x88>
 800fe3c:	4886      	ldr	r0, [pc, #536]	; (8010058 <_strtod_l+0x5a0>)
 800fe3e:	f003 f8d3 	bl	8012fe8 <nan>
 800fe42:	ec5b ab10 	vmov	sl, fp, d0
 800fe46:	e67b      	b.n	800fb40 <_strtod_l+0x88>
 800fe48:	9b05      	ldr	r3, [sp, #20]
 800fe4a:	9807      	ldr	r0, [sp, #28]
 800fe4c:	1af3      	subs	r3, r6, r3
 800fe4e:	2f00      	cmp	r7, #0
 800fe50:	bf08      	it	eq
 800fe52:	462f      	moveq	r7, r5
 800fe54:	2d10      	cmp	r5, #16
 800fe56:	9306      	str	r3, [sp, #24]
 800fe58:	46a8      	mov	r8, r5
 800fe5a:	bfa8      	it	ge
 800fe5c:	f04f 0810 	movge.w	r8, #16
 800fe60:	f7f0 fb78 	bl	8000554 <__aeabi_ui2d>
 800fe64:	2d09      	cmp	r5, #9
 800fe66:	4682      	mov	sl, r0
 800fe68:	468b      	mov	fp, r1
 800fe6a:	dd13      	ble.n	800fe94 <_strtod_l+0x3dc>
 800fe6c:	4b7b      	ldr	r3, [pc, #492]	; (801005c <_strtod_l+0x5a4>)
 800fe6e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fe72:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fe76:	f7f0 fbe7 	bl	8000648 <__aeabi_dmul>
 800fe7a:	4682      	mov	sl, r0
 800fe7c:	4648      	mov	r0, r9
 800fe7e:	468b      	mov	fp, r1
 800fe80:	f7f0 fb68 	bl	8000554 <__aeabi_ui2d>
 800fe84:	4602      	mov	r2, r0
 800fe86:	460b      	mov	r3, r1
 800fe88:	4650      	mov	r0, sl
 800fe8a:	4659      	mov	r1, fp
 800fe8c:	f7f0 fa26 	bl	80002dc <__adddf3>
 800fe90:	4682      	mov	sl, r0
 800fe92:	468b      	mov	fp, r1
 800fe94:	2d0f      	cmp	r5, #15
 800fe96:	dc38      	bgt.n	800ff0a <_strtod_l+0x452>
 800fe98:	9b06      	ldr	r3, [sp, #24]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	f43f ae50 	beq.w	800fb40 <_strtod_l+0x88>
 800fea0:	dd24      	ble.n	800feec <_strtod_l+0x434>
 800fea2:	2b16      	cmp	r3, #22
 800fea4:	dc0b      	bgt.n	800febe <_strtod_l+0x406>
 800fea6:	496d      	ldr	r1, [pc, #436]	; (801005c <_strtod_l+0x5a4>)
 800fea8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800feac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feb0:	4652      	mov	r2, sl
 800feb2:	465b      	mov	r3, fp
 800feb4:	f7f0 fbc8 	bl	8000648 <__aeabi_dmul>
 800feb8:	4682      	mov	sl, r0
 800feba:	468b      	mov	fp, r1
 800febc:	e640      	b.n	800fb40 <_strtod_l+0x88>
 800febe:	9a06      	ldr	r2, [sp, #24]
 800fec0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fec4:	4293      	cmp	r3, r2
 800fec6:	db20      	blt.n	800ff0a <_strtod_l+0x452>
 800fec8:	4c64      	ldr	r4, [pc, #400]	; (801005c <_strtod_l+0x5a4>)
 800feca:	f1c5 050f 	rsb	r5, r5, #15
 800fece:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fed2:	4652      	mov	r2, sl
 800fed4:	465b      	mov	r3, fp
 800fed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feda:	f7f0 fbb5 	bl	8000648 <__aeabi_dmul>
 800fede:	9b06      	ldr	r3, [sp, #24]
 800fee0:	1b5d      	subs	r5, r3, r5
 800fee2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fee6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800feea:	e7e3      	b.n	800feb4 <_strtod_l+0x3fc>
 800feec:	9b06      	ldr	r3, [sp, #24]
 800feee:	3316      	adds	r3, #22
 800fef0:	db0b      	blt.n	800ff0a <_strtod_l+0x452>
 800fef2:	9b05      	ldr	r3, [sp, #20]
 800fef4:	1b9e      	subs	r6, r3, r6
 800fef6:	4b59      	ldr	r3, [pc, #356]	; (801005c <_strtod_l+0x5a4>)
 800fef8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800fefc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ff00:	4650      	mov	r0, sl
 800ff02:	4659      	mov	r1, fp
 800ff04:	f7f0 fcca 	bl	800089c <__aeabi_ddiv>
 800ff08:	e7d6      	b.n	800feb8 <_strtod_l+0x400>
 800ff0a:	9b06      	ldr	r3, [sp, #24]
 800ff0c:	eba5 0808 	sub.w	r8, r5, r8
 800ff10:	4498      	add	r8, r3
 800ff12:	f1b8 0f00 	cmp.w	r8, #0
 800ff16:	dd74      	ble.n	8010002 <_strtod_l+0x54a>
 800ff18:	f018 030f 	ands.w	r3, r8, #15
 800ff1c:	d00a      	beq.n	800ff34 <_strtod_l+0x47c>
 800ff1e:	494f      	ldr	r1, [pc, #316]	; (801005c <_strtod_l+0x5a4>)
 800ff20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ff24:	4652      	mov	r2, sl
 800ff26:	465b      	mov	r3, fp
 800ff28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff2c:	f7f0 fb8c 	bl	8000648 <__aeabi_dmul>
 800ff30:	4682      	mov	sl, r0
 800ff32:	468b      	mov	fp, r1
 800ff34:	f038 080f 	bics.w	r8, r8, #15
 800ff38:	d04f      	beq.n	800ffda <_strtod_l+0x522>
 800ff3a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ff3e:	dd22      	ble.n	800ff86 <_strtod_l+0x4ce>
 800ff40:	2500      	movs	r5, #0
 800ff42:	462e      	mov	r6, r5
 800ff44:	9507      	str	r5, [sp, #28]
 800ff46:	9505      	str	r5, [sp, #20]
 800ff48:	2322      	movs	r3, #34	; 0x22
 800ff4a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8010064 <_strtod_l+0x5ac>
 800ff4e:	6023      	str	r3, [r4, #0]
 800ff50:	f04f 0a00 	mov.w	sl, #0
 800ff54:	9b07      	ldr	r3, [sp, #28]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	f43f adf2 	beq.w	800fb40 <_strtod_l+0x88>
 800ff5c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f002 f970 	bl	8012244 <_Bfree>
 800ff64:	9905      	ldr	r1, [sp, #20]
 800ff66:	4620      	mov	r0, r4
 800ff68:	f002 f96c 	bl	8012244 <_Bfree>
 800ff6c:	4631      	mov	r1, r6
 800ff6e:	4620      	mov	r0, r4
 800ff70:	f002 f968 	bl	8012244 <_Bfree>
 800ff74:	9907      	ldr	r1, [sp, #28]
 800ff76:	4620      	mov	r0, r4
 800ff78:	f002 f964 	bl	8012244 <_Bfree>
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	4620      	mov	r0, r4
 800ff80:	f002 f960 	bl	8012244 <_Bfree>
 800ff84:	e5dc      	b.n	800fb40 <_strtod_l+0x88>
 800ff86:	4b36      	ldr	r3, [pc, #216]	; (8010060 <_strtod_l+0x5a8>)
 800ff88:	9304      	str	r3, [sp, #16]
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ff90:	4650      	mov	r0, sl
 800ff92:	4659      	mov	r1, fp
 800ff94:	4699      	mov	r9, r3
 800ff96:	f1b8 0f01 	cmp.w	r8, #1
 800ff9a:	dc21      	bgt.n	800ffe0 <_strtod_l+0x528>
 800ff9c:	b10b      	cbz	r3, 800ffa2 <_strtod_l+0x4ea>
 800ff9e:	4682      	mov	sl, r0
 800ffa0:	468b      	mov	fp, r1
 800ffa2:	4b2f      	ldr	r3, [pc, #188]	; (8010060 <_strtod_l+0x5a8>)
 800ffa4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ffa8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ffac:	4652      	mov	r2, sl
 800ffae:	465b      	mov	r3, fp
 800ffb0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ffb4:	f7f0 fb48 	bl	8000648 <__aeabi_dmul>
 800ffb8:	4b2a      	ldr	r3, [pc, #168]	; (8010064 <_strtod_l+0x5ac>)
 800ffba:	460a      	mov	r2, r1
 800ffbc:	400b      	ands	r3, r1
 800ffbe:	492a      	ldr	r1, [pc, #168]	; (8010068 <_strtod_l+0x5b0>)
 800ffc0:	428b      	cmp	r3, r1
 800ffc2:	4682      	mov	sl, r0
 800ffc4:	d8bc      	bhi.n	800ff40 <_strtod_l+0x488>
 800ffc6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ffca:	428b      	cmp	r3, r1
 800ffcc:	bf86      	itte	hi
 800ffce:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 801006c <_strtod_l+0x5b4>
 800ffd2:	f04f 3aff 	movhi.w	sl, #4294967295
 800ffd6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ffda:	2300      	movs	r3, #0
 800ffdc:	9304      	str	r3, [sp, #16]
 800ffde:	e084      	b.n	80100ea <_strtod_l+0x632>
 800ffe0:	f018 0f01 	tst.w	r8, #1
 800ffe4:	d005      	beq.n	800fff2 <_strtod_l+0x53a>
 800ffe6:	9b04      	ldr	r3, [sp, #16]
 800ffe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffec:	f7f0 fb2c 	bl	8000648 <__aeabi_dmul>
 800fff0:	2301      	movs	r3, #1
 800fff2:	9a04      	ldr	r2, [sp, #16]
 800fff4:	3208      	adds	r2, #8
 800fff6:	f109 0901 	add.w	r9, r9, #1
 800fffa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fffe:	9204      	str	r2, [sp, #16]
 8010000:	e7c9      	b.n	800ff96 <_strtod_l+0x4de>
 8010002:	d0ea      	beq.n	800ffda <_strtod_l+0x522>
 8010004:	f1c8 0800 	rsb	r8, r8, #0
 8010008:	f018 020f 	ands.w	r2, r8, #15
 801000c:	d00a      	beq.n	8010024 <_strtod_l+0x56c>
 801000e:	4b13      	ldr	r3, [pc, #76]	; (801005c <_strtod_l+0x5a4>)
 8010010:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010014:	4650      	mov	r0, sl
 8010016:	4659      	mov	r1, fp
 8010018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001c:	f7f0 fc3e 	bl	800089c <__aeabi_ddiv>
 8010020:	4682      	mov	sl, r0
 8010022:	468b      	mov	fp, r1
 8010024:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010028:	d0d7      	beq.n	800ffda <_strtod_l+0x522>
 801002a:	f1b8 0f1f 	cmp.w	r8, #31
 801002e:	dd1f      	ble.n	8010070 <_strtod_l+0x5b8>
 8010030:	2500      	movs	r5, #0
 8010032:	462e      	mov	r6, r5
 8010034:	9507      	str	r5, [sp, #28]
 8010036:	9505      	str	r5, [sp, #20]
 8010038:	2322      	movs	r3, #34	; 0x22
 801003a:	f04f 0a00 	mov.w	sl, #0
 801003e:	f04f 0b00 	mov.w	fp, #0
 8010042:	6023      	str	r3, [r4, #0]
 8010044:	e786      	b.n	800ff54 <_strtod_l+0x49c>
 8010046:	bf00      	nop
 8010048:	08014995 	.word	0x08014995
 801004c:	080149d0 	.word	0x080149d0
 8010050:	0801498d 	.word	0x0801498d
 8010054:	08014b14 	.word	0x08014b14
 8010058:	08014e28 	.word	0x08014e28
 801005c:	08014d08 	.word	0x08014d08
 8010060:	08014ce0 	.word	0x08014ce0
 8010064:	7ff00000 	.word	0x7ff00000
 8010068:	7ca00000 	.word	0x7ca00000
 801006c:	7fefffff 	.word	0x7fefffff
 8010070:	f018 0310 	ands.w	r3, r8, #16
 8010074:	bf18      	it	ne
 8010076:	236a      	movne	r3, #106	; 0x6a
 8010078:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8010428 <_strtod_l+0x970>
 801007c:	9304      	str	r3, [sp, #16]
 801007e:	4650      	mov	r0, sl
 8010080:	4659      	mov	r1, fp
 8010082:	2300      	movs	r3, #0
 8010084:	f018 0f01 	tst.w	r8, #1
 8010088:	d004      	beq.n	8010094 <_strtod_l+0x5dc>
 801008a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801008e:	f7f0 fadb 	bl	8000648 <__aeabi_dmul>
 8010092:	2301      	movs	r3, #1
 8010094:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010098:	f109 0908 	add.w	r9, r9, #8
 801009c:	d1f2      	bne.n	8010084 <_strtod_l+0x5cc>
 801009e:	b10b      	cbz	r3, 80100a4 <_strtod_l+0x5ec>
 80100a0:	4682      	mov	sl, r0
 80100a2:	468b      	mov	fp, r1
 80100a4:	9b04      	ldr	r3, [sp, #16]
 80100a6:	b1c3      	cbz	r3, 80100da <_strtod_l+0x622>
 80100a8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80100ac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	4659      	mov	r1, fp
 80100b4:	dd11      	ble.n	80100da <_strtod_l+0x622>
 80100b6:	2b1f      	cmp	r3, #31
 80100b8:	f340 8124 	ble.w	8010304 <_strtod_l+0x84c>
 80100bc:	2b34      	cmp	r3, #52	; 0x34
 80100be:	bfde      	ittt	le
 80100c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80100c4:	f04f 33ff 	movle.w	r3, #4294967295
 80100c8:	fa03 f202 	lslle.w	r2, r3, r2
 80100cc:	f04f 0a00 	mov.w	sl, #0
 80100d0:	bfcc      	ite	gt
 80100d2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80100d6:	ea02 0b01 	andle.w	fp, r2, r1
 80100da:	2200      	movs	r2, #0
 80100dc:	2300      	movs	r3, #0
 80100de:	4650      	mov	r0, sl
 80100e0:	4659      	mov	r1, fp
 80100e2:	f7f0 fd19 	bl	8000b18 <__aeabi_dcmpeq>
 80100e6:	2800      	cmp	r0, #0
 80100e8:	d1a2      	bne.n	8010030 <_strtod_l+0x578>
 80100ea:	9b07      	ldr	r3, [sp, #28]
 80100ec:	9300      	str	r3, [sp, #0]
 80100ee:	9908      	ldr	r1, [sp, #32]
 80100f0:	462b      	mov	r3, r5
 80100f2:	463a      	mov	r2, r7
 80100f4:	4620      	mov	r0, r4
 80100f6:	f002 f90d 	bl	8012314 <__s2b>
 80100fa:	9007      	str	r0, [sp, #28]
 80100fc:	2800      	cmp	r0, #0
 80100fe:	f43f af1f 	beq.w	800ff40 <_strtod_l+0x488>
 8010102:	9b05      	ldr	r3, [sp, #20]
 8010104:	1b9e      	subs	r6, r3, r6
 8010106:	9b06      	ldr	r3, [sp, #24]
 8010108:	2b00      	cmp	r3, #0
 801010a:	bfb4      	ite	lt
 801010c:	4633      	movlt	r3, r6
 801010e:	2300      	movge	r3, #0
 8010110:	930c      	str	r3, [sp, #48]	; 0x30
 8010112:	9b06      	ldr	r3, [sp, #24]
 8010114:	2500      	movs	r5, #0
 8010116:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801011a:	9312      	str	r3, [sp, #72]	; 0x48
 801011c:	462e      	mov	r6, r5
 801011e:	9b07      	ldr	r3, [sp, #28]
 8010120:	4620      	mov	r0, r4
 8010122:	6859      	ldr	r1, [r3, #4]
 8010124:	f002 f84e 	bl	80121c4 <_Balloc>
 8010128:	9005      	str	r0, [sp, #20]
 801012a:	2800      	cmp	r0, #0
 801012c:	f43f af0c 	beq.w	800ff48 <_strtod_l+0x490>
 8010130:	9b07      	ldr	r3, [sp, #28]
 8010132:	691a      	ldr	r2, [r3, #16]
 8010134:	3202      	adds	r2, #2
 8010136:	f103 010c 	add.w	r1, r3, #12
 801013a:	0092      	lsls	r2, r2, #2
 801013c:	300c      	adds	r0, #12
 801013e:	f7fe ff75 	bl	800f02c <memcpy>
 8010142:	ec4b ab10 	vmov	d0, sl, fp
 8010146:	aa1a      	add	r2, sp, #104	; 0x68
 8010148:	a919      	add	r1, sp, #100	; 0x64
 801014a:	4620      	mov	r0, r4
 801014c:	f002 fc28 	bl	80129a0 <__d2b>
 8010150:	ec4b ab18 	vmov	d8, sl, fp
 8010154:	9018      	str	r0, [sp, #96]	; 0x60
 8010156:	2800      	cmp	r0, #0
 8010158:	f43f aef6 	beq.w	800ff48 <_strtod_l+0x490>
 801015c:	2101      	movs	r1, #1
 801015e:	4620      	mov	r0, r4
 8010160:	f002 f972 	bl	8012448 <__i2b>
 8010164:	4606      	mov	r6, r0
 8010166:	2800      	cmp	r0, #0
 8010168:	f43f aeee 	beq.w	800ff48 <_strtod_l+0x490>
 801016c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801016e:	9904      	ldr	r1, [sp, #16]
 8010170:	2b00      	cmp	r3, #0
 8010172:	bfab      	itete	ge
 8010174:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8010176:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8010178:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801017a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 801017e:	bfac      	ite	ge
 8010180:	eb03 0902 	addge.w	r9, r3, r2
 8010184:	1ad7      	sublt	r7, r2, r3
 8010186:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010188:	eba3 0801 	sub.w	r8, r3, r1
 801018c:	4490      	add	r8, r2
 801018e:	4ba1      	ldr	r3, [pc, #644]	; (8010414 <_strtod_l+0x95c>)
 8010190:	f108 38ff 	add.w	r8, r8, #4294967295
 8010194:	4598      	cmp	r8, r3
 8010196:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801019a:	f280 80c7 	bge.w	801032c <_strtod_l+0x874>
 801019e:	eba3 0308 	sub.w	r3, r3, r8
 80101a2:	2b1f      	cmp	r3, #31
 80101a4:	eba2 0203 	sub.w	r2, r2, r3
 80101a8:	f04f 0101 	mov.w	r1, #1
 80101ac:	f300 80b1 	bgt.w	8010312 <_strtod_l+0x85a>
 80101b0:	fa01 f303 	lsl.w	r3, r1, r3
 80101b4:	930d      	str	r3, [sp, #52]	; 0x34
 80101b6:	2300      	movs	r3, #0
 80101b8:	9308      	str	r3, [sp, #32]
 80101ba:	eb09 0802 	add.w	r8, r9, r2
 80101be:	9b04      	ldr	r3, [sp, #16]
 80101c0:	45c1      	cmp	r9, r8
 80101c2:	4417      	add	r7, r2
 80101c4:	441f      	add	r7, r3
 80101c6:	464b      	mov	r3, r9
 80101c8:	bfa8      	it	ge
 80101ca:	4643      	movge	r3, r8
 80101cc:	42bb      	cmp	r3, r7
 80101ce:	bfa8      	it	ge
 80101d0:	463b      	movge	r3, r7
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	bfc2      	ittt	gt
 80101d6:	eba8 0803 	subgt.w	r8, r8, r3
 80101da:	1aff      	subgt	r7, r7, r3
 80101dc:	eba9 0903 	subgt.w	r9, r9, r3
 80101e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	dd17      	ble.n	8010216 <_strtod_l+0x75e>
 80101e6:	4631      	mov	r1, r6
 80101e8:	461a      	mov	r2, r3
 80101ea:	4620      	mov	r0, r4
 80101ec:	f002 f9ec 	bl	80125c8 <__pow5mult>
 80101f0:	4606      	mov	r6, r0
 80101f2:	2800      	cmp	r0, #0
 80101f4:	f43f aea8 	beq.w	800ff48 <_strtod_l+0x490>
 80101f8:	4601      	mov	r1, r0
 80101fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80101fc:	4620      	mov	r0, r4
 80101fe:	f002 f939 	bl	8012474 <__multiply>
 8010202:	900b      	str	r0, [sp, #44]	; 0x2c
 8010204:	2800      	cmp	r0, #0
 8010206:	f43f ae9f 	beq.w	800ff48 <_strtod_l+0x490>
 801020a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801020c:	4620      	mov	r0, r4
 801020e:	f002 f819 	bl	8012244 <_Bfree>
 8010212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010214:	9318      	str	r3, [sp, #96]	; 0x60
 8010216:	f1b8 0f00 	cmp.w	r8, #0
 801021a:	f300 808c 	bgt.w	8010336 <_strtod_l+0x87e>
 801021e:	9b06      	ldr	r3, [sp, #24]
 8010220:	2b00      	cmp	r3, #0
 8010222:	dd08      	ble.n	8010236 <_strtod_l+0x77e>
 8010224:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010226:	9905      	ldr	r1, [sp, #20]
 8010228:	4620      	mov	r0, r4
 801022a:	f002 f9cd 	bl	80125c8 <__pow5mult>
 801022e:	9005      	str	r0, [sp, #20]
 8010230:	2800      	cmp	r0, #0
 8010232:	f43f ae89 	beq.w	800ff48 <_strtod_l+0x490>
 8010236:	2f00      	cmp	r7, #0
 8010238:	dd08      	ble.n	801024c <_strtod_l+0x794>
 801023a:	9905      	ldr	r1, [sp, #20]
 801023c:	463a      	mov	r2, r7
 801023e:	4620      	mov	r0, r4
 8010240:	f002 fa1c 	bl	801267c <__lshift>
 8010244:	9005      	str	r0, [sp, #20]
 8010246:	2800      	cmp	r0, #0
 8010248:	f43f ae7e 	beq.w	800ff48 <_strtod_l+0x490>
 801024c:	f1b9 0f00 	cmp.w	r9, #0
 8010250:	dd08      	ble.n	8010264 <_strtod_l+0x7ac>
 8010252:	4631      	mov	r1, r6
 8010254:	464a      	mov	r2, r9
 8010256:	4620      	mov	r0, r4
 8010258:	f002 fa10 	bl	801267c <__lshift>
 801025c:	4606      	mov	r6, r0
 801025e:	2800      	cmp	r0, #0
 8010260:	f43f ae72 	beq.w	800ff48 <_strtod_l+0x490>
 8010264:	9a05      	ldr	r2, [sp, #20]
 8010266:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010268:	4620      	mov	r0, r4
 801026a:	f002 fa93 	bl	8012794 <__mdiff>
 801026e:	4605      	mov	r5, r0
 8010270:	2800      	cmp	r0, #0
 8010272:	f43f ae69 	beq.w	800ff48 <_strtod_l+0x490>
 8010276:	68c3      	ldr	r3, [r0, #12]
 8010278:	930b      	str	r3, [sp, #44]	; 0x2c
 801027a:	2300      	movs	r3, #0
 801027c:	60c3      	str	r3, [r0, #12]
 801027e:	4631      	mov	r1, r6
 8010280:	f002 fa6c 	bl	801275c <__mcmp>
 8010284:	2800      	cmp	r0, #0
 8010286:	da60      	bge.n	801034a <_strtod_l+0x892>
 8010288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801028a:	ea53 030a 	orrs.w	r3, r3, sl
 801028e:	f040 8082 	bne.w	8010396 <_strtod_l+0x8de>
 8010292:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010296:	2b00      	cmp	r3, #0
 8010298:	d17d      	bne.n	8010396 <_strtod_l+0x8de>
 801029a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801029e:	0d1b      	lsrs	r3, r3, #20
 80102a0:	051b      	lsls	r3, r3, #20
 80102a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80102a6:	d976      	bls.n	8010396 <_strtod_l+0x8de>
 80102a8:	696b      	ldr	r3, [r5, #20]
 80102aa:	b913      	cbnz	r3, 80102b2 <_strtod_l+0x7fa>
 80102ac:	692b      	ldr	r3, [r5, #16]
 80102ae:	2b01      	cmp	r3, #1
 80102b0:	dd71      	ble.n	8010396 <_strtod_l+0x8de>
 80102b2:	4629      	mov	r1, r5
 80102b4:	2201      	movs	r2, #1
 80102b6:	4620      	mov	r0, r4
 80102b8:	f002 f9e0 	bl	801267c <__lshift>
 80102bc:	4631      	mov	r1, r6
 80102be:	4605      	mov	r5, r0
 80102c0:	f002 fa4c 	bl	801275c <__mcmp>
 80102c4:	2800      	cmp	r0, #0
 80102c6:	dd66      	ble.n	8010396 <_strtod_l+0x8de>
 80102c8:	9904      	ldr	r1, [sp, #16]
 80102ca:	4a53      	ldr	r2, [pc, #332]	; (8010418 <_strtod_l+0x960>)
 80102cc:	465b      	mov	r3, fp
 80102ce:	2900      	cmp	r1, #0
 80102d0:	f000 8081 	beq.w	80103d6 <_strtod_l+0x91e>
 80102d4:	ea02 010b 	and.w	r1, r2, fp
 80102d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80102dc:	dc7b      	bgt.n	80103d6 <_strtod_l+0x91e>
 80102de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80102e2:	f77f aea9 	ble.w	8010038 <_strtod_l+0x580>
 80102e6:	4b4d      	ldr	r3, [pc, #308]	; (801041c <_strtod_l+0x964>)
 80102e8:	4650      	mov	r0, sl
 80102ea:	4659      	mov	r1, fp
 80102ec:	2200      	movs	r2, #0
 80102ee:	f7f0 f9ab 	bl	8000648 <__aeabi_dmul>
 80102f2:	460b      	mov	r3, r1
 80102f4:	4303      	orrs	r3, r0
 80102f6:	bf08      	it	eq
 80102f8:	2322      	moveq	r3, #34	; 0x22
 80102fa:	4682      	mov	sl, r0
 80102fc:	468b      	mov	fp, r1
 80102fe:	bf08      	it	eq
 8010300:	6023      	streq	r3, [r4, #0]
 8010302:	e62b      	b.n	800ff5c <_strtod_l+0x4a4>
 8010304:	f04f 32ff 	mov.w	r2, #4294967295
 8010308:	fa02 f303 	lsl.w	r3, r2, r3
 801030c:	ea03 0a0a 	and.w	sl, r3, sl
 8010310:	e6e3      	b.n	80100da <_strtod_l+0x622>
 8010312:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8010316:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801031a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801031e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8010322:	fa01 f308 	lsl.w	r3, r1, r8
 8010326:	9308      	str	r3, [sp, #32]
 8010328:	910d      	str	r1, [sp, #52]	; 0x34
 801032a:	e746      	b.n	80101ba <_strtod_l+0x702>
 801032c:	2300      	movs	r3, #0
 801032e:	9308      	str	r3, [sp, #32]
 8010330:	2301      	movs	r3, #1
 8010332:	930d      	str	r3, [sp, #52]	; 0x34
 8010334:	e741      	b.n	80101ba <_strtod_l+0x702>
 8010336:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010338:	4642      	mov	r2, r8
 801033a:	4620      	mov	r0, r4
 801033c:	f002 f99e 	bl	801267c <__lshift>
 8010340:	9018      	str	r0, [sp, #96]	; 0x60
 8010342:	2800      	cmp	r0, #0
 8010344:	f47f af6b 	bne.w	801021e <_strtod_l+0x766>
 8010348:	e5fe      	b.n	800ff48 <_strtod_l+0x490>
 801034a:	465f      	mov	r7, fp
 801034c:	d16e      	bne.n	801042c <_strtod_l+0x974>
 801034e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010350:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010354:	b342      	cbz	r2, 80103a8 <_strtod_l+0x8f0>
 8010356:	4a32      	ldr	r2, [pc, #200]	; (8010420 <_strtod_l+0x968>)
 8010358:	4293      	cmp	r3, r2
 801035a:	d128      	bne.n	80103ae <_strtod_l+0x8f6>
 801035c:	9b04      	ldr	r3, [sp, #16]
 801035e:	4651      	mov	r1, sl
 8010360:	b1eb      	cbz	r3, 801039e <_strtod_l+0x8e6>
 8010362:	4b2d      	ldr	r3, [pc, #180]	; (8010418 <_strtod_l+0x960>)
 8010364:	403b      	ands	r3, r7
 8010366:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801036a:	f04f 32ff 	mov.w	r2, #4294967295
 801036e:	d819      	bhi.n	80103a4 <_strtod_l+0x8ec>
 8010370:	0d1b      	lsrs	r3, r3, #20
 8010372:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010376:	fa02 f303 	lsl.w	r3, r2, r3
 801037a:	4299      	cmp	r1, r3
 801037c:	d117      	bne.n	80103ae <_strtod_l+0x8f6>
 801037e:	4b29      	ldr	r3, [pc, #164]	; (8010424 <_strtod_l+0x96c>)
 8010380:	429f      	cmp	r7, r3
 8010382:	d102      	bne.n	801038a <_strtod_l+0x8d2>
 8010384:	3101      	adds	r1, #1
 8010386:	f43f addf 	beq.w	800ff48 <_strtod_l+0x490>
 801038a:	4b23      	ldr	r3, [pc, #140]	; (8010418 <_strtod_l+0x960>)
 801038c:	403b      	ands	r3, r7
 801038e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010392:	f04f 0a00 	mov.w	sl, #0
 8010396:	9b04      	ldr	r3, [sp, #16]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d1a4      	bne.n	80102e6 <_strtod_l+0x82e>
 801039c:	e5de      	b.n	800ff5c <_strtod_l+0x4a4>
 801039e:	f04f 33ff 	mov.w	r3, #4294967295
 80103a2:	e7ea      	b.n	801037a <_strtod_l+0x8c2>
 80103a4:	4613      	mov	r3, r2
 80103a6:	e7e8      	b.n	801037a <_strtod_l+0x8c2>
 80103a8:	ea53 030a 	orrs.w	r3, r3, sl
 80103ac:	d08c      	beq.n	80102c8 <_strtod_l+0x810>
 80103ae:	9b08      	ldr	r3, [sp, #32]
 80103b0:	b1db      	cbz	r3, 80103ea <_strtod_l+0x932>
 80103b2:	423b      	tst	r3, r7
 80103b4:	d0ef      	beq.n	8010396 <_strtod_l+0x8de>
 80103b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103b8:	9a04      	ldr	r2, [sp, #16]
 80103ba:	4650      	mov	r0, sl
 80103bc:	4659      	mov	r1, fp
 80103be:	b1c3      	cbz	r3, 80103f2 <_strtod_l+0x93a>
 80103c0:	f7ff fb5c 	bl	800fa7c <sulp>
 80103c4:	4602      	mov	r2, r0
 80103c6:	460b      	mov	r3, r1
 80103c8:	ec51 0b18 	vmov	r0, r1, d8
 80103cc:	f7ef ff86 	bl	80002dc <__adddf3>
 80103d0:	4682      	mov	sl, r0
 80103d2:	468b      	mov	fp, r1
 80103d4:	e7df      	b.n	8010396 <_strtod_l+0x8de>
 80103d6:	4013      	ands	r3, r2
 80103d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80103dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80103e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80103e4:	f04f 3aff 	mov.w	sl, #4294967295
 80103e8:	e7d5      	b.n	8010396 <_strtod_l+0x8de>
 80103ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103ec:	ea13 0f0a 	tst.w	r3, sl
 80103f0:	e7e0      	b.n	80103b4 <_strtod_l+0x8fc>
 80103f2:	f7ff fb43 	bl	800fa7c <sulp>
 80103f6:	4602      	mov	r2, r0
 80103f8:	460b      	mov	r3, r1
 80103fa:	ec51 0b18 	vmov	r0, r1, d8
 80103fe:	f7ef ff6b 	bl	80002d8 <__aeabi_dsub>
 8010402:	2200      	movs	r2, #0
 8010404:	2300      	movs	r3, #0
 8010406:	4682      	mov	sl, r0
 8010408:	468b      	mov	fp, r1
 801040a:	f7f0 fb85 	bl	8000b18 <__aeabi_dcmpeq>
 801040e:	2800      	cmp	r0, #0
 8010410:	d0c1      	beq.n	8010396 <_strtod_l+0x8de>
 8010412:	e611      	b.n	8010038 <_strtod_l+0x580>
 8010414:	fffffc02 	.word	0xfffffc02
 8010418:	7ff00000 	.word	0x7ff00000
 801041c:	39500000 	.word	0x39500000
 8010420:	000fffff 	.word	0x000fffff
 8010424:	7fefffff 	.word	0x7fefffff
 8010428:	080149e8 	.word	0x080149e8
 801042c:	4631      	mov	r1, r6
 801042e:	4628      	mov	r0, r5
 8010430:	f002 fb12 	bl	8012a58 <__ratio>
 8010434:	ec59 8b10 	vmov	r8, r9, d0
 8010438:	ee10 0a10 	vmov	r0, s0
 801043c:	2200      	movs	r2, #0
 801043e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010442:	4649      	mov	r1, r9
 8010444:	f7f0 fb7c 	bl	8000b40 <__aeabi_dcmple>
 8010448:	2800      	cmp	r0, #0
 801044a:	d07a      	beq.n	8010542 <_strtod_l+0xa8a>
 801044c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801044e:	2b00      	cmp	r3, #0
 8010450:	d04a      	beq.n	80104e8 <_strtod_l+0xa30>
 8010452:	4b95      	ldr	r3, [pc, #596]	; (80106a8 <_strtod_l+0xbf0>)
 8010454:	2200      	movs	r2, #0
 8010456:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801045a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80106a8 <_strtod_l+0xbf0>
 801045e:	f04f 0800 	mov.w	r8, #0
 8010462:	4b92      	ldr	r3, [pc, #584]	; (80106ac <_strtod_l+0xbf4>)
 8010464:	403b      	ands	r3, r7
 8010466:	930d      	str	r3, [sp, #52]	; 0x34
 8010468:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801046a:	4b91      	ldr	r3, [pc, #580]	; (80106b0 <_strtod_l+0xbf8>)
 801046c:	429a      	cmp	r2, r3
 801046e:	f040 80b0 	bne.w	80105d2 <_strtod_l+0xb1a>
 8010472:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010476:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801047a:	ec4b ab10 	vmov	d0, sl, fp
 801047e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010482:	f002 fa11 	bl	80128a8 <__ulp>
 8010486:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801048a:	ec53 2b10 	vmov	r2, r3, d0
 801048e:	f7f0 f8db 	bl	8000648 <__aeabi_dmul>
 8010492:	4652      	mov	r2, sl
 8010494:	465b      	mov	r3, fp
 8010496:	f7ef ff21 	bl	80002dc <__adddf3>
 801049a:	460b      	mov	r3, r1
 801049c:	4983      	ldr	r1, [pc, #524]	; (80106ac <_strtod_l+0xbf4>)
 801049e:	4a85      	ldr	r2, [pc, #532]	; (80106b4 <_strtod_l+0xbfc>)
 80104a0:	4019      	ands	r1, r3
 80104a2:	4291      	cmp	r1, r2
 80104a4:	4682      	mov	sl, r0
 80104a6:	d960      	bls.n	801056a <_strtod_l+0xab2>
 80104a8:	ee18 3a90 	vmov	r3, s17
 80104ac:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80104b0:	4293      	cmp	r3, r2
 80104b2:	d104      	bne.n	80104be <_strtod_l+0xa06>
 80104b4:	ee18 3a10 	vmov	r3, s16
 80104b8:	3301      	adds	r3, #1
 80104ba:	f43f ad45 	beq.w	800ff48 <_strtod_l+0x490>
 80104be:	f8df b200 	ldr.w	fp, [pc, #512]	; 80106c0 <_strtod_l+0xc08>
 80104c2:	f04f 3aff 	mov.w	sl, #4294967295
 80104c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80104c8:	4620      	mov	r0, r4
 80104ca:	f001 febb 	bl	8012244 <_Bfree>
 80104ce:	9905      	ldr	r1, [sp, #20]
 80104d0:	4620      	mov	r0, r4
 80104d2:	f001 feb7 	bl	8012244 <_Bfree>
 80104d6:	4631      	mov	r1, r6
 80104d8:	4620      	mov	r0, r4
 80104da:	f001 feb3 	bl	8012244 <_Bfree>
 80104de:	4629      	mov	r1, r5
 80104e0:	4620      	mov	r0, r4
 80104e2:	f001 feaf 	bl	8012244 <_Bfree>
 80104e6:	e61a      	b.n	801011e <_strtod_l+0x666>
 80104e8:	f1ba 0f00 	cmp.w	sl, #0
 80104ec:	d11b      	bne.n	8010526 <_strtod_l+0xa6e>
 80104ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80104f2:	b9f3      	cbnz	r3, 8010532 <_strtod_l+0xa7a>
 80104f4:	4b6c      	ldr	r3, [pc, #432]	; (80106a8 <_strtod_l+0xbf0>)
 80104f6:	2200      	movs	r2, #0
 80104f8:	4640      	mov	r0, r8
 80104fa:	4649      	mov	r1, r9
 80104fc:	f7f0 fb16 	bl	8000b2c <__aeabi_dcmplt>
 8010500:	b9d0      	cbnz	r0, 8010538 <_strtod_l+0xa80>
 8010502:	4640      	mov	r0, r8
 8010504:	4649      	mov	r1, r9
 8010506:	4b6c      	ldr	r3, [pc, #432]	; (80106b8 <_strtod_l+0xc00>)
 8010508:	2200      	movs	r2, #0
 801050a:	f7f0 f89d 	bl	8000648 <__aeabi_dmul>
 801050e:	4680      	mov	r8, r0
 8010510:	4689      	mov	r9, r1
 8010512:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010516:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801051a:	9315      	str	r3, [sp, #84]	; 0x54
 801051c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010520:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010524:	e79d      	b.n	8010462 <_strtod_l+0x9aa>
 8010526:	f1ba 0f01 	cmp.w	sl, #1
 801052a:	d102      	bne.n	8010532 <_strtod_l+0xa7a>
 801052c:	2f00      	cmp	r7, #0
 801052e:	f43f ad83 	beq.w	8010038 <_strtod_l+0x580>
 8010532:	4b62      	ldr	r3, [pc, #392]	; (80106bc <_strtod_l+0xc04>)
 8010534:	2200      	movs	r2, #0
 8010536:	e78e      	b.n	8010456 <_strtod_l+0x99e>
 8010538:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80106b8 <_strtod_l+0xc00>
 801053c:	f04f 0800 	mov.w	r8, #0
 8010540:	e7e7      	b.n	8010512 <_strtod_l+0xa5a>
 8010542:	4b5d      	ldr	r3, [pc, #372]	; (80106b8 <_strtod_l+0xc00>)
 8010544:	4640      	mov	r0, r8
 8010546:	4649      	mov	r1, r9
 8010548:	2200      	movs	r2, #0
 801054a:	f7f0 f87d 	bl	8000648 <__aeabi_dmul>
 801054e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010550:	4680      	mov	r8, r0
 8010552:	4689      	mov	r9, r1
 8010554:	b933      	cbnz	r3, 8010564 <_strtod_l+0xaac>
 8010556:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801055a:	900e      	str	r0, [sp, #56]	; 0x38
 801055c:	930f      	str	r3, [sp, #60]	; 0x3c
 801055e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010562:	e7dd      	b.n	8010520 <_strtod_l+0xa68>
 8010564:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010568:	e7f9      	b.n	801055e <_strtod_l+0xaa6>
 801056a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801056e:	9b04      	ldr	r3, [sp, #16]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d1a8      	bne.n	80104c6 <_strtod_l+0xa0e>
 8010574:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010578:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801057a:	0d1b      	lsrs	r3, r3, #20
 801057c:	051b      	lsls	r3, r3, #20
 801057e:	429a      	cmp	r2, r3
 8010580:	d1a1      	bne.n	80104c6 <_strtod_l+0xa0e>
 8010582:	4640      	mov	r0, r8
 8010584:	4649      	mov	r1, r9
 8010586:	f7f0 fbbf 	bl	8000d08 <__aeabi_d2lz>
 801058a:	f7f0 f82f 	bl	80005ec <__aeabi_l2d>
 801058e:	4602      	mov	r2, r0
 8010590:	460b      	mov	r3, r1
 8010592:	4640      	mov	r0, r8
 8010594:	4649      	mov	r1, r9
 8010596:	f7ef fe9f 	bl	80002d8 <__aeabi_dsub>
 801059a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801059c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80105a0:	ea43 030a 	orr.w	r3, r3, sl
 80105a4:	4313      	orrs	r3, r2
 80105a6:	4680      	mov	r8, r0
 80105a8:	4689      	mov	r9, r1
 80105aa:	d055      	beq.n	8010658 <_strtod_l+0xba0>
 80105ac:	a336      	add	r3, pc, #216	; (adr r3, 8010688 <_strtod_l+0xbd0>)
 80105ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b2:	f7f0 fabb 	bl	8000b2c <__aeabi_dcmplt>
 80105b6:	2800      	cmp	r0, #0
 80105b8:	f47f acd0 	bne.w	800ff5c <_strtod_l+0x4a4>
 80105bc:	a334      	add	r3, pc, #208	; (adr r3, 8010690 <_strtod_l+0xbd8>)
 80105be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c2:	4640      	mov	r0, r8
 80105c4:	4649      	mov	r1, r9
 80105c6:	f7f0 facf 	bl	8000b68 <__aeabi_dcmpgt>
 80105ca:	2800      	cmp	r0, #0
 80105cc:	f43f af7b 	beq.w	80104c6 <_strtod_l+0xa0e>
 80105d0:	e4c4      	b.n	800ff5c <_strtod_l+0x4a4>
 80105d2:	9b04      	ldr	r3, [sp, #16]
 80105d4:	b333      	cbz	r3, 8010624 <_strtod_l+0xb6c>
 80105d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105d8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80105dc:	d822      	bhi.n	8010624 <_strtod_l+0xb6c>
 80105de:	a32e      	add	r3, pc, #184	; (adr r3, 8010698 <_strtod_l+0xbe0>)
 80105e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105e4:	4640      	mov	r0, r8
 80105e6:	4649      	mov	r1, r9
 80105e8:	f7f0 faaa 	bl	8000b40 <__aeabi_dcmple>
 80105ec:	b1a0      	cbz	r0, 8010618 <_strtod_l+0xb60>
 80105ee:	4649      	mov	r1, r9
 80105f0:	4640      	mov	r0, r8
 80105f2:	f7f0 fb01 	bl	8000bf8 <__aeabi_d2uiz>
 80105f6:	2801      	cmp	r0, #1
 80105f8:	bf38      	it	cc
 80105fa:	2001      	movcc	r0, #1
 80105fc:	f7ef ffaa 	bl	8000554 <__aeabi_ui2d>
 8010600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010602:	4680      	mov	r8, r0
 8010604:	4689      	mov	r9, r1
 8010606:	bb23      	cbnz	r3, 8010652 <_strtod_l+0xb9a>
 8010608:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801060c:	9010      	str	r0, [sp, #64]	; 0x40
 801060e:	9311      	str	r3, [sp, #68]	; 0x44
 8010610:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010614:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801061a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801061c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010620:	1a9b      	subs	r3, r3, r2
 8010622:	9309      	str	r3, [sp, #36]	; 0x24
 8010624:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010628:	eeb0 0a48 	vmov.f32	s0, s16
 801062c:	eef0 0a68 	vmov.f32	s1, s17
 8010630:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010634:	f002 f938 	bl	80128a8 <__ulp>
 8010638:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801063c:	ec53 2b10 	vmov	r2, r3, d0
 8010640:	f7f0 f802 	bl	8000648 <__aeabi_dmul>
 8010644:	ec53 2b18 	vmov	r2, r3, d8
 8010648:	f7ef fe48 	bl	80002dc <__adddf3>
 801064c:	4682      	mov	sl, r0
 801064e:	468b      	mov	fp, r1
 8010650:	e78d      	b.n	801056e <_strtod_l+0xab6>
 8010652:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8010656:	e7db      	b.n	8010610 <_strtod_l+0xb58>
 8010658:	a311      	add	r3, pc, #68	; (adr r3, 80106a0 <_strtod_l+0xbe8>)
 801065a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801065e:	f7f0 fa65 	bl	8000b2c <__aeabi_dcmplt>
 8010662:	e7b2      	b.n	80105ca <_strtod_l+0xb12>
 8010664:	2300      	movs	r3, #0
 8010666:	930a      	str	r3, [sp, #40]	; 0x28
 8010668:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801066a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801066c:	6013      	str	r3, [r2, #0]
 801066e:	f7ff ba6b 	b.w	800fb48 <_strtod_l+0x90>
 8010672:	2a65      	cmp	r2, #101	; 0x65
 8010674:	f43f ab5f 	beq.w	800fd36 <_strtod_l+0x27e>
 8010678:	2a45      	cmp	r2, #69	; 0x45
 801067a:	f43f ab5c 	beq.w	800fd36 <_strtod_l+0x27e>
 801067e:	2301      	movs	r3, #1
 8010680:	f7ff bb94 	b.w	800fdac <_strtod_l+0x2f4>
 8010684:	f3af 8000 	nop.w
 8010688:	94a03595 	.word	0x94a03595
 801068c:	3fdfffff 	.word	0x3fdfffff
 8010690:	35afe535 	.word	0x35afe535
 8010694:	3fe00000 	.word	0x3fe00000
 8010698:	ffc00000 	.word	0xffc00000
 801069c:	41dfffff 	.word	0x41dfffff
 80106a0:	94a03595 	.word	0x94a03595
 80106a4:	3fcfffff 	.word	0x3fcfffff
 80106a8:	3ff00000 	.word	0x3ff00000
 80106ac:	7ff00000 	.word	0x7ff00000
 80106b0:	7fe00000 	.word	0x7fe00000
 80106b4:	7c9fffff 	.word	0x7c9fffff
 80106b8:	3fe00000 	.word	0x3fe00000
 80106bc:	bff00000 	.word	0xbff00000
 80106c0:	7fefffff 	.word	0x7fefffff

080106c4 <strtod>:
 80106c4:	460a      	mov	r2, r1
 80106c6:	4601      	mov	r1, r0
 80106c8:	4802      	ldr	r0, [pc, #8]	; (80106d4 <strtod+0x10>)
 80106ca:	4b03      	ldr	r3, [pc, #12]	; (80106d8 <strtod+0x14>)
 80106cc:	6800      	ldr	r0, [r0, #0]
 80106ce:	f7ff b9f3 	b.w	800fab8 <_strtod_l>
 80106d2:	bf00      	nop
 80106d4:	2000002c 	.word	0x2000002c
 80106d8:	20000094 	.word	0x20000094

080106dc <_strtol_l.constprop.0>:
 80106dc:	2b01      	cmp	r3, #1
 80106de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106e2:	d001      	beq.n	80106e8 <_strtol_l.constprop.0+0xc>
 80106e4:	2b24      	cmp	r3, #36	; 0x24
 80106e6:	d906      	bls.n	80106f6 <_strtol_l.constprop.0+0x1a>
 80106e8:	f7fe fc76 	bl	800efd8 <__errno>
 80106ec:	2316      	movs	r3, #22
 80106ee:	6003      	str	r3, [r0, #0]
 80106f0:	2000      	movs	r0, #0
 80106f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106f6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80107dc <_strtol_l.constprop.0+0x100>
 80106fa:	460d      	mov	r5, r1
 80106fc:	462e      	mov	r6, r5
 80106fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010702:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010706:	f017 0708 	ands.w	r7, r7, #8
 801070a:	d1f7      	bne.n	80106fc <_strtol_l.constprop.0+0x20>
 801070c:	2c2d      	cmp	r4, #45	; 0x2d
 801070e:	d132      	bne.n	8010776 <_strtol_l.constprop.0+0x9a>
 8010710:	782c      	ldrb	r4, [r5, #0]
 8010712:	2701      	movs	r7, #1
 8010714:	1cb5      	adds	r5, r6, #2
 8010716:	2b00      	cmp	r3, #0
 8010718:	d05b      	beq.n	80107d2 <_strtol_l.constprop.0+0xf6>
 801071a:	2b10      	cmp	r3, #16
 801071c:	d109      	bne.n	8010732 <_strtol_l.constprop.0+0x56>
 801071e:	2c30      	cmp	r4, #48	; 0x30
 8010720:	d107      	bne.n	8010732 <_strtol_l.constprop.0+0x56>
 8010722:	782c      	ldrb	r4, [r5, #0]
 8010724:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010728:	2c58      	cmp	r4, #88	; 0x58
 801072a:	d14d      	bne.n	80107c8 <_strtol_l.constprop.0+0xec>
 801072c:	786c      	ldrb	r4, [r5, #1]
 801072e:	2310      	movs	r3, #16
 8010730:	3502      	adds	r5, #2
 8010732:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010736:	f108 38ff 	add.w	r8, r8, #4294967295
 801073a:	f04f 0c00 	mov.w	ip, #0
 801073e:	fbb8 f9f3 	udiv	r9, r8, r3
 8010742:	4666      	mov	r6, ip
 8010744:	fb03 8a19 	mls	sl, r3, r9, r8
 8010748:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 801074c:	f1be 0f09 	cmp.w	lr, #9
 8010750:	d816      	bhi.n	8010780 <_strtol_l.constprop.0+0xa4>
 8010752:	4674      	mov	r4, lr
 8010754:	42a3      	cmp	r3, r4
 8010756:	dd24      	ble.n	80107a2 <_strtol_l.constprop.0+0xc6>
 8010758:	f1bc 0f00 	cmp.w	ip, #0
 801075c:	db1e      	blt.n	801079c <_strtol_l.constprop.0+0xc0>
 801075e:	45b1      	cmp	r9, r6
 8010760:	d31c      	bcc.n	801079c <_strtol_l.constprop.0+0xc0>
 8010762:	d101      	bne.n	8010768 <_strtol_l.constprop.0+0x8c>
 8010764:	45a2      	cmp	sl, r4
 8010766:	db19      	blt.n	801079c <_strtol_l.constprop.0+0xc0>
 8010768:	fb06 4603 	mla	r6, r6, r3, r4
 801076c:	f04f 0c01 	mov.w	ip, #1
 8010770:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010774:	e7e8      	b.n	8010748 <_strtol_l.constprop.0+0x6c>
 8010776:	2c2b      	cmp	r4, #43	; 0x2b
 8010778:	bf04      	itt	eq
 801077a:	782c      	ldrbeq	r4, [r5, #0]
 801077c:	1cb5      	addeq	r5, r6, #2
 801077e:	e7ca      	b.n	8010716 <_strtol_l.constprop.0+0x3a>
 8010780:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010784:	f1be 0f19 	cmp.w	lr, #25
 8010788:	d801      	bhi.n	801078e <_strtol_l.constprop.0+0xb2>
 801078a:	3c37      	subs	r4, #55	; 0x37
 801078c:	e7e2      	b.n	8010754 <_strtol_l.constprop.0+0x78>
 801078e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8010792:	f1be 0f19 	cmp.w	lr, #25
 8010796:	d804      	bhi.n	80107a2 <_strtol_l.constprop.0+0xc6>
 8010798:	3c57      	subs	r4, #87	; 0x57
 801079a:	e7db      	b.n	8010754 <_strtol_l.constprop.0+0x78>
 801079c:	f04f 3cff 	mov.w	ip, #4294967295
 80107a0:	e7e6      	b.n	8010770 <_strtol_l.constprop.0+0x94>
 80107a2:	f1bc 0f00 	cmp.w	ip, #0
 80107a6:	da05      	bge.n	80107b4 <_strtol_l.constprop.0+0xd8>
 80107a8:	2322      	movs	r3, #34	; 0x22
 80107aa:	6003      	str	r3, [r0, #0]
 80107ac:	4646      	mov	r6, r8
 80107ae:	b942      	cbnz	r2, 80107c2 <_strtol_l.constprop.0+0xe6>
 80107b0:	4630      	mov	r0, r6
 80107b2:	e79e      	b.n	80106f2 <_strtol_l.constprop.0+0x16>
 80107b4:	b107      	cbz	r7, 80107b8 <_strtol_l.constprop.0+0xdc>
 80107b6:	4276      	negs	r6, r6
 80107b8:	2a00      	cmp	r2, #0
 80107ba:	d0f9      	beq.n	80107b0 <_strtol_l.constprop.0+0xd4>
 80107bc:	f1bc 0f00 	cmp.w	ip, #0
 80107c0:	d000      	beq.n	80107c4 <_strtol_l.constprop.0+0xe8>
 80107c2:	1e69      	subs	r1, r5, #1
 80107c4:	6011      	str	r1, [r2, #0]
 80107c6:	e7f3      	b.n	80107b0 <_strtol_l.constprop.0+0xd4>
 80107c8:	2430      	movs	r4, #48	; 0x30
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d1b1      	bne.n	8010732 <_strtol_l.constprop.0+0x56>
 80107ce:	2308      	movs	r3, #8
 80107d0:	e7af      	b.n	8010732 <_strtol_l.constprop.0+0x56>
 80107d2:	2c30      	cmp	r4, #48	; 0x30
 80107d4:	d0a5      	beq.n	8010722 <_strtol_l.constprop.0+0x46>
 80107d6:	230a      	movs	r3, #10
 80107d8:	e7ab      	b.n	8010732 <_strtol_l.constprop.0+0x56>
 80107da:	bf00      	nop
 80107dc:	08014a11 	.word	0x08014a11

080107e0 <strtol>:
 80107e0:	4613      	mov	r3, r2
 80107e2:	460a      	mov	r2, r1
 80107e4:	4601      	mov	r1, r0
 80107e6:	4802      	ldr	r0, [pc, #8]	; (80107f0 <strtol+0x10>)
 80107e8:	6800      	ldr	r0, [r0, #0]
 80107ea:	f7ff bf77 	b.w	80106dc <_strtol_l.constprop.0>
 80107ee:	bf00      	nop
 80107f0:	2000002c 	.word	0x2000002c

080107f4 <__swbuf_r>:
 80107f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107f6:	460e      	mov	r6, r1
 80107f8:	4614      	mov	r4, r2
 80107fa:	4605      	mov	r5, r0
 80107fc:	b118      	cbz	r0, 8010806 <__swbuf_r+0x12>
 80107fe:	6983      	ldr	r3, [r0, #24]
 8010800:	b90b      	cbnz	r3, 8010806 <__swbuf_r+0x12>
 8010802:	f001 f84d 	bl	80118a0 <__sinit>
 8010806:	4b21      	ldr	r3, [pc, #132]	; (801088c <__swbuf_r+0x98>)
 8010808:	429c      	cmp	r4, r3
 801080a:	d12b      	bne.n	8010864 <__swbuf_r+0x70>
 801080c:	686c      	ldr	r4, [r5, #4]
 801080e:	69a3      	ldr	r3, [r4, #24]
 8010810:	60a3      	str	r3, [r4, #8]
 8010812:	89a3      	ldrh	r3, [r4, #12]
 8010814:	071a      	lsls	r2, r3, #28
 8010816:	d52f      	bpl.n	8010878 <__swbuf_r+0x84>
 8010818:	6923      	ldr	r3, [r4, #16]
 801081a:	b36b      	cbz	r3, 8010878 <__swbuf_r+0x84>
 801081c:	6923      	ldr	r3, [r4, #16]
 801081e:	6820      	ldr	r0, [r4, #0]
 8010820:	1ac0      	subs	r0, r0, r3
 8010822:	6963      	ldr	r3, [r4, #20]
 8010824:	b2f6      	uxtb	r6, r6
 8010826:	4283      	cmp	r3, r0
 8010828:	4637      	mov	r7, r6
 801082a:	dc04      	bgt.n	8010836 <__swbuf_r+0x42>
 801082c:	4621      	mov	r1, r4
 801082e:	4628      	mov	r0, r5
 8010830:	f000 ffa2 	bl	8011778 <_fflush_r>
 8010834:	bb30      	cbnz	r0, 8010884 <__swbuf_r+0x90>
 8010836:	68a3      	ldr	r3, [r4, #8]
 8010838:	3b01      	subs	r3, #1
 801083a:	60a3      	str	r3, [r4, #8]
 801083c:	6823      	ldr	r3, [r4, #0]
 801083e:	1c5a      	adds	r2, r3, #1
 8010840:	6022      	str	r2, [r4, #0]
 8010842:	701e      	strb	r6, [r3, #0]
 8010844:	6963      	ldr	r3, [r4, #20]
 8010846:	3001      	adds	r0, #1
 8010848:	4283      	cmp	r3, r0
 801084a:	d004      	beq.n	8010856 <__swbuf_r+0x62>
 801084c:	89a3      	ldrh	r3, [r4, #12]
 801084e:	07db      	lsls	r3, r3, #31
 8010850:	d506      	bpl.n	8010860 <__swbuf_r+0x6c>
 8010852:	2e0a      	cmp	r6, #10
 8010854:	d104      	bne.n	8010860 <__swbuf_r+0x6c>
 8010856:	4621      	mov	r1, r4
 8010858:	4628      	mov	r0, r5
 801085a:	f000 ff8d 	bl	8011778 <_fflush_r>
 801085e:	b988      	cbnz	r0, 8010884 <__swbuf_r+0x90>
 8010860:	4638      	mov	r0, r7
 8010862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010864:	4b0a      	ldr	r3, [pc, #40]	; (8010890 <__swbuf_r+0x9c>)
 8010866:	429c      	cmp	r4, r3
 8010868:	d101      	bne.n	801086e <__swbuf_r+0x7a>
 801086a:	68ac      	ldr	r4, [r5, #8]
 801086c:	e7cf      	b.n	801080e <__swbuf_r+0x1a>
 801086e:	4b09      	ldr	r3, [pc, #36]	; (8010894 <__swbuf_r+0xa0>)
 8010870:	429c      	cmp	r4, r3
 8010872:	bf08      	it	eq
 8010874:	68ec      	ldreq	r4, [r5, #12]
 8010876:	e7ca      	b.n	801080e <__swbuf_r+0x1a>
 8010878:	4621      	mov	r1, r4
 801087a:	4628      	mov	r0, r5
 801087c:	f000 f80c 	bl	8010898 <__swsetup_r>
 8010880:	2800      	cmp	r0, #0
 8010882:	d0cb      	beq.n	801081c <__swbuf_r+0x28>
 8010884:	f04f 37ff 	mov.w	r7, #4294967295
 8010888:	e7ea      	b.n	8010860 <__swbuf_r+0x6c>
 801088a:	bf00      	nop
 801088c:	08014bc4 	.word	0x08014bc4
 8010890:	08014be4 	.word	0x08014be4
 8010894:	08014ba4 	.word	0x08014ba4

08010898 <__swsetup_r>:
 8010898:	4b32      	ldr	r3, [pc, #200]	; (8010964 <__swsetup_r+0xcc>)
 801089a:	b570      	push	{r4, r5, r6, lr}
 801089c:	681d      	ldr	r5, [r3, #0]
 801089e:	4606      	mov	r6, r0
 80108a0:	460c      	mov	r4, r1
 80108a2:	b125      	cbz	r5, 80108ae <__swsetup_r+0x16>
 80108a4:	69ab      	ldr	r3, [r5, #24]
 80108a6:	b913      	cbnz	r3, 80108ae <__swsetup_r+0x16>
 80108a8:	4628      	mov	r0, r5
 80108aa:	f000 fff9 	bl	80118a0 <__sinit>
 80108ae:	4b2e      	ldr	r3, [pc, #184]	; (8010968 <__swsetup_r+0xd0>)
 80108b0:	429c      	cmp	r4, r3
 80108b2:	d10f      	bne.n	80108d4 <__swsetup_r+0x3c>
 80108b4:	686c      	ldr	r4, [r5, #4]
 80108b6:	89a3      	ldrh	r3, [r4, #12]
 80108b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80108bc:	0719      	lsls	r1, r3, #28
 80108be:	d42c      	bmi.n	801091a <__swsetup_r+0x82>
 80108c0:	06dd      	lsls	r5, r3, #27
 80108c2:	d411      	bmi.n	80108e8 <__swsetup_r+0x50>
 80108c4:	2309      	movs	r3, #9
 80108c6:	6033      	str	r3, [r6, #0]
 80108c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80108cc:	81a3      	strh	r3, [r4, #12]
 80108ce:	f04f 30ff 	mov.w	r0, #4294967295
 80108d2:	e03e      	b.n	8010952 <__swsetup_r+0xba>
 80108d4:	4b25      	ldr	r3, [pc, #148]	; (801096c <__swsetup_r+0xd4>)
 80108d6:	429c      	cmp	r4, r3
 80108d8:	d101      	bne.n	80108de <__swsetup_r+0x46>
 80108da:	68ac      	ldr	r4, [r5, #8]
 80108dc:	e7eb      	b.n	80108b6 <__swsetup_r+0x1e>
 80108de:	4b24      	ldr	r3, [pc, #144]	; (8010970 <__swsetup_r+0xd8>)
 80108e0:	429c      	cmp	r4, r3
 80108e2:	bf08      	it	eq
 80108e4:	68ec      	ldreq	r4, [r5, #12]
 80108e6:	e7e6      	b.n	80108b6 <__swsetup_r+0x1e>
 80108e8:	0758      	lsls	r0, r3, #29
 80108ea:	d512      	bpl.n	8010912 <__swsetup_r+0x7a>
 80108ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80108ee:	b141      	cbz	r1, 8010902 <__swsetup_r+0x6a>
 80108f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80108f4:	4299      	cmp	r1, r3
 80108f6:	d002      	beq.n	80108fe <__swsetup_r+0x66>
 80108f8:	4630      	mov	r0, r6
 80108fa:	f002 f93b 	bl	8012b74 <_free_r>
 80108fe:	2300      	movs	r3, #0
 8010900:	6363      	str	r3, [r4, #52]	; 0x34
 8010902:	89a3      	ldrh	r3, [r4, #12]
 8010904:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010908:	81a3      	strh	r3, [r4, #12]
 801090a:	2300      	movs	r3, #0
 801090c:	6063      	str	r3, [r4, #4]
 801090e:	6923      	ldr	r3, [r4, #16]
 8010910:	6023      	str	r3, [r4, #0]
 8010912:	89a3      	ldrh	r3, [r4, #12]
 8010914:	f043 0308 	orr.w	r3, r3, #8
 8010918:	81a3      	strh	r3, [r4, #12]
 801091a:	6923      	ldr	r3, [r4, #16]
 801091c:	b94b      	cbnz	r3, 8010932 <__swsetup_r+0x9a>
 801091e:	89a3      	ldrh	r3, [r4, #12]
 8010920:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010928:	d003      	beq.n	8010932 <__swsetup_r+0x9a>
 801092a:	4621      	mov	r1, r4
 801092c:	4630      	mov	r0, r6
 801092e:	f001 fbef 	bl	8012110 <__smakebuf_r>
 8010932:	89a0      	ldrh	r0, [r4, #12]
 8010934:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010938:	f010 0301 	ands.w	r3, r0, #1
 801093c:	d00a      	beq.n	8010954 <__swsetup_r+0xbc>
 801093e:	2300      	movs	r3, #0
 8010940:	60a3      	str	r3, [r4, #8]
 8010942:	6963      	ldr	r3, [r4, #20]
 8010944:	425b      	negs	r3, r3
 8010946:	61a3      	str	r3, [r4, #24]
 8010948:	6923      	ldr	r3, [r4, #16]
 801094a:	b943      	cbnz	r3, 801095e <__swsetup_r+0xc6>
 801094c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010950:	d1ba      	bne.n	80108c8 <__swsetup_r+0x30>
 8010952:	bd70      	pop	{r4, r5, r6, pc}
 8010954:	0781      	lsls	r1, r0, #30
 8010956:	bf58      	it	pl
 8010958:	6963      	ldrpl	r3, [r4, #20]
 801095a:	60a3      	str	r3, [r4, #8]
 801095c:	e7f4      	b.n	8010948 <__swsetup_r+0xb0>
 801095e:	2000      	movs	r0, #0
 8010960:	e7f7      	b.n	8010952 <__swsetup_r+0xba>
 8010962:	bf00      	nop
 8010964:	2000002c 	.word	0x2000002c
 8010968:	08014bc4 	.word	0x08014bc4
 801096c:	08014be4 	.word	0x08014be4
 8010970:	08014ba4 	.word	0x08014ba4

08010974 <quorem>:
 8010974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010978:	6903      	ldr	r3, [r0, #16]
 801097a:	690c      	ldr	r4, [r1, #16]
 801097c:	42a3      	cmp	r3, r4
 801097e:	4607      	mov	r7, r0
 8010980:	f2c0 8081 	blt.w	8010a86 <quorem+0x112>
 8010984:	3c01      	subs	r4, #1
 8010986:	f101 0814 	add.w	r8, r1, #20
 801098a:	f100 0514 	add.w	r5, r0, #20
 801098e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010992:	9301      	str	r3, [sp, #4]
 8010994:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010998:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801099c:	3301      	adds	r3, #1
 801099e:	429a      	cmp	r2, r3
 80109a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80109a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80109a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80109ac:	d331      	bcc.n	8010a12 <quorem+0x9e>
 80109ae:	f04f 0e00 	mov.w	lr, #0
 80109b2:	4640      	mov	r0, r8
 80109b4:	46ac      	mov	ip, r5
 80109b6:	46f2      	mov	sl, lr
 80109b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80109bc:	b293      	uxth	r3, r2
 80109be:	fb06 e303 	mla	r3, r6, r3, lr
 80109c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80109c6:	b29b      	uxth	r3, r3
 80109c8:	ebaa 0303 	sub.w	r3, sl, r3
 80109cc:	f8dc a000 	ldr.w	sl, [ip]
 80109d0:	0c12      	lsrs	r2, r2, #16
 80109d2:	fa13 f38a 	uxtah	r3, r3, sl
 80109d6:	fb06 e202 	mla	r2, r6, r2, lr
 80109da:	9300      	str	r3, [sp, #0]
 80109dc:	9b00      	ldr	r3, [sp, #0]
 80109de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80109e2:	b292      	uxth	r2, r2
 80109e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80109e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80109ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80109f0:	4581      	cmp	r9, r0
 80109f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109f6:	f84c 3b04 	str.w	r3, [ip], #4
 80109fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80109fe:	d2db      	bcs.n	80109b8 <quorem+0x44>
 8010a00:	f855 300b 	ldr.w	r3, [r5, fp]
 8010a04:	b92b      	cbnz	r3, 8010a12 <quorem+0x9e>
 8010a06:	9b01      	ldr	r3, [sp, #4]
 8010a08:	3b04      	subs	r3, #4
 8010a0a:	429d      	cmp	r5, r3
 8010a0c:	461a      	mov	r2, r3
 8010a0e:	d32e      	bcc.n	8010a6e <quorem+0xfa>
 8010a10:	613c      	str	r4, [r7, #16]
 8010a12:	4638      	mov	r0, r7
 8010a14:	f001 fea2 	bl	801275c <__mcmp>
 8010a18:	2800      	cmp	r0, #0
 8010a1a:	db24      	blt.n	8010a66 <quorem+0xf2>
 8010a1c:	3601      	adds	r6, #1
 8010a1e:	4628      	mov	r0, r5
 8010a20:	f04f 0c00 	mov.w	ip, #0
 8010a24:	f858 2b04 	ldr.w	r2, [r8], #4
 8010a28:	f8d0 e000 	ldr.w	lr, [r0]
 8010a2c:	b293      	uxth	r3, r2
 8010a2e:	ebac 0303 	sub.w	r3, ip, r3
 8010a32:	0c12      	lsrs	r2, r2, #16
 8010a34:	fa13 f38e 	uxtah	r3, r3, lr
 8010a38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010a3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a46:	45c1      	cmp	r9, r8
 8010a48:	f840 3b04 	str.w	r3, [r0], #4
 8010a4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010a50:	d2e8      	bcs.n	8010a24 <quorem+0xb0>
 8010a52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a5a:	b922      	cbnz	r2, 8010a66 <quorem+0xf2>
 8010a5c:	3b04      	subs	r3, #4
 8010a5e:	429d      	cmp	r5, r3
 8010a60:	461a      	mov	r2, r3
 8010a62:	d30a      	bcc.n	8010a7a <quorem+0x106>
 8010a64:	613c      	str	r4, [r7, #16]
 8010a66:	4630      	mov	r0, r6
 8010a68:	b003      	add	sp, #12
 8010a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a6e:	6812      	ldr	r2, [r2, #0]
 8010a70:	3b04      	subs	r3, #4
 8010a72:	2a00      	cmp	r2, #0
 8010a74:	d1cc      	bne.n	8010a10 <quorem+0x9c>
 8010a76:	3c01      	subs	r4, #1
 8010a78:	e7c7      	b.n	8010a0a <quorem+0x96>
 8010a7a:	6812      	ldr	r2, [r2, #0]
 8010a7c:	3b04      	subs	r3, #4
 8010a7e:	2a00      	cmp	r2, #0
 8010a80:	d1f0      	bne.n	8010a64 <quorem+0xf0>
 8010a82:	3c01      	subs	r4, #1
 8010a84:	e7eb      	b.n	8010a5e <quorem+0xea>
 8010a86:	2000      	movs	r0, #0
 8010a88:	e7ee      	b.n	8010a68 <quorem+0xf4>
 8010a8a:	0000      	movs	r0, r0
 8010a8c:	0000      	movs	r0, r0
	...

08010a90 <_dtoa_r>:
 8010a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a94:	ed2d 8b04 	vpush	{d8-d9}
 8010a98:	ec57 6b10 	vmov	r6, r7, d0
 8010a9c:	b093      	sub	sp, #76	; 0x4c
 8010a9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010aa0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010aa4:	9106      	str	r1, [sp, #24]
 8010aa6:	ee10 aa10 	vmov	sl, s0
 8010aaa:	4604      	mov	r4, r0
 8010aac:	9209      	str	r2, [sp, #36]	; 0x24
 8010aae:	930c      	str	r3, [sp, #48]	; 0x30
 8010ab0:	46bb      	mov	fp, r7
 8010ab2:	b975      	cbnz	r5, 8010ad2 <_dtoa_r+0x42>
 8010ab4:	2010      	movs	r0, #16
 8010ab6:	f001 fb6b 	bl	8012190 <malloc>
 8010aba:	4602      	mov	r2, r0
 8010abc:	6260      	str	r0, [r4, #36]	; 0x24
 8010abe:	b920      	cbnz	r0, 8010aca <_dtoa_r+0x3a>
 8010ac0:	4ba7      	ldr	r3, [pc, #668]	; (8010d60 <_dtoa_r+0x2d0>)
 8010ac2:	21ea      	movs	r1, #234	; 0xea
 8010ac4:	48a7      	ldr	r0, [pc, #668]	; (8010d64 <_dtoa_r+0x2d4>)
 8010ac6:	f002 fb1d 	bl	8013104 <__assert_func>
 8010aca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010ace:	6005      	str	r5, [r0, #0]
 8010ad0:	60c5      	str	r5, [r0, #12]
 8010ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ad4:	6819      	ldr	r1, [r3, #0]
 8010ad6:	b151      	cbz	r1, 8010aee <_dtoa_r+0x5e>
 8010ad8:	685a      	ldr	r2, [r3, #4]
 8010ada:	604a      	str	r2, [r1, #4]
 8010adc:	2301      	movs	r3, #1
 8010ade:	4093      	lsls	r3, r2
 8010ae0:	608b      	str	r3, [r1, #8]
 8010ae2:	4620      	mov	r0, r4
 8010ae4:	f001 fbae 	bl	8012244 <_Bfree>
 8010ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010aea:	2200      	movs	r2, #0
 8010aec:	601a      	str	r2, [r3, #0]
 8010aee:	1e3b      	subs	r3, r7, #0
 8010af0:	bfaa      	itet	ge
 8010af2:	2300      	movge	r3, #0
 8010af4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010af8:	f8c8 3000 	strge.w	r3, [r8]
 8010afc:	4b9a      	ldr	r3, [pc, #616]	; (8010d68 <_dtoa_r+0x2d8>)
 8010afe:	bfbc      	itt	lt
 8010b00:	2201      	movlt	r2, #1
 8010b02:	f8c8 2000 	strlt.w	r2, [r8]
 8010b06:	ea33 030b 	bics.w	r3, r3, fp
 8010b0a:	d11b      	bne.n	8010b44 <_dtoa_r+0xb4>
 8010b0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010b0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010b12:	6013      	str	r3, [r2, #0]
 8010b14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b18:	4333      	orrs	r3, r6
 8010b1a:	f000 8592 	beq.w	8011642 <_dtoa_r+0xbb2>
 8010b1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b20:	b963      	cbnz	r3, 8010b3c <_dtoa_r+0xac>
 8010b22:	4b92      	ldr	r3, [pc, #584]	; (8010d6c <_dtoa_r+0x2dc>)
 8010b24:	e022      	b.n	8010b6c <_dtoa_r+0xdc>
 8010b26:	4b92      	ldr	r3, [pc, #584]	; (8010d70 <_dtoa_r+0x2e0>)
 8010b28:	9301      	str	r3, [sp, #4]
 8010b2a:	3308      	adds	r3, #8
 8010b2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010b2e:	6013      	str	r3, [r2, #0]
 8010b30:	9801      	ldr	r0, [sp, #4]
 8010b32:	b013      	add	sp, #76	; 0x4c
 8010b34:	ecbd 8b04 	vpop	{d8-d9}
 8010b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b3c:	4b8b      	ldr	r3, [pc, #556]	; (8010d6c <_dtoa_r+0x2dc>)
 8010b3e:	9301      	str	r3, [sp, #4]
 8010b40:	3303      	adds	r3, #3
 8010b42:	e7f3      	b.n	8010b2c <_dtoa_r+0x9c>
 8010b44:	2200      	movs	r2, #0
 8010b46:	2300      	movs	r3, #0
 8010b48:	4650      	mov	r0, sl
 8010b4a:	4659      	mov	r1, fp
 8010b4c:	f7ef ffe4 	bl	8000b18 <__aeabi_dcmpeq>
 8010b50:	ec4b ab19 	vmov	d9, sl, fp
 8010b54:	4680      	mov	r8, r0
 8010b56:	b158      	cbz	r0, 8010b70 <_dtoa_r+0xe0>
 8010b58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	6013      	str	r3, [r2, #0]
 8010b5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	f000 856b 	beq.w	801163c <_dtoa_r+0xbac>
 8010b66:	4883      	ldr	r0, [pc, #524]	; (8010d74 <_dtoa_r+0x2e4>)
 8010b68:	6018      	str	r0, [r3, #0]
 8010b6a:	1e43      	subs	r3, r0, #1
 8010b6c:	9301      	str	r3, [sp, #4]
 8010b6e:	e7df      	b.n	8010b30 <_dtoa_r+0xa0>
 8010b70:	ec4b ab10 	vmov	d0, sl, fp
 8010b74:	aa10      	add	r2, sp, #64	; 0x40
 8010b76:	a911      	add	r1, sp, #68	; 0x44
 8010b78:	4620      	mov	r0, r4
 8010b7a:	f001 ff11 	bl	80129a0 <__d2b>
 8010b7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010b82:	ee08 0a10 	vmov	s16, r0
 8010b86:	2d00      	cmp	r5, #0
 8010b88:	f000 8084 	beq.w	8010c94 <_dtoa_r+0x204>
 8010b8c:	ee19 3a90 	vmov	r3, s19
 8010b90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010b98:	4656      	mov	r6, sl
 8010b9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010b9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010ba2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010ba6:	4b74      	ldr	r3, [pc, #464]	; (8010d78 <_dtoa_r+0x2e8>)
 8010ba8:	2200      	movs	r2, #0
 8010baa:	4630      	mov	r0, r6
 8010bac:	4639      	mov	r1, r7
 8010bae:	f7ef fb93 	bl	80002d8 <__aeabi_dsub>
 8010bb2:	a365      	add	r3, pc, #404	; (adr r3, 8010d48 <_dtoa_r+0x2b8>)
 8010bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bb8:	f7ef fd46 	bl	8000648 <__aeabi_dmul>
 8010bbc:	a364      	add	r3, pc, #400	; (adr r3, 8010d50 <_dtoa_r+0x2c0>)
 8010bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc2:	f7ef fb8b 	bl	80002dc <__adddf3>
 8010bc6:	4606      	mov	r6, r0
 8010bc8:	4628      	mov	r0, r5
 8010bca:	460f      	mov	r7, r1
 8010bcc:	f7ef fcd2 	bl	8000574 <__aeabi_i2d>
 8010bd0:	a361      	add	r3, pc, #388	; (adr r3, 8010d58 <_dtoa_r+0x2c8>)
 8010bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bd6:	f7ef fd37 	bl	8000648 <__aeabi_dmul>
 8010bda:	4602      	mov	r2, r0
 8010bdc:	460b      	mov	r3, r1
 8010bde:	4630      	mov	r0, r6
 8010be0:	4639      	mov	r1, r7
 8010be2:	f7ef fb7b 	bl	80002dc <__adddf3>
 8010be6:	4606      	mov	r6, r0
 8010be8:	460f      	mov	r7, r1
 8010bea:	f7ef ffdd 	bl	8000ba8 <__aeabi_d2iz>
 8010bee:	2200      	movs	r2, #0
 8010bf0:	9000      	str	r0, [sp, #0]
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	4630      	mov	r0, r6
 8010bf6:	4639      	mov	r1, r7
 8010bf8:	f7ef ff98 	bl	8000b2c <__aeabi_dcmplt>
 8010bfc:	b150      	cbz	r0, 8010c14 <_dtoa_r+0x184>
 8010bfe:	9800      	ldr	r0, [sp, #0]
 8010c00:	f7ef fcb8 	bl	8000574 <__aeabi_i2d>
 8010c04:	4632      	mov	r2, r6
 8010c06:	463b      	mov	r3, r7
 8010c08:	f7ef ff86 	bl	8000b18 <__aeabi_dcmpeq>
 8010c0c:	b910      	cbnz	r0, 8010c14 <_dtoa_r+0x184>
 8010c0e:	9b00      	ldr	r3, [sp, #0]
 8010c10:	3b01      	subs	r3, #1
 8010c12:	9300      	str	r3, [sp, #0]
 8010c14:	9b00      	ldr	r3, [sp, #0]
 8010c16:	2b16      	cmp	r3, #22
 8010c18:	d85a      	bhi.n	8010cd0 <_dtoa_r+0x240>
 8010c1a:	9a00      	ldr	r2, [sp, #0]
 8010c1c:	4b57      	ldr	r3, [pc, #348]	; (8010d7c <_dtoa_r+0x2ec>)
 8010c1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c26:	ec51 0b19 	vmov	r0, r1, d9
 8010c2a:	f7ef ff7f 	bl	8000b2c <__aeabi_dcmplt>
 8010c2e:	2800      	cmp	r0, #0
 8010c30:	d050      	beq.n	8010cd4 <_dtoa_r+0x244>
 8010c32:	9b00      	ldr	r3, [sp, #0]
 8010c34:	3b01      	subs	r3, #1
 8010c36:	9300      	str	r3, [sp, #0]
 8010c38:	2300      	movs	r3, #0
 8010c3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010c3e:	1b5d      	subs	r5, r3, r5
 8010c40:	1e6b      	subs	r3, r5, #1
 8010c42:	9305      	str	r3, [sp, #20]
 8010c44:	bf45      	ittet	mi
 8010c46:	f1c5 0301 	rsbmi	r3, r5, #1
 8010c4a:	9304      	strmi	r3, [sp, #16]
 8010c4c:	2300      	movpl	r3, #0
 8010c4e:	2300      	movmi	r3, #0
 8010c50:	bf4c      	ite	mi
 8010c52:	9305      	strmi	r3, [sp, #20]
 8010c54:	9304      	strpl	r3, [sp, #16]
 8010c56:	9b00      	ldr	r3, [sp, #0]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	db3d      	blt.n	8010cd8 <_dtoa_r+0x248>
 8010c5c:	9b05      	ldr	r3, [sp, #20]
 8010c5e:	9a00      	ldr	r2, [sp, #0]
 8010c60:	920a      	str	r2, [sp, #40]	; 0x28
 8010c62:	4413      	add	r3, r2
 8010c64:	9305      	str	r3, [sp, #20]
 8010c66:	2300      	movs	r3, #0
 8010c68:	9307      	str	r3, [sp, #28]
 8010c6a:	9b06      	ldr	r3, [sp, #24]
 8010c6c:	2b09      	cmp	r3, #9
 8010c6e:	f200 8089 	bhi.w	8010d84 <_dtoa_r+0x2f4>
 8010c72:	2b05      	cmp	r3, #5
 8010c74:	bfc4      	itt	gt
 8010c76:	3b04      	subgt	r3, #4
 8010c78:	9306      	strgt	r3, [sp, #24]
 8010c7a:	9b06      	ldr	r3, [sp, #24]
 8010c7c:	f1a3 0302 	sub.w	r3, r3, #2
 8010c80:	bfcc      	ite	gt
 8010c82:	2500      	movgt	r5, #0
 8010c84:	2501      	movle	r5, #1
 8010c86:	2b03      	cmp	r3, #3
 8010c88:	f200 8087 	bhi.w	8010d9a <_dtoa_r+0x30a>
 8010c8c:	e8df f003 	tbb	[pc, r3]
 8010c90:	59383a2d 	.word	0x59383a2d
 8010c94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010c98:	441d      	add	r5, r3
 8010c9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010c9e:	2b20      	cmp	r3, #32
 8010ca0:	bfc1      	itttt	gt
 8010ca2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010ca6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010caa:	fa0b f303 	lslgt.w	r3, fp, r3
 8010cae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010cb2:	bfda      	itte	le
 8010cb4:	f1c3 0320 	rsble	r3, r3, #32
 8010cb8:	fa06 f003 	lslle.w	r0, r6, r3
 8010cbc:	4318      	orrgt	r0, r3
 8010cbe:	f7ef fc49 	bl	8000554 <__aeabi_ui2d>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	4606      	mov	r6, r0
 8010cc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010cca:	3d01      	subs	r5, #1
 8010ccc:	930e      	str	r3, [sp, #56]	; 0x38
 8010cce:	e76a      	b.n	8010ba6 <_dtoa_r+0x116>
 8010cd0:	2301      	movs	r3, #1
 8010cd2:	e7b2      	b.n	8010c3a <_dtoa_r+0x1aa>
 8010cd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8010cd6:	e7b1      	b.n	8010c3c <_dtoa_r+0x1ac>
 8010cd8:	9b04      	ldr	r3, [sp, #16]
 8010cda:	9a00      	ldr	r2, [sp, #0]
 8010cdc:	1a9b      	subs	r3, r3, r2
 8010cde:	9304      	str	r3, [sp, #16]
 8010ce0:	4253      	negs	r3, r2
 8010ce2:	9307      	str	r3, [sp, #28]
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8010ce8:	e7bf      	b.n	8010c6a <_dtoa_r+0x1da>
 8010cea:	2300      	movs	r3, #0
 8010cec:	9308      	str	r3, [sp, #32]
 8010cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	dc55      	bgt.n	8010da0 <_dtoa_r+0x310>
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010cfa:	461a      	mov	r2, r3
 8010cfc:	9209      	str	r2, [sp, #36]	; 0x24
 8010cfe:	e00c      	b.n	8010d1a <_dtoa_r+0x28a>
 8010d00:	2301      	movs	r3, #1
 8010d02:	e7f3      	b.n	8010cec <_dtoa_r+0x25c>
 8010d04:	2300      	movs	r3, #0
 8010d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d08:	9308      	str	r3, [sp, #32]
 8010d0a:	9b00      	ldr	r3, [sp, #0]
 8010d0c:	4413      	add	r3, r2
 8010d0e:	9302      	str	r3, [sp, #8]
 8010d10:	3301      	adds	r3, #1
 8010d12:	2b01      	cmp	r3, #1
 8010d14:	9303      	str	r3, [sp, #12]
 8010d16:	bfb8      	it	lt
 8010d18:	2301      	movlt	r3, #1
 8010d1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	6042      	str	r2, [r0, #4]
 8010d20:	2204      	movs	r2, #4
 8010d22:	f102 0614 	add.w	r6, r2, #20
 8010d26:	429e      	cmp	r6, r3
 8010d28:	6841      	ldr	r1, [r0, #4]
 8010d2a:	d93d      	bls.n	8010da8 <_dtoa_r+0x318>
 8010d2c:	4620      	mov	r0, r4
 8010d2e:	f001 fa49 	bl	80121c4 <_Balloc>
 8010d32:	9001      	str	r0, [sp, #4]
 8010d34:	2800      	cmp	r0, #0
 8010d36:	d13b      	bne.n	8010db0 <_dtoa_r+0x320>
 8010d38:	4b11      	ldr	r3, [pc, #68]	; (8010d80 <_dtoa_r+0x2f0>)
 8010d3a:	4602      	mov	r2, r0
 8010d3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010d40:	e6c0      	b.n	8010ac4 <_dtoa_r+0x34>
 8010d42:	2301      	movs	r3, #1
 8010d44:	e7df      	b.n	8010d06 <_dtoa_r+0x276>
 8010d46:	bf00      	nop
 8010d48:	636f4361 	.word	0x636f4361
 8010d4c:	3fd287a7 	.word	0x3fd287a7
 8010d50:	8b60c8b3 	.word	0x8b60c8b3
 8010d54:	3fc68a28 	.word	0x3fc68a28
 8010d58:	509f79fb 	.word	0x509f79fb
 8010d5c:	3fd34413 	.word	0x3fd34413
 8010d60:	08014b1e 	.word	0x08014b1e
 8010d64:	08014b35 	.word	0x08014b35
 8010d68:	7ff00000 	.word	0x7ff00000
 8010d6c:	08014b1a 	.word	0x08014b1a
 8010d70:	08014b11 	.word	0x08014b11
 8010d74:	08014999 	.word	0x08014999
 8010d78:	3ff80000 	.word	0x3ff80000
 8010d7c:	08014d08 	.word	0x08014d08
 8010d80:	08014b90 	.word	0x08014b90
 8010d84:	2501      	movs	r5, #1
 8010d86:	2300      	movs	r3, #0
 8010d88:	9306      	str	r3, [sp, #24]
 8010d8a:	9508      	str	r5, [sp, #32]
 8010d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8010d90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d94:	2200      	movs	r2, #0
 8010d96:	2312      	movs	r3, #18
 8010d98:	e7b0      	b.n	8010cfc <_dtoa_r+0x26c>
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	9308      	str	r3, [sp, #32]
 8010d9e:	e7f5      	b.n	8010d8c <_dtoa_r+0x2fc>
 8010da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010da2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010da6:	e7b8      	b.n	8010d1a <_dtoa_r+0x28a>
 8010da8:	3101      	adds	r1, #1
 8010daa:	6041      	str	r1, [r0, #4]
 8010dac:	0052      	lsls	r2, r2, #1
 8010dae:	e7b8      	b.n	8010d22 <_dtoa_r+0x292>
 8010db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010db2:	9a01      	ldr	r2, [sp, #4]
 8010db4:	601a      	str	r2, [r3, #0]
 8010db6:	9b03      	ldr	r3, [sp, #12]
 8010db8:	2b0e      	cmp	r3, #14
 8010dba:	f200 809d 	bhi.w	8010ef8 <_dtoa_r+0x468>
 8010dbe:	2d00      	cmp	r5, #0
 8010dc0:	f000 809a 	beq.w	8010ef8 <_dtoa_r+0x468>
 8010dc4:	9b00      	ldr	r3, [sp, #0]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	dd32      	ble.n	8010e30 <_dtoa_r+0x3a0>
 8010dca:	4ab7      	ldr	r2, [pc, #732]	; (80110a8 <_dtoa_r+0x618>)
 8010dcc:	f003 030f 	and.w	r3, r3, #15
 8010dd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010dd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010dd8:	9b00      	ldr	r3, [sp, #0]
 8010dda:	05d8      	lsls	r0, r3, #23
 8010ddc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010de0:	d516      	bpl.n	8010e10 <_dtoa_r+0x380>
 8010de2:	4bb2      	ldr	r3, [pc, #712]	; (80110ac <_dtoa_r+0x61c>)
 8010de4:	ec51 0b19 	vmov	r0, r1, d9
 8010de8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010dec:	f7ef fd56 	bl	800089c <__aeabi_ddiv>
 8010df0:	f007 070f 	and.w	r7, r7, #15
 8010df4:	4682      	mov	sl, r0
 8010df6:	468b      	mov	fp, r1
 8010df8:	2503      	movs	r5, #3
 8010dfa:	4eac      	ldr	r6, [pc, #688]	; (80110ac <_dtoa_r+0x61c>)
 8010dfc:	b957      	cbnz	r7, 8010e14 <_dtoa_r+0x384>
 8010dfe:	4642      	mov	r2, r8
 8010e00:	464b      	mov	r3, r9
 8010e02:	4650      	mov	r0, sl
 8010e04:	4659      	mov	r1, fp
 8010e06:	f7ef fd49 	bl	800089c <__aeabi_ddiv>
 8010e0a:	4682      	mov	sl, r0
 8010e0c:	468b      	mov	fp, r1
 8010e0e:	e028      	b.n	8010e62 <_dtoa_r+0x3d2>
 8010e10:	2502      	movs	r5, #2
 8010e12:	e7f2      	b.n	8010dfa <_dtoa_r+0x36a>
 8010e14:	07f9      	lsls	r1, r7, #31
 8010e16:	d508      	bpl.n	8010e2a <_dtoa_r+0x39a>
 8010e18:	4640      	mov	r0, r8
 8010e1a:	4649      	mov	r1, r9
 8010e1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010e20:	f7ef fc12 	bl	8000648 <__aeabi_dmul>
 8010e24:	3501      	adds	r5, #1
 8010e26:	4680      	mov	r8, r0
 8010e28:	4689      	mov	r9, r1
 8010e2a:	107f      	asrs	r7, r7, #1
 8010e2c:	3608      	adds	r6, #8
 8010e2e:	e7e5      	b.n	8010dfc <_dtoa_r+0x36c>
 8010e30:	f000 809b 	beq.w	8010f6a <_dtoa_r+0x4da>
 8010e34:	9b00      	ldr	r3, [sp, #0]
 8010e36:	4f9d      	ldr	r7, [pc, #628]	; (80110ac <_dtoa_r+0x61c>)
 8010e38:	425e      	negs	r6, r3
 8010e3a:	4b9b      	ldr	r3, [pc, #620]	; (80110a8 <_dtoa_r+0x618>)
 8010e3c:	f006 020f 	and.w	r2, r6, #15
 8010e40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e48:	ec51 0b19 	vmov	r0, r1, d9
 8010e4c:	f7ef fbfc 	bl	8000648 <__aeabi_dmul>
 8010e50:	1136      	asrs	r6, r6, #4
 8010e52:	4682      	mov	sl, r0
 8010e54:	468b      	mov	fp, r1
 8010e56:	2300      	movs	r3, #0
 8010e58:	2502      	movs	r5, #2
 8010e5a:	2e00      	cmp	r6, #0
 8010e5c:	d17a      	bne.n	8010f54 <_dtoa_r+0x4c4>
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d1d3      	bne.n	8010e0a <_dtoa_r+0x37a>
 8010e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	f000 8082 	beq.w	8010f6e <_dtoa_r+0x4de>
 8010e6a:	4b91      	ldr	r3, [pc, #580]	; (80110b0 <_dtoa_r+0x620>)
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	4650      	mov	r0, sl
 8010e70:	4659      	mov	r1, fp
 8010e72:	f7ef fe5b 	bl	8000b2c <__aeabi_dcmplt>
 8010e76:	2800      	cmp	r0, #0
 8010e78:	d079      	beq.n	8010f6e <_dtoa_r+0x4de>
 8010e7a:	9b03      	ldr	r3, [sp, #12]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d076      	beq.n	8010f6e <_dtoa_r+0x4de>
 8010e80:	9b02      	ldr	r3, [sp, #8]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	dd36      	ble.n	8010ef4 <_dtoa_r+0x464>
 8010e86:	9b00      	ldr	r3, [sp, #0]
 8010e88:	4650      	mov	r0, sl
 8010e8a:	4659      	mov	r1, fp
 8010e8c:	1e5f      	subs	r7, r3, #1
 8010e8e:	2200      	movs	r2, #0
 8010e90:	4b88      	ldr	r3, [pc, #544]	; (80110b4 <_dtoa_r+0x624>)
 8010e92:	f7ef fbd9 	bl	8000648 <__aeabi_dmul>
 8010e96:	9e02      	ldr	r6, [sp, #8]
 8010e98:	4682      	mov	sl, r0
 8010e9a:	468b      	mov	fp, r1
 8010e9c:	3501      	adds	r5, #1
 8010e9e:	4628      	mov	r0, r5
 8010ea0:	f7ef fb68 	bl	8000574 <__aeabi_i2d>
 8010ea4:	4652      	mov	r2, sl
 8010ea6:	465b      	mov	r3, fp
 8010ea8:	f7ef fbce 	bl	8000648 <__aeabi_dmul>
 8010eac:	4b82      	ldr	r3, [pc, #520]	; (80110b8 <_dtoa_r+0x628>)
 8010eae:	2200      	movs	r2, #0
 8010eb0:	f7ef fa14 	bl	80002dc <__adddf3>
 8010eb4:	46d0      	mov	r8, sl
 8010eb6:	46d9      	mov	r9, fp
 8010eb8:	4682      	mov	sl, r0
 8010eba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010ebe:	2e00      	cmp	r6, #0
 8010ec0:	d158      	bne.n	8010f74 <_dtoa_r+0x4e4>
 8010ec2:	4b7e      	ldr	r3, [pc, #504]	; (80110bc <_dtoa_r+0x62c>)
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	4640      	mov	r0, r8
 8010ec8:	4649      	mov	r1, r9
 8010eca:	f7ef fa05 	bl	80002d8 <__aeabi_dsub>
 8010ece:	4652      	mov	r2, sl
 8010ed0:	465b      	mov	r3, fp
 8010ed2:	4680      	mov	r8, r0
 8010ed4:	4689      	mov	r9, r1
 8010ed6:	f7ef fe47 	bl	8000b68 <__aeabi_dcmpgt>
 8010eda:	2800      	cmp	r0, #0
 8010edc:	f040 8295 	bne.w	801140a <_dtoa_r+0x97a>
 8010ee0:	4652      	mov	r2, sl
 8010ee2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010ee6:	4640      	mov	r0, r8
 8010ee8:	4649      	mov	r1, r9
 8010eea:	f7ef fe1f 	bl	8000b2c <__aeabi_dcmplt>
 8010eee:	2800      	cmp	r0, #0
 8010ef0:	f040 8289 	bne.w	8011406 <_dtoa_r+0x976>
 8010ef4:	ec5b ab19 	vmov	sl, fp, d9
 8010ef8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	f2c0 8148 	blt.w	8011190 <_dtoa_r+0x700>
 8010f00:	9a00      	ldr	r2, [sp, #0]
 8010f02:	2a0e      	cmp	r2, #14
 8010f04:	f300 8144 	bgt.w	8011190 <_dtoa_r+0x700>
 8010f08:	4b67      	ldr	r3, [pc, #412]	; (80110a8 <_dtoa_r+0x618>)
 8010f0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	f280 80d5 	bge.w	80110c4 <_dtoa_r+0x634>
 8010f1a:	9b03      	ldr	r3, [sp, #12]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	f300 80d1 	bgt.w	80110c4 <_dtoa_r+0x634>
 8010f22:	f040 826f 	bne.w	8011404 <_dtoa_r+0x974>
 8010f26:	4b65      	ldr	r3, [pc, #404]	; (80110bc <_dtoa_r+0x62c>)
 8010f28:	2200      	movs	r2, #0
 8010f2a:	4640      	mov	r0, r8
 8010f2c:	4649      	mov	r1, r9
 8010f2e:	f7ef fb8b 	bl	8000648 <__aeabi_dmul>
 8010f32:	4652      	mov	r2, sl
 8010f34:	465b      	mov	r3, fp
 8010f36:	f7ef fe0d 	bl	8000b54 <__aeabi_dcmpge>
 8010f3a:	9e03      	ldr	r6, [sp, #12]
 8010f3c:	4637      	mov	r7, r6
 8010f3e:	2800      	cmp	r0, #0
 8010f40:	f040 8245 	bne.w	80113ce <_dtoa_r+0x93e>
 8010f44:	9d01      	ldr	r5, [sp, #4]
 8010f46:	2331      	movs	r3, #49	; 0x31
 8010f48:	f805 3b01 	strb.w	r3, [r5], #1
 8010f4c:	9b00      	ldr	r3, [sp, #0]
 8010f4e:	3301      	adds	r3, #1
 8010f50:	9300      	str	r3, [sp, #0]
 8010f52:	e240      	b.n	80113d6 <_dtoa_r+0x946>
 8010f54:	07f2      	lsls	r2, r6, #31
 8010f56:	d505      	bpl.n	8010f64 <_dtoa_r+0x4d4>
 8010f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f5c:	f7ef fb74 	bl	8000648 <__aeabi_dmul>
 8010f60:	3501      	adds	r5, #1
 8010f62:	2301      	movs	r3, #1
 8010f64:	1076      	asrs	r6, r6, #1
 8010f66:	3708      	adds	r7, #8
 8010f68:	e777      	b.n	8010e5a <_dtoa_r+0x3ca>
 8010f6a:	2502      	movs	r5, #2
 8010f6c:	e779      	b.n	8010e62 <_dtoa_r+0x3d2>
 8010f6e:	9f00      	ldr	r7, [sp, #0]
 8010f70:	9e03      	ldr	r6, [sp, #12]
 8010f72:	e794      	b.n	8010e9e <_dtoa_r+0x40e>
 8010f74:	9901      	ldr	r1, [sp, #4]
 8010f76:	4b4c      	ldr	r3, [pc, #304]	; (80110a8 <_dtoa_r+0x618>)
 8010f78:	4431      	add	r1, r6
 8010f7a:	910d      	str	r1, [sp, #52]	; 0x34
 8010f7c:	9908      	ldr	r1, [sp, #32]
 8010f7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010f82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010f86:	2900      	cmp	r1, #0
 8010f88:	d043      	beq.n	8011012 <_dtoa_r+0x582>
 8010f8a:	494d      	ldr	r1, [pc, #308]	; (80110c0 <_dtoa_r+0x630>)
 8010f8c:	2000      	movs	r0, #0
 8010f8e:	f7ef fc85 	bl	800089c <__aeabi_ddiv>
 8010f92:	4652      	mov	r2, sl
 8010f94:	465b      	mov	r3, fp
 8010f96:	f7ef f99f 	bl	80002d8 <__aeabi_dsub>
 8010f9a:	9d01      	ldr	r5, [sp, #4]
 8010f9c:	4682      	mov	sl, r0
 8010f9e:	468b      	mov	fp, r1
 8010fa0:	4649      	mov	r1, r9
 8010fa2:	4640      	mov	r0, r8
 8010fa4:	f7ef fe00 	bl	8000ba8 <__aeabi_d2iz>
 8010fa8:	4606      	mov	r6, r0
 8010faa:	f7ef fae3 	bl	8000574 <__aeabi_i2d>
 8010fae:	4602      	mov	r2, r0
 8010fb0:	460b      	mov	r3, r1
 8010fb2:	4640      	mov	r0, r8
 8010fb4:	4649      	mov	r1, r9
 8010fb6:	f7ef f98f 	bl	80002d8 <__aeabi_dsub>
 8010fba:	3630      	adds	r6, #48	; 0x30
 8010fbc:	f805 6b01 	strb.w	r6, [r5], #1
 8010fc0:	4652      	mov	r2, sl
 8010fc2:	465b      	mov	r3, fp
 8010fc4:	4680      	mov	r8, r0
 8010fc6:	4689      	mov	r9, r1
 8010fc8:	f7ef fdb0 	bl	8000b2c <__aeabi_dcmplt>
 8010fcc:	2800      	cmp	r0, #0
 8010fce:	d163      	bne.n	8011098 <_dtoa_r+0x608>
 8010fd0:	4642      	mov	r2, r8
 8010fd2:	464b      	mov	r3, r9
 8010fd4:	4936      	ldr	r1, [pc, #216]	; (80110b0 <_dtoa_r+0x620>)
 8010fd6:	2000      	movs	r0, #0
 8010fd8:	f7ef f97e 	bl	80002d8 <__aeabi_dsub>
 8010fdc:	4652      	mov	r2, sl
 8010fde:	465b      	mov	r3, fp
 8010fe0:	f7ef fda4 	bl	8000b2c <__aeabi_dcmplt>
 8010fe4:	2800      	cmp	r0, #0
 8010fe6:	f040 80b5 	bne.w	8011154 <_dtoa_r+0x6c4>
 8010fea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010fec:	429d      	cmp	r5, r3
 8010fee:	d081      	beq.n	8010ef4 <_dtoa_r+0x464>
 8010ff0:	4b30      	ldr	r3, [pc, #192]	; (80110b4 <_dtoa_r+0x624>)
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	4650      	mov	r0, sl
 8010ff6:	4659      	mov	r1, fp
 8010ff8:	f7ef fb26 	bl	8000648 <__aeabi_dmul>
 8010ffc:	4b2d      	ldr	r3, [pc, #180]	; (80110b4 <_dtoa_r+0x624>)
 8010ffe:	4682      	mov	sl, r0
 8011000:	468b      	mov	fp, r1
 8011002:	4640      	mov	r0, r8
 8011004:	4649      	mov	r1, r9
 8011006:	2200      	movs	r2, #0
 8011008:	f7ef fb1e 	bl	8000648 <__aeabi_dmul>
 801100c:	4680      	mov	r8, r0
 801100e:	4689      	mov	r9, r1
 8011010:	e7c6      	b.n	8010fa0 <_dtoa_r+0x510>
 8011012:	4650      	mov	r0, sl
 8011014:	4659      	mov	r1, fp
 8011016:	f7ef fb17 	bl	8000648 <__aeabi_dmul>
 801101a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801101c:	9d01      	ldr	r5, [sp, #4]
 801101e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011020:	4682      	mov	sl, r0
 8011022:	468b      	mov	fp, r1
 8011024:	4649      	mov	r1, r9
 8011026:	4640      	mov	r0, r8
 8011028:	f7ef fdbe 	bl	8000ba8 <__aeabi_d2iz>
 801102c:	4606      	mov	r6, r0
 801102e:	f7ef faa1 	bl	8000574 <__aeabi_i2d>
 8011032:	3630      	adds	r6, #48	; 0x30
 8011034:	4602      	mov	r2, r0
 8011036:	460b      	mov	r3, r1
 8011038:	4640      	mov	r0, r8
 801103a:	4649      	mov	r1, r9
 801103c:	f7ef f94c 	bl	80002d8 <__aeabi_dsub>
 8011040:	f805 6b01 	strb.w	r6, [r5], #1
 8011044:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011046:	429d      	cmp	r5, r3
 8011048:	4680      	mov	r8, r0
 801104a:	4689      	mov	r9, r1
 801104c:	f04f 0200 	mov.w	r2, #0
 8011050:	d124      	bne.n	801109c <_dtoa_r+0x60c>
 8011052:	4b1b      	ldr	r3, [pc, #108]	; (80110c0 <_dtoa_r+0x630>)
 8011054:	4650      	mov	r0, sl
 8011056:	4659      	mov	r1, fp
 8011058:	f7ef f940 	bl	80002dc <__adddf3>
 801105c:	4602      	mov	r2, r0
 801105e:	460b      	mov	r3, r1
 8011060:	4640      	mov	r0, r8
 8011062:	4649      	mov	r1, r9
 8011064:	f7ef fd80 	bl	8000b68 <__aeabi_dcmpgt>
 8011068:	2800      	cmp	r0, #0
 801106a:	d173      	bne.n	8011154 <_dtoa_r+0x6c4>
 801106c:	4652      	mov	r2, sl
 801106e:	465b      	mov	r3, fp
 8011070:	4913      	ldr	r1, [pc, #76]	; (80110c0 <_dtoa_r+0x630>)
 8011072:	2000      	movs	r0, #0
 8011074:	f7ef f930 	bl	80002d8 <__aeabi_dsub>
 8011078:	4602      	mov	r2, r0
 801107a:	460b      	mov	r3, r1
 801107c:	4640      	mov	r0, r8
 801107e:	4649      	mov	r1, r9
 8011080:	f7ef fd54 	bl	8000b2c <__aeabi_dcmplt>
 8011084:	2800      	cmp	r0, #0
 8011086:	f43f af35 	beq.w	8010ef4 <_dtoa_r+0x464>
 801108a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801108c:	1e6b      	subs	r3, r5, #1
 801108e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011090:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011094:	2b30      	cmp	r3, #48	; 0x30
 8011096:	d0f8      	beq.n	801108a <_dtoa_r+0x5fa>
 8011098:	9700      	str	r7, [sp, #0]
 801109a:	e049      	b.n	8011130 <_dtoa_r+0x6a0>
 801109c:	4b05      	ldr	r3, [pc, #20]	; (80110b4 <_dtoa_r+0x624>)
 801109e:	f7ef fad3 	bl	8000648 <__aeabi_dmul>
 80110a2:	4680      	mov	r8, r0
 80110a4:	4689      	mov	r9, r1
 80110a6:	e7bd      	b.n	8011024 <_dtoa_r+0x594>
 80110a8:	08014d08 	.word	0x08014d08
 80110ac:	08014ce0 	.word	0x08014ce0
 80110b0:	3ff00000 	.word	0x3ff00000
 80110b4:	40240000 	.word	0x40240000
 80110b8:	401c0000 	.word	0x401c0000
 80110bc:	40140000 	.word	0x40140000
 80110c0:	3fe00000 	.word	0x3fe00000
 80110c4:	9d01      	ldr	r5, [sp, #4]
 80110c6:	4656      	mov	r6, sl
 80110c8:	465f      	mov	r7, fp
 80110ca:	4642      	mov	r2, r8
 80110cc:	464b      	mov	r3, r9
 80110ce:	4630      	mov	r0, r6
 80110d0:	4639      	mov	r1, r7
 80110d2:	f7ef fbe3 	bl	800089c <__aeabi_ddiv>
 80110d6:	f7ef fd67 	bl	8000ba8 <__aeabi_d2iz>
 80110da:	4682      	mov	sl, r0
 80110dc:	f7ef fa4a 	bl	8000574 <__aeabi_i2d>
 80110e0:	4642      	mov	r2, r8
 80110e2:	464b      	mov	r3, r9
 80110e4:	f7ef fab0 	bl	8000648 <__aeabi_dmul>
 80110e8:	4602      	mov	r2, r0
 80110ea:	460b      	mov	r3, r1
 80110ec:	4630      	mov	r0, r6
 80110ee:	4639      	mov	r1, r7
 80110f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80110f4:	f7ef f8f0 	bl	80002d8 <__aeabi_dsub>
 80110f8:	f805 6b01 	strb.w	r6, [r5], #1
 80110fc:	9e01      	ldr	r6, [sp, #4]
 80110fe:	9f03      	ldr	r7, [sp, #12]
 8011100:	1bae      	subs	r6, r5, r6
 8011102:	42b7      	cmp	r7, r6
 8011104:	4602      	mov	r2, r0
 8011106:	460b      	mov	r3, r1
 8011108:	d135      	bne.n	8011176 <_dtoa_r+0x6e6>
 801110a:	f7ef f8e7 	bl	80002dc <__adddf3>
 801110e:	4642      	mov	r2, r8
 8011110:	464b      	mov	r3, r9
 8011112:	4606      	mov	r6, r0
 8011114:	460f      	mov	r7, r1
 8011116:	f7ef fd27 	bl	8000b68 <__aeabi_dcmpgt>
 801111a:	b9d0      	cbnz	r0, 8011152 <_dtoa_r+0x6c2>
 801111c:	4642      	mov	r2, r8
 801111e:	464b      	mov	r3, r9
 8011120:	4630      	mov	r0, r6
 8011122:	4639      	mov	r1, r7
 8011124:	f7ef fcf8 	bl	8000b18 <__aeabi_dcmpeq>
 8011128:	b110      	cbz	r0, 8011130 <_dtoa_r+0x6a0>
 801112a:	f01a 0f01 	tst.w	sl, #1
 801112e:	d110      	bne.n	8011152 <_dtoa_r+0x6c2>
 8011130:	4620      	mov	r0, r4
 8011132:	ee18 1a10 	vmov	r1, s16
 8011136:	f001 f885 	bl	8012244 <_Bfree>
 801113a:	2300      	movs	r3, #0
 801113c:	9800      	ldr	r0, [sp, #0]
 801113e:	702b      	strb	r3, [r5, #0]
 8011140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011142:	3001      	adds	r0, #1
 8011144:	6018      	str	r0, [r3, #0]
 8011146:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011148:	2b00      	cmp	r3, #0
 801114a:	f43f acf1 	beq.w	8010b30 <_dtoa_r+0xa0>
 801114e:	601d      	str	r5, [r3, #0]
 8011150:	e4ee      	b.n	8010b30 <_dtoa_r+0xa0>
 8011152:	9f00      	ldr	r7, [sp, #0]
 8011154:	462b      	mov	r3, r5
 8011156:	461d      	mov	r5, r3
 8011158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801115c:	2a39      	cmp	r2, #57	; 0x39
 801115e:	d106      	bne.n	801116e <_dtoa_r+0x6de>
 8011160:	9a01      	ldr	r2, [sp, #4]
 8011162:	429a      	cmp	r2, r3
 8011164:	d1f7      	bne.n	8011156 <_dtoa_r+0x6c6>
 8011166:	9901      	ldr	r1, [sp, #4]
 8011168:	2230      	movs	r2, #48	; 0x30
 801116a:	3701      	adds	r7, #1
 801116c:	700a      	strb	r2, [r1, #0]
 801116e:	781a      	ldrb	r2, [r3, #0]
 8011170:	3201      	adds	r2, #1
 8011172:	701a      	strb	r2, [r3, #0]
 8011174:	e790      	b.n	8011098 <_dtoa_r+0x608>
 8011176:	4ba6      	ldr	r3, [pc, #664]	; (8011410 <_dtoa_r+0x980>)
 8011178:	2200      	movs	r2, #0
 801117a:	f7ef fa65 	bl	8000648 <__aeabi_dmul>
 801117e:	2200      	movs	r2, #0
 8011180:	2300      	movs	r3, #0
 8011182:	4606      	mov	r6, r0
 8011184:	460f      	mov	r7, r1
 8011186:	f7ef fcc7 	bl	8000b18 <__aeabi_dcmpeq>
 801118a:	2800      	cmp	r0, #0
 801118c:	d09d      	beq.n	80110ca <_dtoa_r+0x63a>
 801118e:	e7cf      	b.n	8011130 <_dtoa_r+0x6a0>
 8011190:	9a08      	ldr	r2, [sp, #32]
 8011192:	2a00      	cmp	r2, #0
 8011194:	f000 80d7 	beq.w	8011346 <_dtoa_r+0x8b6>
 8011198:	9a06      	ldr	r2, [sp, #24]
 801119a:	2a01      	cmp	r2, #1
 801119c:	f300 80ba 	bgt.w	8011314 <_dtoa_r+0x884>
 80111a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80111a2:	2a00      	cmp	r2, #0
 80111a4:	f000 80b2 	beq.w	801130c <_dtoa_r+0x87c>
 80111a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80111ac:	9e07      	ldr	r6, [sp, #28]
 80111ae:	9d04      	ldr	r5, [sp, #16]
 80111b0:	9a04      	ldr	r2, [sp, #16]
 80111b2:	441a      	add	r2, r3
 80111b4:	9204      	str	r2, [sp, #16]
 80111b6:	9a05      	ldr	r2, [sp, #20]
 80111b8:	2101      	movs	r1, #1
 80111ba:	441a      	add	r2, r3
 80111bc:	4620      	mov	r0, r4
 80111be:	9205      	str	r2, [sp, #20]
 80111c0:	f001 f942 	bl	8012448 <__i2b>
 80111c4:	4607      	mov	r7, r0
 80111c6:	2d00      	cmp	r5, #0
 80111c8:	dd0c      	ble.n	80111e4 <_dtoa_r+0x754>
 80111ca:	9b05      	ldr	r3, [sp, #20]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	dd09      	ble.n	80111e4 <_dtoa_r+0x754>
 80111d0:	42ab      	cmp	r3, r5
 80111d2:	9a04      	ldr	r2, [sp, #16]
 80111d4:	bfa8      	it	ge
 80111d6:	462b      	movge	r3, r5
 80111d8:	1ad2      	subs	r2, r2, r3
 80111da:	9204      	str	r2, [sp, #16]
 80111dc:	9a05      	ldr	r2, [sp, #20]
 80111de:	1aed      	subs	r5, r5, r3
 80111e0:	1ad3      	subs	r3, r2, r3
 80111e2:	9305      	str	r3, [sp, #20]
 80111e4:	9b07      	ldr	r3, [sp, #28]
 80111e6:	b31b      	cbz	r3, 8011230 <_dtoa_r+0x7a0>
 80111e8:	9b08      	ldr	r3, [sp, #32]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	f000 80af 	beq.w	801134e <_dtoa_r+0x8be>
 80111f0:	2e00      	cmp	r6, #0
 80111f2:	dd13      	ble.n	801121c <_dtoa_r+0x78c>
 80111f4:	4639      	mov	r1, r7
 80111f6:	4632      	mov	r2, r6
 80111f8:	4620      	mov	r0, r4
 80111fa:	f001 f9e5 	bl	80125c8 <__pow5mult>
 80111fe:	ee18 2a10 	vmov	r2, s16
 8011202:	4601      	mov	r1, r0
 8011204:	4607      	mov	r7, r0
 8011206:	4620      	mov	r0, r4
 8011208:	f001 f934 	bl	8012474 <__multiply>
 801120c:	ee18 1a10 	vmov	r1, s16
 8011210:	4680      	mov	r8, r0
 8011212:	4620      	mov	r0, r4
 8011214:	f001 f816 	bl	8012244 <_Bfree>
 8011218:	ee08 8a10 	vmov	s16, r8
 801121c:	9b07      	ldr	r3, [sp, #28]
 801121e:	1b9a      	subs	r2, r3, r6
 8011220:	d006      	beq.n	8011230 <_dtoa_r+0x7a0>
 8011222:	ee18 1a10 	vmov	r1, s16
 8011226:	4620      	mov	r0, r4
 8011228:	f001 f9ce 	bl	80125c8 <__pow5mult>
 801122c:	ee08 0a10 	vmov	s16, r0
 8011230:	2101      	movs	r1, #1
 8011232:	4620      	mov	r0, r4
 8011234:	f001 f908 	bl	8012448 <__i2b>
 8011238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801123a:	2b00      	cmp	r3, #0
 801123c:	4606      	mov	r6, r0
 801123e:	f340 8088 	ble.w	8011352 <_dtoa_r+0x8c2>
 8011242:	461a      	mov	r2, r3
 8011244:	4601      	mov	r1, r0
 8011246:	4620      	mov	r0, r4
 8011248:	f001 f9be 	bl	80125c8 <__pow5mult>
 801124c:	9b06      	ldr	r3, [sp, #24]
 801124e:	2b01      	cmp	r3, #1
 8011250:	4606      	mov	r6, r0
 8011252:	f340 8081 	ble.w	8011358 <_dtoa_r+0x8c8>
 8011256:	f04f 0800 	mov.w	r8, #0
 801125a:	6933      	ldr	r3, [r6, #16]
 801125c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011260:	6918      	ldr	r0, [r3, #16]
 8011262:	f001 f8a1 	bl	80123a8 <__hi0bits>
 8011266:	f1c0 0020 	rsb	r0, r0, #32
 801126a:	9b05      	ldr	r3, [sp, #20]
 801126c:	4418      	add	r0, r3
 801126e:	f010 001f 	ands.w	r0, r0, #31
 8011272:	f000 8092 	beq.w	801139a <_dtoa_r+0x90a>
 8011276:	f1c0 0320 	rsb	r3, r0, #32
 801127a:	2b04      	cmp	r3, #4
 801127c:	f340 808a 	ble.w	8011394 <_dtoa_r+0x904>
 8011280:	f1c0 001c 	rsb	r0, r0, #28
 8011284:	9b04      	ldr	r3, [sp, #16]
 8011286:	4403      	add	r3, r0
 8011288:	9304      	str	r3, [sp, #16]
 801128a:	9b05      	ldr	r3, [sp, #20]
 801128c:	4403      	add	r3, r0
 801128e:	4405      	add	r5, r0
 8011290:	9305      	str	r3, [sp, #20]
 8011292:	9b04      	ldr	r3, [sp, #16]
 8011294:	2b00      	cmp	r3, #0
 8011296:	dd07      	ble.n	80112a8 <_dtoa_r+0x818>
 8011298:	ee18 1a10 	vmov	r1, s16
 801129c:	461a      	mov	r2, r3
 801129e:	4620      	mov	r0, r4
 80112a0:	f001 f9ec 	bl	801267c <__lshift>
 80112a4:	ee08 0a10 	vmov	s16, r0
 80112a8:	9b05      	ldr	r3, [sp, #20]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	dd05      	ble.n	80112ba <_dtoa_r+0x82a>
 80112ae:	4631      	mov	r1, r6
 80112b0:	461a      	mov	r2, r3
 80112b2:	4620      	mov	r0, r4
 80112b4:	f001 f9e2 	bl	801267c <__lshift>
 80112b8:	4606      	mov	r6, r0
 80112ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d06e      	beq.n	801139e <_dtoa_r+0x90e>
 80112c0:	ee18 0a10 	vmov	r0, s16
 80112c4:	4631      	mov	r1, r6
 80112c6:	f001 fa49 	bl	801275c <__mcmp>
 80112ca:	2800      	cmp	r0, #0
 80112cc:	da67      	bge.n	801139e <_dtoa_r+0x90e>
 80112ce:	9b00      	ldr	r3, [sp, #0]
 80112d0:	3b01      	subs	r3, #1
 80112d2:	ee18 1a10 	vmov	r1, s16
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	220a      	movs	r2, #10
 80112da:	2300      	movs	r3, #0
 80112dc:	4620      	mov	r0, r4
 80112de:	f000 ffd3 	bl	8012288 <__multadd>
 80112e2:	9b08      	ldr	r3, [sp, #32]
 80112e4:	ee08 0a10 	vmov	s16, r0
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	f000 81b1 	beq.w	8011650 <_dtoa_r+0xbc0>
 80112ee:	2300      	movs	r3, #0
 80112f0:	4639      	mov	r1, r7
 80112f2:	220a      	movs	r2, #10
 80112f4:	4620      	mov	r0, r4
 80112f6:	f000 ffc7 	bl	8012288 <__multadd>
 80112fa:	9b02      	ldr	r3, [sp, #8]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	4607      	mov	r7, r0
 8011300:	f300 808e 	bgt.w	8011420 <_dtoa_r+0x990>
 8011304:	9b06      	ldr	r3, [sp, #24]
 8011306:	2b02      	cmp	r3, #2
 8011308:	dc51      	bgt.n	80113ae <_dtoa_r+0x91e>
 801130a:	e089      	b.n	8011420 <_dtoa_r+0x990>
 801130c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801130e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011312:	e74b      	b.n	80111ac <_dtoa_r+0x71c>
 8011314:	9b03      	ldr	r3, [sp, #12]
 8011316:	1e5e      	subs	r6, r3, #1
 8011318:	9b07      	ldr	r3, [sp, #28]
 801131a:	42b3      	cmp	r3, r6
 801131c:	bfbf      	itttt	lt
 801131e:	9b07      	ldrlt	r3, [sp, #28]
 8011320:	9607      	strlt	r6, [sp, #28]
 8011322:	1af2      	sublt	r2, r6, r3
 8011324:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011326:	bfb6      	itet	lt
 8011328:	189b      	addlt	r3, r3, r2
 801132a:	1b9e      	subge	r6, r3, r6
 801132c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	bfb8      	it	lt
 8011332:	2600      	movlt	r6, #0
 8011334:	2b00      	cmp	r3, #0
 8011336:	bfb7      	itett	lt
 8011338:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801133c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011340:	1a9d      	sublt	r5, r3, r2
 8011342:	2300      	movlt	r3, #0
 8011344:	e734      	b.n	80111b0 <_dtoa_r+0x720>
 8011346:	9e07      	ldr	r6, [sp, #28]
 8011348:	9d04      	ldr	r5, [sp, #16]
 801134a:	9f08      	ldr	r7, [sp, #32]
 801134c:	e73b      	b.n	80111c6 <_dtoa_r+0x736>
 801134e:	9a07      	ldr	r2, [sp, #28]
 8011350:	e767      	b.n	8011222 <_dtoa_r+0x792>
 8011352:	9b06      	ldr	r3, [sp, #24]
 8011354:	2b01      	cmp	r3, #1
 8011356:	dc18      	bgt.n	801138a <_dtoa_r+0x8fa>
 8011358:	f1ba 0f00 	cmp.w	sl, #0
 801135c:	d115      	bne.n	801138a <_dtoa_r+0x8fa>
 801135e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011362:	b993      	cbnz	r3, 801138a <_dtoa_r+0x8fa>
 8011364:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011368:	0d1b      	lsrs	r3, r3, #20
 801136a:	051b      	lsls	r3, r3, #20
 801136c:	b183      	cbz	r3, 8011390 <_dtoa_r+0x900>
 801136e:	9b04      	ldr	r3, [sp, #16]
 8011370:	3301      	adds	r3, #1
 8011372:	9304      	str	r3, [sp, #16]
 8011374:	9b05      	ldr	r3, [sp, #20]
 8011376:	3301      	adds	r3, #1
 8011378:	9305      	str	r3, [sp, #20]
 801137a:	f04f 0801 	mov.w	r8, #1
 801137e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011380:	2b00      	cmp	r3, #0
 8011382:	f47f af6a 	bne.w	801125a <_dtoa_r+0x7ca>
 8011386:	2001      	movs	r0, #1
 8011388:	e76f      	b.n	801126a <_dtoa_r+0x7da>
 801138a:	f04f 0800 	mov.w	r8, #0
 801138e:	e7f6      	b.n	801137e <_dtoa_r+0x8ee>
 8011390:	4698      	mov	r8, r3
 8011392:	e7f4      	b.n	801137e <_dtoa_r+0x8ee>
 8011394:	f43f af7d 	beq.w	8011292 <_dtoa_r+0x802>
 8011398:	4618      	mov	r0, r3
 801139a:	301c      	adds	r0, #28
 801139c:	e772      	b.n	8011284 <_dtoa_r+0x7f4>
 801139e:	9b03      	ldr	r3, [sp, #12]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	dc37      	bgt.n	8011414 <_dtoa_r+0x984>
 80113a4:	9b06      	ldr	r3, [sp, #24]
 80113a6:	2b02      	cmp	r3, #2
 80113a8:	dd34      	ble.n	8011414 <_dtoa_r+0x984>
 80113aa:	9b03      	ldr	r3, [sp, #12]
 80113ac:	9302      	str	r3, [sp, #8]
 80113ae:	9b02      	ldr	r3, [sp, #8]
 80113b0:	b96b      	cbnz	r3, 80113ce <_dtoa_r+0x93e>
 80113b2:	4631      	mov	r1, r6
 80113b4:	2205      	movs	r2, #5
 80113b6:	4620      	mov	r0, r4
 80113b8:	f000 ff66 	bl	8012288 <__multadd>
 80113bc:	4601      	mov	r1, r0
 80113be:	4606      	mov	r6, r0
 80113c0:	ee18 0a10 	vmov	r0, s16
 80113c4:	f001 f9ca 	bl	801275c <__mcmp>
 80113c8:	2800      	cmp	r0, #0
 80113ca:	f73f adbb 	bgt.w	8010f44 <_dtoa_r+0x4b4>
 80113ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113d0:	9d01      	ldr	r5, [sp, #4]
 80113d2:	43db      	mvns	r3, r3
 80113d4:	9300      	str	r3, [sp, #0]
 80113d6:	f04f 0800 	mov.w	r8, #0
 80113da:	4631      	mov	r1, r6
 80113dc:	4620      	mov	r0, r4
 80113de:	f000 ff31 	bl	8012244 <_Bfree>
 80113e2:	2f00      	cmp	r7, #0
 80113e4:	f43f aea4 	beq.w	8011130 <_dtoa_r+0x6a0>
 80113e8:	f1b8 0f00 	cmp.w	r8, #0
 80113ec:	d005      	beq.n	80113fa <_dtoa_r+0x96a>
 80113ee:	45b8      	cmp	r8, r7
 80113f0:	d003      	beq.n	80113fa <_dtoa_r+0x96a>
 80113f2:	4641      	mov	r1, r8
 80113f4:	4620      	mov	r0, r4
 80113f6:	f000 ff25 	bl	8012244 <_Bfree>
 80113fa:	4639      	mov	r1, r7
 80113fc:	4620      	mov	r0, r4
 80113fe:	f000 ff21 	bl	8012244 <_Bfree>
 8011402:	e695      	b.n	8011130 <_dtoa_r+0x6a0>
 8011404:	2600      	movs	r6, #0
 8011406:	4637      	mov	r7, r6
 8011408:	e7e1      	b.n	80113ce <_dtoa_r+0x93e>
 801140a:	9700      	str	r7, [sp, #0]
 801140c:	4637      	mov	r7, r6
 801140e:	e599      	b.n	8010f44 <_dtoa_r+0x4b4>
 8011410:	40240000 	.word	0x40240000
 8011414:	9b08      	ldr	r3, [sp, #32]
 8011416:	2b00      	cmp	r3, #0
 8011418:	f000 80ca 	beq.w	80115b0 <_dtoa_r+0xb20>
 801141c:	9b03      	ldr	r3, [sp, #12]
 801141e:	9302      	str	r3, [sp, #8]
 8011420:	2d00      	cmp	r5, #0
 8011422:	dd05      	ble.n	8011430 <_dtoa_r+0x9a0>
 8011424:	4639      	mov	r1, r7
 8011426:	462a      	mov	r2, r5
 8011428:	4620      	mov	r0, r4
 801142a:	f001 f927 	bl	801267c <__lshift>
 801142e:	4607      	mov	r7, r0
 8011430:	f1b8 0f00 	cmp.w	r8, #0
 8011434:	d05b      	beq.n	80114ee <_dtoa_r+0xa5e>
 8011436:	6879      	ldr	r1, [r7, #4]
 8011438:	4620      	mov	r0, r4
 801143a:	f000 fec3 	bl	80121c4 <_Balloc>
 801143e:	4605      	mov	r5, r0
 8011440:	b928      	cbnz	r0, 801144e <_dtoa_r+0x9be>
 8011442:	4b87      	ldr	r3, [pc, #540]	; (8011660 <_dtoa_r+0xbd0>)
 8011444:	4602      	mov	r2, r0
 8011446:	f240 21ea 	movw	r1, #746	; 0x2ea
 801144a:	f7ff bb3b 	b.w	8010ac4 <_dtoa_r+0x34>
 801144e:	693a      	ldr	r2, [r7, #16]
 8011450:	3202      	adds	r2, #2
 8011452:	0092      	lsls	r2, r2, #2
 8011454:	f107 010c 	add.w	r1, r7, #12
 8011458:	300c      	adds	r0, #12
 801145a:	f7fd fde7 	bl	800f02c <memcpy>
 801145e:	2201      	movs	r2, #1
 8011460:	4629      	mov	r1, r5
 8011462:	4620      	mov	r0, r4
 8011464:	f001 f90a 	bl	801267c <__lshift>
 8011468:	9b01      	ldr	r3, [sp, #4]
 801146a:	f103 0901 	add.w	r9, r3, #1
 801146e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011472:	4413      	add	r3, r2
 8011474:	9305      	str	r3, [sp, #20]
 8011476:	f00a 0301 	and.w	r3, sl, #1
 801147a:	46b8      	mov	r8, r7
 801147c:	9304      	str	r3, [sp, #16]
 801147e:	4607      	mov	r7, r0
 8011480:	4631      	mov	r1, r6
 8011482:	ee18 0a10 	vmov	r0, s16
 8011486:	f7ff fa75 	bl	8010974 <quorem>
 801148a:	4641      	mov	r1, r8
 801148c:	9002      	str	r0, [sp, #8]
 801148e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011492:	ee18 0a10 	vmov	r0, s16
 8011496:	f001 f961 	bl	801275c <__mcmp>
 801149a:	463a      	mov	r2, r7
 801149c:	9003      	str	r0, [sp, #12]
 801149e:	4631      	mov	r1, r6
 80114a0:	4620      	mov	r0, r4
 80114a2:	f001 f977 	bl	8012794 <__mdiff>
 80114a6:	68c2      	ldr	r2, [r0, #12]
 80114a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80114ac:	4605      	mov	r5, r0
 80114ae:	bb02      	cbnz	r2, 80114f2 <_dtoa_r+0xa62>
 80114b0:	4601      	mov	r1, r0
 80114b2:	ee18 0a10 	vmov	r0, s16
 80114b6:	f001 f951 	bl	801275c <__mcmp>
 80114ba:	4602      	mov	r2, r0
 80114bc:	4629      	mov	r1, r5
 80114be:	4620      	mov	r0, r4
 80114c0:	9207      	str	r2, [sp, #28]
 80114c2:	f000 febf 	bl	8012244 <_Bfree>
 80114c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80114ca:	ea43 0102 	orr.w	r1, r3, r2
 80114ce:	9b04      	ldr	r3, [sp, #16]
 80114d0:	430b      	orrs	r3, r1
 80114d2:	464d      	mov	r5, r9
 80114d4:	d10f      	bne.n	80114f6 <_dtoa_r+0xa66>
 80114d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80114da:	d02a      	beq.n	8011532 <_dtoa_r+0xaa2>
 80114dc:	9b03      	ldr	r3, [sp, #12]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	dd02      	ble.n	80114e8 <_dtoa_r+0xa58>
 80114e2:	9b02      	ldr	r3, [sp, #8]
 80114e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80114e8:	f88b a000 	strb.w	sl, [fp]
 80114ec:	e775      	b.n	80113da <_dtoa_r+0x94a>
 80114ee:	4638      	mov	r0, r7
 80114f0:	e7ba      	b.n	8011468 <_dtoa_r+0x9d8>
 80114f2:	2201      	movs	r2, #1
 80114f4:	e7e2      	b.n	80114bc <_dtoa_r+0xa2c>
 80114f6:	9b03      	ldr	r3, [sp, #12]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	db04      	blt.n	8011506 <_dtoa_r+0xa76>
 80114fc:	9906      	ldr	r1, [sp, #24]
 80114fe:	430b      	orrs	r3, r1
 8011500:	9904      	ldr	r1, [sp, #16]
 8011502:	430b      	orrs	r3, r1
 8011504:	d122      	bne.n	801154c <_dtoa_r+0xabc>
 8011506:	2a00      	cmp	r2, #0
 8011508:	ddee      	ble.n	80114e8 <_dtoa_r+0xa58>
 801150a:	ee18 1a10 	vmov	r1, s16
 801150e:	2201      	movs	r2, #1
 8011510:	4620      	mov	r0, r4
 8011512:	f001 f8b3 	bl	801267c <__lshift>
 8011516:	4631      	mov	r1, r6
 8011518:	ee08 0a10 	vmov	s16, r0
 801151c:	f001 f91e 	bl	801275c <__mcmp>
 8011520:	2800      	cmp	r0, #0
 8011522:	dc03      	bgt.n	801152c <_dtoa_r+0xa9c>
 8011524:	d1e0      	bne.n	80114e8 <_dtoa_r+0xa58>
 8011526:	f01a 0f01 	tst.w	sl, #1
 801152a:	d0dd      	beq.n	80114e8 <_dtoa_r+0xa58>
 801152c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011530:	d1d7      	bne.n	80114e2 <_dtoa_r+0xa52>
 8011532:	2339      	movs	r3, #57	; 0x39
 8011534:	f88b 3000 	strb.w	r3, [fp]
 8011538:	462b      	mov	r3, r5
 801153a:	461d      	mov	r5, r3
 801153c:	3b01      	subs	r3, #1
 801153e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011542:	2a39      	cmp	r2, #57	; 0x39
 8011544:	d071      	beq.n	801162a <_dtoa_r+0xb9a>
 8011546:	3201      	adds	r2, #1
 8011548:	701a      	strb	r2, [r3, #0]
 801154a:	e746      	b.n	80113da <_dtoa_r+0x94a>
 801154c:	2a00      	cmp	r2, #0
 801154e:	dd07      	ble.n	8011560 <_dtoa_r+0xad0>
 8011550:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011554:	d0ed      	beq.n	8011532 <_dtoa_r+0xaa2>
 8011556:	f10a 0301 	add.w	r3, sl, #1
 801155a:	f88b 3000 	strb.w	r3, [fp]
 801155e:	e73c      	b.n	80113da <_dtoa_r+0x94a>
 8011560:	9b05      	ldr	r3, [sp, #20]
 8011562:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011566:	4599      	cmp	r9, r3
 8011568:	d047      	beq.n	80115fa <_dtoa_r+0xb6a>
 801156a:	ee18 1a10 	vmov	r1, s16
 801156e:	2300      	movs	r3, #0
 8011570:	220a      	movs	r2, #10
 8011572:	4620      	mov	r0, r4
 8011574:	f000 fe88 	bl	8012288 <__multadd>
 8011578:	45b8      	cmp	r8, r7
 801157a:	ee08 0a10 	vmov	s16, r0
 801157e:	f04f 0300 	mov.w	r3, #0
 8011582:	f04f 020a 	mov.w	r2, #10
 8011586:	4641      	mov	r1, r8
 8011588:	4620      	mov	r0, r4
 801158a:	d106      	bne.n	801159a <_dtoa_r+0xb0a>
 801158c:	f000 fe7c 	bl	8012288 <__multadd>
 8011590:	4680      	mov	r8, r0
 8011592:	4607      	mov	r7, r0
 8011594:	f109 0901 	add.w	r9, r9, #1
 8011598:	e772      	b.n	8011480 <_dtoa_r+0x9f0>
 801159a:	f000 fe75 	bl	8012288 <__multadd>
 801159e:	4639      	mov	r1, r7
 80115a0:	4680      	mov	r8, r0
 80115a2:	2300      	movs	r3, #0
 80115a4:	220a      	movs	r2, #10
 80115a6:	4620      	mov	r0, r4
 80115a8:	f000 fe6e 	bl	8012288 <__multadd>
 80115ac:	4607      	mov	r7, r0
 80115ae:	e7f1      	b.n	8011594 <_dtoa_r+0xb04>
 80115b0:	9b03      	ldr	r3, [sp, #12]
 80115b2:	9302      	str	r3, [sp, #8]
 80115b4:	9d01      	ldr	r5, [sp, #4]
 80115b6:	ee18 0a10 	vmov	r0, s16
 80115ba:	4631      	mov	r1, r6
 80115bc:	f7ff f9da 	bl	8010974 <quorem>
 80115c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80115c4:	9b01      	ldr	r3, [sp, #4]
 80115c6:	f805 ab01 	strb.w	sl, [r5], #1
 80115ca:	1aea      	subs	r2, r5, r3
 80115cc:	9b02      	ldr	r3, [sp, #8]
 80115ce:	4293      	cmp	r3, r2
 80115d0:	dd09      	ble.n	80115e6 <_dtoa_r+0xb56>
 80115d2:	ee18 1a10 	vmov	r1, s16
 80115d6:	2300      	movs	r3, #0
 80115d8:	220a      	movs	r2, #10
 80115da:	4620      	mov	r0, r4
 80115dc:	f000 fe54 	bl	8012288 <__multadd>
 80115e0:	ee08 0a10 	vmov	s16, r0
 80115e4:	e7e7      	b.n	80115b6 <_dtoa_r+0xb26>
 80115e6:	9b02      	ldr	r3, [sp, #8]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	bfc8      	it	gt
 80115ec:	461d      	movgt	r5, r3
 80115ee:	9b01      	ldr	r3, [sp, #4]
 80115f0:	bfd8      	it	le
 80115f2:	2501      	movle	r5, #1
 80115f4:	441d      	add	r5, r3
 80115f6:	f04f 0800 	mov.w	r8, #0
 80115fa:	ee18 1a10 	vmov	r1, s16
 80115fe:	2201      	movs	r2, #1
 8011600:	4620      	mov	r0, r4
 8011602:	f001 f83b 	bl	801267c <__lshift>
 8011606:	4631      	mov	r1, r6
 8011608:	ee08 0a10 	vmov	s16, r0
 801160c:	f001 f8a6 	bl	801275c <__mcmp>
 8011610:	2800      	cmp	r0, #0
 8011612:	dc91      	bgt.n	8011538 <_dtoa_r+0xaa8>
 8011614:	d102      	bne.n	801161c <_dtoa_r+0xb8c>
 8011616:	f01a 0f01 	tst.w	sl, #1
 801161a:	d18d      	bne.n	8011538 <_dtoa_r+0xaa8>
 801161c:	462b      	mov	r3, r5
 801161e:	461d      	mov	r5, r3
 8011620:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011624:	2a30      	cmp	r2, #48	; 0x30
 8011626:	d0fa      	beq.n	801161e <_dtoa_r+0xb8e>
 8011628:	e6d7      	b.n	80113da <_dtoa_r+0x94a>
 801162a:	9a01      	ldr	r2, [sp, #4]
 801162c:	429a      	cmp	r2, r3
 801162e:	d184      	bne.n	801153a <_dtoa_r+0xaaa>
 8011630:	9b00      	ldr	r3, [sp, #0]
 8011632:	3301      	adds	r3, #1
 8011634:	9300      	str	r3, [sp, #0]
 8011636:	2331      	movs	r3, #49	; 0x31
 8011638:	7013      	strb	r3, [r2, #0]
 801163a:	e6ce      	b.n	80113da <_dtoa_r+0x94a>
 801163c:	4b09      	ldr	r3, [pc, #36]	; (8011664 <_dtoa_r+0xbd4>)
 801163e:	f7ff ba95 	b.w	8010b6c <_dtoa_r+0xdc>
 8011642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011644:	2b00      	cmp	r3, #0
 8011646:	f47f aa6e 	bne.w	8010b26 <_dtoa_r+0x96>
 801164a:	4b07      	ldr	r3, [pc, #28]	; (8011668 <_dtoa_r+0xbd8>)
 801164c:	f7ff ba8e 	b.w	8010b6c <_dtoa_r+0xdc>
 8011650:	9b02      	ldr	r3, [sp, #8]
 8011652:	2b00      	cmp	r3, #0
 8011654:	dcae      	bgt.n	80115b4 <_dtoa_r+0xb24>
 8011656:	9b06      	ldr	r3, [sp, #24]
 8011658:	2b02      	cmp	r3, #2
 801165a:	f73f aea8 	bgt.w	80113ae <_dtoa_r+0x91e>
 801165e:	e7a9      	b.n	80115b4 <_dtoa_r+0xb24>
 8011660:	08014b90 	.word	0x08014b90
 8011664:	08014998 	.word	0x08014998
 8011668:	08014b11 	.word	0x08014b11

0801166c <__sflush_r>:
 801166c:	898a      	ldrh	r2, [r1, #12]
 801166e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011672:	4605      	mov	r5, r0
 8011674:	0710      	lsls	r0, r2, #28
 8011676:	460c      	mov	r4, r1
 8011678:	d458      	bmi.n	801172c <__sflush_r+0xc0>
 801167a:	684b      	ldr	r3, [r1, #4]
 801167c:	2b00      	cmp	r3, #0
 801167e:	dc05      	bgt.n	801168c <__sflush_r+0x20>
 8011680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011682:	2b00      	cmp	r3, #0
 8011684:	dc02      	bgt.n	801168c <__sflush_r+0x20>
 8011686:	2000      	movs	r0, #0
 8011688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801168c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801168e:	2e00      	cmp	r6, #0
 8011690:	d0f9      	beq.n	8011686 <__sflush_r+0x1a>
 8011692:	2300      	movs	r3, #0
 8011694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011698:	682f      	ldr	r7, [r5, #0]
 801169a:	602b      	str	r3, [r5, #0]
 801169c:	d032      	beq.n	8011704 <__sflush_r+0x98>
 801169e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80116a0:	89a3      	ldrh	r3, [r4, #12]
 80116a2:	075a      	lsls	r2, r3, #29
 80116a4:	d505      	bpl.n	80116b2 <__sflush_r+0x46>
 80116a6:	6863      	ldr	r3, [r4, #4]
 80116a8:	1ac0      	subs	r0, r0, r3
 80116aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80116ac:	b10b      	cbz	r3, 80116b2 <__sflush_r+0x46>
 80116ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80116b0:	1ac0      	subs	r0, r0, r3
 80116b2:	2300      	movs	r3, #0
 80116b4:	4602      	mov	r2, r0
 80116b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80116b8:	6a21      	ldr	r1, [r4, #32]
 80116ba:	4628      	mov	r0, r5
 80116bc:	47b0      	blx	r6
 80116be:	1c43      	adds	r3, r0, #1
 80116c0:	89a3      	ldrh	r3, [r4, #12]
 80116c2:	d106      	bne.n	80116d2 <__sflush_r+0x66>
 80116c4:	6829      	ldr	r1, [r5, #0]
 80116c6:	291d      	cmp	r1, #29
 80116c8:	d82c      	bhi.n	8011724 <__sflush_r+0xb8>
 80116ca:	4a2a      	ldr	r2, [pc, #168]	; (8011774 <__sflush_r+0x108>)
 80116cc:	40ca      	lsrs	r2, r1
 80116ce:	07d6      	lsls	r6, r2, #31
 80116d0:	d528      	bpl.n	8011724 <__sflush_r+0xb8>
 80116d2:	2200      	movs	r2, #0
 80116d4:	6062      	str	r2, [r4, #4]
 80116d6:	04d9      	lsls	r1, r3, #19
 80116d8:	6922      	ldr	r2, [r4, #16]
 80116da:	6022      	str	r2, [r4, #0]
 80116dc:	d504      	bpl.n	80116e8 <__sflush_r+0x7c>
 80116de:	1c42      	adds	r2, r0, #1
 80116e0:	d101      	bne.n	80116e6 <__sflush_r+0x7a>
 80116e2:	682b      	ldr	r3, [r5, #0]
 80116e4:	b903      	cbnz	r3, 80116e8 <__sflush_r+0x7c>
 80116e6:	6560      	str	r0, [r4, #84]	; 0x54
 80116e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80116ea:	602f      	str	r7, [r5, #0]
 80116ec:	2900      	cmp	r1, #0
 80116ee:	d0ca      	beq.n	8011686 <__sflush_r+0x1a>
 80116f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80116f4:	4299      	cmp	r1, r3
 80116f6:	d002      	beq.n	80116fe <__sflush_r+0x92>
 80116f8:	4628      	mov	r0, r5
 80116fa:	f001 fa3b 	bl	8012b74 <_free_r>
 80116fe:	2000      	movs	r0, #0
 8011700:	6360      	str	r0, [r4, #52]	; 0x34
 8011702:	e7c1      	b.n	8011688 <__sflush_r+0x1c>
 8011704:	6a21      	ldr	r1, [r4, #32]
 8011706:	2301      	movs	r3, #1
 8011708:	4628      	mov	r0, r5
 801170a:	47b0      	blx	r6
 801170c:	1c41      	adds	r1, r0, #1
 801170e:	d1c7      	bne.n	80116a0 <__sflush_r+0x34>
 8011710:	682b      	ldr	r3, [r5, #0]
 8011712:	2b00      	cmp	r3, #0
 8011714:	d0c4      	beq.n	80116a0 <__sflush_r+0x34>
 8011716:	2b1d      	cmp	r3, #29
 8011718:	d001      	beq.n	801171e <__sflush_r+0xb2>
 801171a:	2b16      	cmp	r3, #22
 801171c:	d101      	bne.n	8011722 <__sflush_r+0xb6>
 801171e:	602f      	str	r7, [r5, #0]
 8011720:	e7b1      	b.n	8011686 <__sflush_r+0x1a>
 8011722:	89a3      	ldrh	r3, [r4, #12]
 8011724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011728:	81a3      	strh	r3, [r4, #12]
 801172a:	e7ad      	b.n	8011688 <__sflush_r+0x1c>
 801172c:	690f      	ldr	r7, [r1, #16]
 801172e:	2f00      	cmp	r7, #0
 8011730:	d0a9      	beq.n	8011686 <__sflush_r+0x1a>
 8011732:	0793      	lsls	r3, r2, #30
 8011734:	680e      	ldr	r6, [r1, #0]
 8011736:	bf08      	it	eq
 8011738:	694b      	ldreq	r3, [r1, #20]
 801173a:	600f      	str	r7, [r1, #0]
 801173c:	bf18      	it	ne
 801173e:	2300      	movne	r3, #0
 8011740:	eba6 0807 	sub.w	r8, r6, r7
 8011744:	608b      	str	r3, [r1, #8]
 8011746:	f1b8 0f00 	cmp.w	r8, #0
 801174a:	dd9c      	ble.n	8011686 <__sflush_r+0x1a>
 801174c:	6a21      	ldr	r1, [r4, #32]
 801174e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011750:	4643      	mov	r3, r8
 8011752:	463a      	mov	r2, r7
 8011754:	4628      	mov	r0, r5
 8011756:	47b0      	blx	r6
 8011758:	2800      	cmp	r0, #0
 801175a:	dc06      	bgt.n	801176a <__sflush_r+0xfe>
 801175c:	89a3      	ldrh	r3, [r4, #12]
 801175e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011762:	81a3      	strh	r3, [r4, #12]
 8011764:	f04f 30ff 	mov.w	r0, #4294967295
 8011768:	e78e      	b.n	8011688 <__sflush_r+0x1c>
 801176a:	4407      	add	r7, r0
 801176c:	eba8 0800 	sub.w	r8, r8, r0
 8011770:	e7e9      	b.n	8011746 <__sflush_r+0xda>
 8011772:	bf00      	nop
 8011774:	20400001 	.word	0x20400001

08011778 <_fflush_r>:
 8011778:	b538      	push	{r3, r4, r5, lr}
 801177a:	690b      	ldr	r3, [r1, #16]
 801177c:	4605      	mov	r5, r0
 801177e:	460c      	mov	r4, r1
 8011780:	b913      	cbnz	r3, 8011788 <_fflush_r+0x10>
 8011782:	2500      	movs	r5, #0
 8011784:	4628      	mov	r0, r5
 8011786:	bd38      	pop	{r3, r4, r5, pc}
 8011788:	b118      	cbz	r0, 8011792 <_fflush_r+0x1a>
 801178a:	6983      	ldr	r3, [r0, #24]
 801178c:	b90b      	cbnz	r3, 8011792 <_fflush_r+0x1a>
 801178e:	f000 f887 	bl	80118a0 <__sinit>
 8011792:	4b14      	ldr	r3, [pc, #80]	; (80117e4 <_fflush_r+0x6c>)
 8011794:	429c      	cmp	r4, r3
 8011796:	d11b      	bne.n	80117d0 <_fflush_r+0x58>
 8011798:	686c      	ldr	r4, [r5, #4]
 801179a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d0ef      	beq.n	8011782 <_fflush_r+0xa>
 80117a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80117a4:	07d0      	lsls	r0, r2, #31
 80117a6:	d404      	bmi.n	80117b2 <_fflush_r+0x3a>
 80117a8:	0599      	lsls	r1, r3, #22
 80117aa:	d402      	bmi.n	80117b2 <_fflush_r+0x3a>
 80117ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80117ae:	f000 fc88 	bl	80120c2 <__retarget_lock_acquire_recursive>
 80117b2:	4628      	mov	r0, r5
 80117b4:	4621      	mov	r1, r4
 80117b6:	f7ff ff59 	bl	801166c <__sflush_r>
 80117ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80117bc:	07da      	lsls	r2, r3, #31
 80117be:	4605      	mov	r5, r0
 80117c0:	d4e0      	bmi.n	8011784 <_fflush_r+0xc>
 80117c2:	89a3      	ldrh	r3, [r4, #12]
 80117c4:	059b      	lsls	r3, r3, #22
 80117c6:	d4dd      	bmi.n	8011784 <_fflush_r+0xc>
 80117c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80117ca:	f000 fc7b 	bl	80120c4 <__retarget_lock_release_recursive>
 80117ce:	e7d9      	b.n	8011784 <_fflush_r+0xc>
 80117d0:	4b05      	ldr	r3, [pc, #20]	; (80117e8 <_fflush_r+0x70>)
 80117d2:	429c      	cmp	r4, r3
 80117d4:	d101      	bne.n	80117da <_fflush_r+0x62>
 80117d6:	68ac      	ldr	r4, [r5, #8]
 80117d8:	e7df      	b.n	801179a <_fflush_r+0x22>
 80117da:	4b04      	ldr	r3, [pc, #16]	; (80117ec <_fflush_r+0x74>)
 80117dc:	429c      	cmp	r4, r3
 80117de:	bf08      	it	eq
 80117e0:	68ec      	ldreq	r4, [r5, #12]
 80117e2:	e7da      	b.n	801179a <_fflush_r+0x22>
 80117e4:	08014bc4 	.word	0x08014bc4
 80117e8:	08014be4 	.word	0x08014be4
 80117ec:	08014ba4 	.word	0x08014ba4

080117f0 <std>:
 80117f0:	2300      	movs	r3, #0
 80117f2:	b510      	push	{r4, lr}
 80117f4:	4604      	mov	r4, r0
 80117f6:	e9c0 3300 	strd	r3, r3, [r0]
 80117fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80117fe:	6083      	str	r3, [r0, #8]
 8011800:	8181      	strh	r1, [r0, #12]
 8011802:	6643      	str	r3, [r0, #100]	; 0x64
 8011804:	81c2      	strh	r2, [r0, #14]
 8011806:	6183      	str	r3, [r0, #24]
 8011808:	4619      	mov	r1, r3
 801180a:	2208      	movs	r2, #8
 801180c:	305c      	adds	r0, #92	; 0x5c
 801180e:	f7fd fc35 	bl	800f07c <memset>
 8011812:	4b05      	ldr	r3, [pc, #20]	; (8011828 <std+0x38>)
 8011814:	6263      	str	r3, [r4, #36]	; 0x24
 8011816:	4b05      	ldr	r3, [pc, #20]	; (801182c <std+0x3c>)
 8011818:	62a3      	str	r3, [r4, #40]	; 0x28
 801181a:	4b05      	ldr	r3, [pc, #20]	; (8011830 <std+0x40>)
 801181c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801181e:	4b05      	ldr	r3, [pc, #20]	; (8011834 <std+0x44>)
 8011820:	6224      	str	r4, [r4, #32]
 8011822:	6323      	str	r3, [r4, #48]	; 0x30
 8011824:	bd10      	pop	{r4, pc}
 8011826:	bf00      	nop
 8011828:	08013019 	.word	0x08013019
 801182c:	0801303b 	.word	0x0801303b
 8011830:	08013073 	.word	0x08013073
 8011834:	08013097 	.word	0x08013097

08011838 <_cleanup_r>:
 8011838:	4901      	ldr	r1, [pc, #4]	; (8011840 <_cleanup_r+0x8>)
 801183a:	f000 b8af 	b.w	801199c <_fwalk_reent>
 801183e:	bf00      	nop
 8011840:	08011779 	.word	0x08011779

08011844 <__sfmoreglue>:
 8011844:	b570      	push	{r4, r5, r6, lr}
 8011846:	2268      	movs	r2, #104	; 0x68
 8011848:	1e4d      	subs	r5, r1, #1
 801184a:	4355      	muls	r5, r2
 801184c:	460e      	mov	r6, r1
 801184e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011852:	f001 f9fb 	bl	8012c4c <_malloc_r>
 8011856:	4604      	mov	r4, r0
 8011858:	b140      	cbz	r0, 801186c <__sfmoreglue+0x28>
 801185a:	2100      	movs	r1, #0
 801185c:	e9c0 1600 	strd	r1, r6, [r0]
 8011860:	300c      	adds	r0, #12
 8011862:	60a0      	str	r0, [r4, #8]
 8011864:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011868:	f7fd fc08 	bl	800f07c <memset>
 801186c:	4620      	mov	r0, r4
 801186e:	bd70      	pop	{r4, r5, r6, pc}

08011870 <__sfp_lock_acquire>:
 8011870:	4801      	ldr	r0, [pc, #4]	; (8011878 <__sfp_lock_acquire+0x8>)
 8011872:	f000 bc26 	b.w	80120c2 <__retarget_lock_acquire_recursive>
 8011876:	bf00      	nop
 8011878:	20005195 	.word	0x20005195

0801187c <__sfp_lock_release>:
 801187c:	4801      	ldr	r0, [pc, #4]	; (8011884 <__sfp_lock_release+0x8>)
 801187e:	f000 bc21 	b.w	80120c4 <__retarget_lock_release_recursive>
 8011882:	bf00      	nop
 8011884:	20005195 	.word	0x20005195

08011888 <__sinit_lock_acquire>:
 8011888:	4801      	ldr	r0, [pc, #4]	; (8011890 <__sinit_lock_acquire+0x8>)
 801188a:	f000 bc1a 	b.w	80120c2 <__retarget_lock_acquire_recursive>
 801188e:	bf00      	nop
 8011890:	20005196 	.word	0x20005196

08011894 <__sinit_lock_release>:
 8011894:	4801      	ldr	r0, [pc, #4]	; (801189c <__sinit_lock_release+0x8>)
 8011896:	f000 bc15 	b.w	80120c4 <__retarget_lock_release_recursive>
 801189a:	bf00      	nop
 801189c:	20005196 	.word	0x20005196

080118a0 <__sinit>:
 80118a0:	b510      	push	{r4, lr}
 80118a2:	4604      	mov	r4, r0
 80118a4:	f7ff fff0 	bl	8011888 <__sinit_lock_acquire>
 80118a8:	69a3      	ldr	r3, [r4, #24]
 80118aa:	b11b      	cbz	r3, 80118b4 <__sinit+0x14>
 80118ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80118b0:	f7ff bff0 	b.w	8011894 <__sinit_lock_release>
 80118b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80118b8:	6523      	str	r3, [r4, #80]	; 0x50
 80118ba:	4b13      	ldr	r3, [pc, #76]	; (8011908 <__sinit+0x68>)
 80118bc:	4a13      	ldr	r2, [pc, #76]	; (801190c <__sinit+0x6c>)
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80118c2:	42a3      	cmp	r3, r4
 80118c4:	bf04      	itt	eq
 80118c6:	2301      	moveq	r3, #1
 80118c8:	61a3      	streq	r3, [r4, #24]
 80118ca:	4620      	mov	r0, r4
 80118cc:	f000 f820 	bl	8011910 <__sfp>
 80118d0:	6060      	str	r0, [r4, #4]
 80118d2:	4620      	mov	r0, r4
 80118d4:	f000 f81c 	bl	8011910 <__sfp>
 80118d8:	60a0      	str	r0, [r4, #8]
 80118da:	4620      	mov	r0, r4
 80118dc:	f000 f818 	bl	8011910 <__sfp>
 80118e0:	2200      	movs	r2, #0
 80118e2:	60e0      	str	r0, [r4, #12]
 80118e4:	2104      	movs	r1, #4
 80118e6:	6860      	ldr	r0, [r4, #4]
 80118e8:	f7ff ff82 	bl	80117f0 <std>
 80118ec:	68a0      	ldr	r0, [r4, #8]
 80118ee:	2201      	movs	r2, #1
 80118f0:	2109      	movs	r1, #9
 80118f2:	f7ff ff7d 	bl	80117f0 <std>
 80118f6:	68e0      	ldr	r0, [r4, #12]
 80118f8:	2202      	movs	r2, #2
 80118fa:	2112      	movs	r1, #18
 80118fc:	f7ff ff78 	bl	80117f0 <std>
 8011900:	2301      	movs	r3, #1
 8011902:	61a3      	str	r3, [r4, #24]
 8011904:	e7d2      	b.n	80118ac <__sinit+0xc>
 8011906:	bf00      	nop
 8011908:	08014984 	.word	0x08014984
 801190c:	08011839 	.word	0x08011839

08011910 <__sfp>:
 8011910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011912:	4607      	mov	r7, r0
 8011914:	f7ff ffac 	bl	8011870 <__sfp_lock_acquire>
 8011918:	4b1e      	ldr	r3, [pc, #120]	; (8011994 <__sfp+0x84>)
 801191a:	681e      	ldr	r6, [r3, #0]
 801191c:	69b3      	ldr	r3, [r6, #24]
 801191e:	b913      	cbnz	r3, 8011926 <__sfp+0x16>
 8011920:	4630      	mov	r0, r6
 8011922:	f7ff ffbd 	bl	80118a0 <__sinit>
 8011926:	3648      	adds	r6, #72	; 0x48
 8011928:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801192c:	3b01      	subs	r3, #1
 801192e:	d503      	bpl.n	8011938 <__sfp+0x28>
 8011930:	6833      	ldr	r3, [r6, #0]
 8011932:	b30b      	cbz	r3, 8011978 <__sfp+0x68>
 8011934:	6836      	ldr	r6, [r6, #0]
 8011936:	e7f7      	b.n	8011928 <__sfp+0x18>
 8011938:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801193c:	b9d5      	cbnz	r5, 8011974 <__sfp+0x64>
 801193e:	4b16      	ldr	r3, [pc, #88]	; (8011998 <__sfp+0x88>)
 8011940:	60e3      	str	r3, [r4, #12]
 8011942:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011946:	6665      	str	r5, [r4, #100]	; 0x64
 8011948:	f000 fbba 	bl	80120c0 <__retarget_lock_init_recursive>
 801194c:	f7ff ff96 	bl	801187c <__sfp_lock_release>
 8011950:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011954:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011958:	6025      	str	r5, [r4, #0]
 801195a:	61a5      	str	r5, [r4, #24]
 801195c:	2208      	movs	r2, #8
 801195e:	4629      	mov	r1, r5
 8011960:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011964:	f7fd fb8a 	bl	800f07c <memset>
 8011968:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801196c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011970:	4620      	mov	r0, r4
 8011972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011974:	3468      	adds	r4, #104	; 0x68
 8011976:	e7d9      	b.n	801192c <__sfp+0x1c>
 8011978:	2104      	movs	r1, #4
 801197a:	4638      	mov	r0, r7
 801197c:	f7ff ff62 	bl	8011844 <__sfmoreglue>
 8011980:	4604      	mov	r4, r0
 8011982:	6030      	str	r0, [r6, #0]
 8011984:	2800      	cmp	r0, #0
 8011986:	d1d5      	bne.n	8011934 <__sfp+0x24>
 8011988:	f7ff ff78 	bl	801187c <__sfp_lock_release>
 801198c:	230c      	movs	r3, #12
 801198e:	603b      	str	r3, [r7, #0]
 8011990:	e7ee      	b.n	8011970 <__sfp+0x60>
 8011992:	bf00      	nop
 8011994:	08014984 	.word	0x08014984
 8011998:	ffff0001 	.word	0xffff0001

0801199c <_fwalk_reent>:
 801199c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119a0:	4606      	mov	r6, r0
 80119a2:	4688      	mov	r8, r1
 80119a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80119a8:	2700      	movs	r7, #0
 80119aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80119ae:	f1b9 0901 	subs.w	r9, r9, #1
 80119b2:	d505      	bpl.n	80119c0 <_fwalk_reent+0x24>
 80119b4:	6824      	ldr	r4, [r4, #0]
 80119b6:	2c00      	cmp	r4, #0
 80119b8:	d1f7      	bne.n	80119aa <_fwalk_reent+0xe>
 80119ba:	4638      	mov	r0, r7
 80119bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119c0:	89ab      	ldrh	r3, [r5, #12]
 80119c2:	2b01      	cmp	r3, #1
 80119c4:	d907      	bls.n	80119d6 <_fwalk_reent+0x3a>
 80119c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80119ca:	3301      	adds	r3, #1
 80119cc:	d003      	beq.n	80119d6 <_fwalk_reent+0x3a>
 80119ce:	4629      	mov	r1, r5
 80119d0:	4630      	mov	r0, r6
 80119d2:	47c0      	blx	r8
 80119d4:	4307      	orrs	r7, r0
 80119d6:	3568      	adds	r5, #104	; 0x68
 80119d8:	e7e9      	b.n	80119ae <_fwalk_reent+0x12>

080119da <rshift>:
 80119da:	6903      	ldr	r3, [r0, #16]
 80119dc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80119e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119e4:	ea4f 1261 	mov.w	r2, r1, asr #5
 80119e8:	f100 0414 	add.w	r4, r0, #20
 80119ec:	dd45      	ble.n	8011a7a <rshift+0xa0>
 80119ee:	f011 011f 	ands.w	r1, r1, #31
 80119f2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80119f6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80119fa:	d10c      	bne.n	8011a16 <rshift+0x3c>
 80119fc:	f100 0710 	add.w	r7, r0, #16
 8011a00:	4629      	mov	r1, r5
 8011a02:	42b1      	cmp	r1, r6
 8011a04:	d334      	bcc.n	8011a70 <rshift+0x96>
 8011a06:	1a9b      	subs	r3, r3, r2
 8011a08:	009b      	lsls	r3, r3, #2
 8011a0a:	1eea      	subs	r2, r5, #3
 8011a0c:	4296      	cmp	r6, r2
 8011a0e:	bf38      	it	cc
 8011a10:	2300      	movcc	r3, #0
 8011a12:	4423      	add	r3, r4
 8011a14:	e015      	b.n	8011a42 <rshift+0x68>
 8011a16:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011a1a:	f1c1 0820 	rsb	r8, r1, #32
 8011a1e:	40cf      	lsrs	r7, r1
 8011a20:	f105 0e04 	add.w	lr, r5, #4
 8011a24:	46a1      	mov	r9, r4
 8011a26:	4576      	cmp	r6, lr
 8011a28:	46f4      	mov	ip, lr
 8011a2a:	d815      	bhi.n	8011a58 <rshift+0x7e>
 8011a2c:	1a9a      	subs	r2, r3, r2
 8011a2e:	0092      	lsls	r2, r2, #2
 8011a30:	3a04      	subs	r2, #4
 8011a32:	3501      	adds	r5, #1
 8011a34:	42ae      	cmp	r6, r5
 8011a36:	bf38      	it	cc
 8011a38:	2200      	movcc	r2, #0
 8011a3a:	18a3      	adds	r3, r4, r2
 8011a3c:	50a7      	str	r7, [r4, r2]
 8011a3e:	b107      	cbz	r7, 8011a42 <rshift+0x68>
 8011a40:	3304      	adds	r3, #4
 8011a42:	1b1a      	subs	r2, r3, r4
 8011a44:	42a3      	cmp	r3, r4
 8011a46:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011a4a:	bf08      	it	eq
 8011a4c:	2300      	moveq	r3, #0
 8011a4e:	6102      	str	r2, [r0, #16]
 8011a50:	bf08      	it	eq
 8011a52:	6143      	streq	r3, [r0, #20]
 8011a54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a58:	f8dc c000 	ldr.w	ip, [ip]
 8011a5c:	fa0c fc08 	lsl.w	ip, ip, r8
 8011a60:	ea4c 0707 	orr.w	r7, ip, r7
 8011a64:	f849 7b04 	str.w	r7, [r9], #4
 8011a68:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011a6c:	40cf      	lsrs	r7, r1
 8011a6e:	e7da      	b.n	8011a26 <rshift+0x4c>
 8011a70:	f851 cb04 	ldr.w	ip, [r1], #4
 8011a74:	f847 cf04 	str.w	ip, [r7, #4]!
 8011a78:	e7c3      	b.n	8011a02 <rshift+0x28>
 8011a7a:	4623      	mov	r3, r4
 8011a7c:	e7e1      	b.n	8011a42 <rshift+0x68>

08011a7e <__hexdig_fun>:
 8011a7e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011a82:	2b09      	cmp	r3, #9
 8011a84:	d802      	bhi.n	8011a8c <__hexdig_fun+0xe>
 8011a86:	3820      	subs	r0, #32
 8011a88:	b2c0      	uxtb	r0, r0
 8011a8a:	4770      	bx	lr
 8011a8c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011a90:	2b05      	cmp	r3, #5
 8011a92:	d801      	bhi.n	8011a98 <__hexdig_fun+0x1a>
 8011a94:	3847      	subs	r0, #71	; 0x47
 8011a96:	e7f7      	b.n	8011a88 <__hexdig_fun+0xa>
 8011a98:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011a9c:	2b05      	cmp	r3, #5
 8011a9e:	d801      	bhi.n	8011aa4 <__hexdig_fun+0x26>
 8011aa0:	3827      	subs	r0, #39	; 0x27
 8011aa2:	e7f1      	b.n	8011a88 <__hexdig_fun+0xa>
 8011aa4:	2000      	movs	r0, #0
 8011aa6:	4770      	bx	lr

08011aa8 <__gethex>:
 8011aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aac:	ed2d 8b02 	vpush	{d8}
 8011ab0:	b089      	sub	sp, #36	; 0x24
 8011ab2:	ee08 0a10 	vmov	s16, r0
 8011ab6:	9304      	str	r3, [sp, #16]
 8011ab8:	4bb4      	ldr	r3, [pc, #720]	; (8011d8c <__gethex+0x2e4>)
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	9301      	str	r3, [sp, #4]
 8011abe:	4618      	mov	r0, r3
 8011ac0:	468b      	mov	fp, r1
 8011ac2:	4690      	mov	r8, r2
 8011ac4:	f7ee fbac 	bl	8000220 <strlen>
 8011ac8:	9b01      	ldr	r3, [sp, #4]
 8011aca:	f8db 2000 	ldr.w	r2, [fp]
 8011ace:	4403      	add	r3, r0
 8011ad0:	4682      	mov	sl, r0
 8011ad2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011ad6:	9305      	str	r3, [sp, #20]
 8011ad8:	1c93      	adds	r3, r2, #2
 8011ada:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011ade:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011ae2:	32fe      	adds	r2, #254	; 0xfe
 8011ae4:	18d1      	adds	r1, r2, r3
 8011ae6:	461f      	mov	r7, r3
 8011ae8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011aec:	9100      	str	r1, [sp, #0]
 8011aee:	2830      	cmp	r0, #48	; 0x30
 8011af0:	d0f8      	beq.n	8011ae4 <__gethex+0x3c>
 8011af2:	f7ff ffc4 	bl	8011a7e <__hexdig_fun>
 8011af6:	4604      	mov	r4, r0
 8011af8:	2800      	cmp	r0, #0
 8011afa:	d13a      	bne.n	8011b72 <__gethex+0xca>
 8011afc:	9901      	ldr	r1, [sp, #4]
 8011afe:	4652      	mov	r2, sl
 8011b00:	4638      	mov	r0, r7
 8011b02:	f001 facc 	bl	801309e <strncmp>
 8011b06:	4605      	mov	r5, r0
 8011b08:	2800      	cmp	r0, #0
 8011b0a:	d168      	bne.n	8011bde <__gethex+0x136>
 8011b0c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011b10:	eb07 060a 	add.w	r6, r7, sl
 8011b14:	f7ff ffb3 	bl	8011a7e <__hexdig_fun>
 8011b18:	2800      	cmp	r0, #0
 8011b1a:	d062      	beq.n	8011be2 <__gethex+0x13a>
 8011b1c:	4633      	mov	r3, r6
 8011b1e:	7818      	ldrb	r0, [r3, #0]
 8011b20:	2830      	cmp	r0, #48	; 0x30
 8011b22:	461f      	mov	r7, r3
 8011b24:	f103 0301 	add.w	r3, r3, #1
 8011b28:	d0f9      	beq.n	8011b1e <__gethex+0x76>
 8011b2a:	f7ff ffa8 	bl	8011a7e <__hexdig_fun>
 8011b2e:	2301      	movs	r3, #1
 8011b30:	fab0 f480 	clz	r4, r0
 8011b34:	0964      	lsrs	r4, r4, #5
 8011b36:	4635      	mov	r5, r6
 8011b38:	9300      	str	r3, [sp, #0]
 8011b3a:	463a      	mov	r2, r7
 8011b3c:	4616      	mov	r6, r2
 8011b3e:	3201      	adds	r2, #1
 8011b40:	7830      	ldrb	r0, [r6, #0]
 8011b42:	f7ff ff9c 	bl	8011a7e <__hexdig_fun>
 8011b46:	2800      	cmp	r0, #0
 8011b48:	d1f8      	bne.n	8011b3c <__gethex+0x94>
 8011b4a:	9901      	ldr	r1, [sp, #4]
 8011b4c:	4652      	mov	r2, sl
 8011b4e:	4630      	mov	r0, r6
 8011b50:	f001 faa5 	bl	801309e <strncmp>
 8011b54:	b980      	cbnz	r0, 8011b78 <__gethex+0xd0>
 8011b56:	b94d      	cbnz	r5, 8011b6c <__gethex+0xc4>
 8011b58:	eb06 050a 	add.w	r5, r6, sl
 8011b5c:	462a      	mov	r2, r5
 8011b5e:	4616      	mov	r6, r2
 8011b60:	3201      	adds	r2, #1
 8011b62:	7830      	ldrb	r0, [r6, #0]
 8011b64:	f7ff ff8b 	bl	8011a7e <__hexdig_fun>
 8011b68:	2800      	cmp	r0, #0
 8011b6a:	d1f8      	bne.n	8011b5e <__gethex+0xb6>
 8011b6c:	1bad      	subs	r5, r5, r6
 8011b6e:	00ad      	lsls	r5, r5, #2
 8011b70:	e004      	b.n	8011b7c <__gethex+0xd4>
 8011b72:	2400      	movs	r4, #0
 8011b74:	4625      	mov	r5, r4
 8011b76:	e7e0      	b.n	8011b3a <__gethex+0x92>
 8011b78:	2d00      	cmp	r5, #0
 8011b7a:	d1f7      	bne.n	8011b6c <__gethex+0xc4>
 8011b7c:	7833      	ldrb	r3, [r6, #0]
 8011b7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011b82:	2b50      	cmp	r3, #80	; 0x50
 8011b84:	d13b      	bne.n	8011bfe <__gethex+0x156>
 8011b86:	7873      	ldrb	r3, [r6, #1]
 8011b88:	2b2b      	cmp	r3, #43	; 0x2b
 8011b8a:	d02c      	beq.n	8011be6 <__gethex+0x13e>
 8011b8c:	2b2d      	cmp	r3, #45	; 0x2d
 8011b8e:	d02e      	beq.n	8011bee <__gethex+0x146>
 8011b90:	1c71      	adds	r1, r6, #1
 8011b92:	f04f 0900 	mov.w	r9, #0
 8011b96:	7808      	ldrb	r0, [r1, #0]
 8011b98:	f7ff ff71 	bl	8011a7e <__hexdig_fun>
 8011b9c:	1e43      	subs	r3, r0, #1
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	2b18      	cmp	r3, #24
 8011ba2:	d82c      	bhi.n	8011bfe <__gethex+0x156>
 8011ba4:	f1a0 0210 	sub.w	r2, r0, #16
 8011ba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011bac:	f7ff ff67 	bl	8011a7e <__hexdig_fun>
 8011bb0:	1e43      	subs	r3, r0, #1
 8011bb2:	b2db      	uxtb	r3, r3
 8011bb4:	2b18      	cmp	r3, #24
 8011bb6:	d91d      	bls.n	8011bf4 <__gethex+0x14c>
 8011bb8:	f1b9 0f00 	cmp.w	r9, #0
 8011bbc:	d000      	beq.n	8011bc0 <__gethex+0x118>
 8011bbe:	4252      	negs	r2, r2
 8011bc0:	4415      	add	r5, r2
 8011bc2:	f8cb 1000 	str.w	r1, [fp]
 8011bc6:	b1e4      	cbz	r4, 8011c02 <__gethex+0x15a>
 8011bc8:	9b00      	ldr	r3, [sp, #0]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	bf14      	ite	ne
 8011bce:	2700      	movne	r7, #0
 8011bd0:	2706      	moveq	r7, #6
 8011bd2:	4638      	mov	r0, r7
 8011bd4:	b009      	add	sp, #36	; 0x24
 8011bd6:	ecbd 8b02 	vpop	{d8}
 8011bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bde:	463e      	mov	r6, r7
 8011be0:	4625      	mov	r5, r4
 8011be2:	2401      	movs	r4, #1
 8011be4:	e7ca      	b.n	8011b7c <__gethex+0xd4>
 8011be6:	f04f 0900 	mov.w	r9, #0
 8011bea:	1cb1      	adds	r1, r6, #2
 8011bec:	e7d3      	b.n	8011b96 <__gethex+0xee>
 8011bee:	f04f 0901 	mov.w	r9, #1
 8011bf2:	e7fa      	b.n	8011bea <__gethex+0x142>
 8011bf4:	230a      	movs	r3, #10
 8011bf6:	fb03 0202 	mla	r2, r3, r2, r0
 8011bfa:	3a10      	subs	r2, #16
 8011bfc:	e7d4      	b.n	8011ba8 <__gethex+0x100>
 8011bfe:	4631      	mov	r1, r6
 8011c00:	e7df      	b.n	8011bc2 <__gethex+0x11a>
 8011c02:	1bf3      	subs	r3, r6, r7
 8011c04:	3b01      	subs	r3, #1
 8011c06:	4621      	mov	r1, r4
 8011c08:	2b07      	cmp	r3, #7
 8011c0a:	dc0b      	bgt.n	8011c24 <__gethex+0x17c>
 8011c0c:	ee18 0a10 	vmov	r0, s16
 8011c10:	f000 fad8 	bl	80121c4 <_Balloc>
 8011c14:	4604      	mov	r4, r0
 8011c16:	b940      	cbnz	r0, 8011c2a <__gethex+0x182>
 8011c18:	4b5d      	ldr	r3, [pc, #372]	; (8011d90 <__gethex+0x2e8>)
 8011c1a:	4602      	mov	r2, r0
 8011c1c:	21de      	movs	r1, #222	; 0xde
 8011c1e:	485d      	ldr	r0, [pc, #372]	; (8011d94 <__gethex+0x2ec>)
 8011c20:	f001 fa70 	bl	8013104 <__assert_func>
 8011c24:	3101      	adds	r1, #1
 8011c26:	105b      	asrs	r3, r3, #1
 8011c28:	e7ee      	b.n	8011c08 <__gethex+0x160>
 8011c2a:	f100 0914 	add.w	r9, r0, #20
 8011c2e:	f04f 0b00 	mov.w	fp, #0
 8011c32:	f1ca 0301 	rsb	r3, sl, #1
 8011c36:	f8cd 9008 	str.w	r9, [sp, #8]
 8011c3a:	f8cd b000 	str.w	fp, [sp]
 8011c3e:	9306      	str	r3, [sp, #24]
 8011c40:	42b7      	cmp	r7, r6
 8011c42:	d340      	bcc.n	8011cc6 <__gethex+0x21e>
 8011c44:	9802      	ldr	r0, [sp, #8]
 8011c46:	9b00      	ldr	r3, [sp, #0]
 8011c48:	f840 3b04 	str.w	r3, [r0], #4
 8011c4c:	eba0 0009 	sub.w	r0, r0, r9
 8011c50:	1080      	asrs	r0, r0, #2
 8011c52:	0146      	lsls	r6, r0, #5
 8011c54:	6120      	str	r0, [r4, #16]
 8011c56:	4618      	mov	r0, r3
 8011c58:	f000 fba6 	bl	80123a8 <__hi0bits>
 8011c5c:	1a30      	subs	r0, r6, r0
 8011c5e:	f8d8 6000 	ldr.w	r6, [r8]
 8011c62:	42b0      	cmp	r0, r6
 8011c64:	dd63      	ble.n	8011d2e <__gethex+0x286>
 8011c66:	1b87      	subs	r7, r0, r6
 8011c68:	4639      	mov	r1, r7
 8011c6a:	4620      	mov	r0, r4
 8011c6c:	f000 ff4a 	bl	8012b04 <__any_on>
 8011c70:	4682      	mov	sl, r0
 8011c72:	b1a8      	cbz	r0, 8011ca0 <__gethex+0x1f8>
 8011c74:	1e7b      	subs	r3, r7, #1
 8011c76:	1159      	asrs	r1, r3, #5
 8011c78:	f003 021f 	and.w	r2, r3, #31
 8011c7c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011c80:	f04f 0a01 	mov.w	sl, #1
 8011c84:	fa0a f202 	lsl.w	r2, sl, r2
 8011c88:	420a      	tst	r2, r1
 8011c8a:	d009      	beq.n	8011ca0 <__gethex+0x1f8>
 8011c8c:	4553      	cmp	r3, sl
 8011c8e:	dd05      	ble.n	8011c9c <__gethex+0x1f4>
 8011c90:	1eb9      	subs	r1, r7, #2
 8011c92:	4620      	mov	r0, r4
 8011c94:	f000 ff36 	bl	8012b04 <__any_on>
 8011c98:	2800      	cmp	r0, #0
 8011c9a:	d145      	bne.n	8011d28 <__gethex+0x280>
 8011c9c:	f04f 0a02 	mov.w	sl, #2
 8011ca0:	4639      	mov	r1, r7
 8011ca2:	4620      	mov	r0, r4
 8011ca4:	f7ff fe99 	bl	80119da <rshift>
 8011ca8:	443d      	add	r5, r7
 8011caa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011cae:	42ab      	cmp	r3, r5
 8011cb0:	da4c      	bge.n	8011d4c <__gethex+0x2a4>
 8011cb2:	ee18 0a10 	vmov	r0, s16
 8011cb6:	4621      	mov	r1, r4
 8011cb8:	f000 fac4 	bl	8012244 <_Bfree>
 8011cbc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	6013      	str	r3, [r2, #0]
 8011cc2:	27a3      	movs	r7, #163	; 0xa3
 8011cc4:	e785      	b.n	8011bd2 <__gethex+0x12a>
 8011cc6:	1e73      	subs	r3, r6, #1
 8011cc8:	9a05      	ldr	r2, [sp, #20]
 8011cca:	9303      	str	r3, [sp, #12]
 8011ccc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011cd0:	4293      	cmp	r3, r2
 8011cd2:	d019      	beq.n	8011d08 <__gethex+0x260>
 8011cd4:	f1bb 0f20 	cmp.w	fp, #32
 8011cd8:	d107      	bne.n	8011cea <__gethex+0x242>
 8011cda:	9b02      	ldr	r3, [sp, #8]
 8011cdc:	9a00      	ldr	r2, [sp, #0]
 8011cde:	f843 2b04 	str.w	r2, [r3], #4
 8011ce2:	9302      	str	r3, [sp, #8]
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	9300      	str	r3, [sp, #0]
 8011ce8:	469b      	mov	fp, r3
 8011cea:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011cee:	f7ff fec6 	bl	8011a7e <__hexdig_fun>
 8011cf2:	9b00      	ldr	r3, [sp, #0]
 8011cf4:	f000 000f 	and.w	r0, r0, #15
 8011cf8:	fa00 f00b 	lsl.w	r0, r0, fp
 8011cfc:	4303      	orrs	r3, r0
 8011cfe:	9300      	str	r3, [sp, #0]
 8011d00:	f10b 0b04 	add.w	fp, fp, #4
 8011d04:	9b03      	ldr	r3, [sp, #12]
 8011d06:	e00d      	b.n	8011d24 <__gethex+0x27c>
 8011d08:	9b03      	ldr	r3, [sp, #12]
 8011d0a:	9a06      	ldr	r2, [sp, #24]
 8011d0c:	4413      	add	r3, r2
 8011d0e:	42bb      	cmp	r3, r7
 8011d10:	d3e0      	bcc.n	8011cd4 <__gethex+0x22c>
 8011d12:	4618      	mov	r0, r3
 8011d14:	9901      	ldr	r1, [sp, #4]
 8011d16:	9307      	str	r3, [sp, #28]
 8011d18:	4652      	mov	r2, sl
 8011d1a:	f001 f9c0 	bl	801309e <strncmp>
 8011d1e:	9b07      	ldr	r3, [sp, #28]
 8011d20:	2800      	cmp	r0, #0
 8011d22:	d1d7      	bne.n	8011cd4 <__gethex+0x22c>
 8011d24:	461e      	mov	r6, r3
 8011d26:	e78b      	b.n	8011c40 <__gethex+0x198>
 8011d28:	f04f 0a03 	mov.w	sl, #3
 8011d2c:	e7b8      	b.n	8011ca0 <__gethex+0x1f8>
 8011d2e:	da0a      	bge.n	8011d46 <__gethex+0x29e>
 8011d30:	1a37      	subs	r7, r6, r0
 8011d32:	4621      	mov	r1, r4
 8011d34:	ee18 0a10 	vmov	r0, s16
 8011d38:	463a      	mov	r2, r7
 8011d3a:	f000 fc9f 	bl	801267c <__lshift>
 8011d3e:	1bed      	subs	r5, r5, r7
 8011d40:	4604      	mov	r4, r0
 8011d42:	f100 0914 	add.w	r9, r0, #20
 8011d46:	f04f 0a00 	mov.w	sl, #0
 8011d4a:	e7ae      	b.n	8011caa <__gethex+0x202>
 8011d4c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011d50:	42a8      	cmp	r0, r5
 8011d52:	dd72      	ble.n	8011e3a <__gethex+0x392>
 8011d54:	1b45      	subs	r5, r0, r5
 8011d56:	42ae      	cmp	r6, r5
 8011d58:	dc36      	bgt.n	8011dc8 <__gethex+0x320>
 8011d5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011d5e:	2b02      	cmp	r3, #2
 8011d60:	d02a      	beq.n	8011db8 <__gethex+0x310>
 8011d62:	2b03      	cmp	r3, #3
 8011d64:	d02c      	beq.n	8011dc0 <__gethex+0x318>
 8011d66:	2b01      	cmp	r3, #1
 8011d68:	d11c      	bne.n	8011da4 <__gethex+0x2fc>
 8011d6a:	42ae      	cmp	r6, r5
 8011d6c:	d11a      	bne.n	8011da4 <__gethex+0x2fc>
 8011d6e:	2e01      	cmp	r6, #1
 8011d70:	d112      	bne.n	8011d98 <__gethex+0x2f0>
 8011d72:	9a04      	ldr	r2, [sp, #16]
 8011d74:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011d78:	6013      	str	r3, [r2, #0]
 8011d7a:	2301      	movs	r3, #1
 8011d7c:	6123      	str	r3, [r4, #16]
 8011d7e:	f8c9 3000 	str.w	r3, [r9]
 8011d82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011d84:	2762      	movs	r7, #98	; 0x62
 8011d86:	601c      	str	r4, [r3, #0]
 8011d88:	e723      	b.n	8011bd2 <__gethex+0x12a>
 8011d8a:	bf00      	nop
 8011d8c:	08014c6c 	.word	0x08014c6c
 8011d90:	08014b90 	.word	0x08014b90
 8011d94:	08014c04 	.word	0x08014c04
 8011d98:	1e71      	subs	r1, r6, #1
 8011d9a:	4620      	mov	r0, r4
 8011d9c:	f000 feb2 	bl	8012b04 <__any_on>
 8011da0:	2800      	cmp	r0, #0
 8011da2:	d1e6      	bne.n	8011d72 <__gethex+0x2ca>
 8011da4:	ee18 0a10 	vmov	r0, s16
 8011da8:	4621      	mov	r1, r4
 8011daa:	f000 fa4b 	bl	8012244 <_Bfree>
 8011dae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011db0:	2300      	movs	r3, #0
 8011db2:	6013      	str	r3, [r2, #0]
 8011db4:	2750      	movs	r7, #80	; 0x50
 8011db6:	e70c      	b.n	8011bd2 <__gethex+0x12a>
 8011db8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1f2      	bne.n	8011da4 <__gethex+0x2fc>
 8011dbe:	e7d8      	b.n	8011d72 <__gethex+0x2ca>
 8011dc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d1d5      	bne.n	8011d72 <__gethex+0x2ca>
 8011dc6:	e7ed      	b.n	8011da4 <__gethex+0x2fc>
 8011dc8:	1e6f      	subs	r7, r5, #1
 8011dca:	f1ba 0f00 	cmp.w	sl, #0
 8011dce:	d131      	bne.n	8011e34 <__gethex+0x38c>
 8011dd0:	b127      	cbz	r7, 8011ddc <__gethex+0x334>
 8011dd2:	4639      	mov	r1, r7
 8011dd4:	4620      	mov	r0, r4
 8011dd6:	f000 fe95 	bl	8012b04 <__any_on>
 8011dda:	4682      	mov	sl, r0
 8011ddc:	117b      	asrs	r3, r7, #5
 8011dde:	2101      	movs	r1, #1
 8011de0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011de4:	f007 071f 	and.w	r7, r7, #31
 8011de8:	fa01 f707 	lsl.w	r7, r1, r7
 8011dec:	421f      	tst	r7, r3
 8011dee:	4629      	mov	r1, r5
 8011df0:	4620      	mov	r0, r4
 8011df2:	bf18      	it	ne
 8011df4:	f04a 0a02 	orrne.w	sl, sl, #2
 8011df8:	1b76      	subs	r6, r6, r5
 8011dfa:	f7ff fdee 	bl	80119da <rshift>
 8011dfe:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011e02:	2702      	movs	r7, #2
 8011e04:	f1ba 0f00 	cmp.w	sl, #0
 8011e08:	d048      	beq.n	8011e9c <__gethex+0x3f4>
 8011e0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011e0e:	2b02      	cmp	r3, #2
 8011e10:	d015      	beq.n	8011e3e <__gethex+0x396>
 8011e12:	2b03      	cmp	r3, #3
 8011e14:	d017      	beq.n	8011e46 <__gethex+0x39e>
 8011e16:	2b01      	cmp	r3, #1
 8011e18:	d109      	bne.n	8011e2e <__gethex+0x386>
 8011e1a:	f01a 0f02 	tst.w	sl, #2
 8011e1e:	d006      	beq.n	8011e2e <__gethex+0x386>
 8011e20:	f8d9 0000 	ldr.w	r0, [r9]
 8011e24:	ea4a 0a00 	orr.w	sl, sl, r0
 8011e28:	f01a 0f01 	tst.w	sl, #1
 8011e2c:	d10e      	bne.n	8011e4c <__gethex+0x3a4>
 8011e2e:	f047 0710 	orr.w	r7, r7, #16
 8011e32:	e033      	b.n	8011e9c <__gethex+0x3f4>
 8011e34:	f04f 0a01 	mov.w	sl, #1
 8011e38:	e7d0      	b.n	8011ddc <__gethex+0x334>
 8011e3a:	2701      	movs	r7, #1
 8011e3c:	e7e2      	b.n	8011e04 <__gethex+0x35c>
 8011e3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e40:	f1c3 0301 	rsb	r3, r3, #1
 8011e44:	9315      	str	r3, [sp, #84]	; 0x54
 8011e46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	d0f0      	beq.n	8011e2e <__gethex+0x386>
 8011e4c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011e50:	f104 0314 	add.w	r3, r4, #20
 8011e54:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011e58:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011e5c:	f04f 0c00 	mov.w	ip, #0
 8011e60:	4618      	mov	r0, r3
 8011e62:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e66:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011e6a:	d01c      	beq.n	8011ea6 <__gethex+0x3fe>
 8011e6c:	3201      	adds	r2, #1
 8011e6e:	6002      	str	r2, [r0, #0]
 8011e70:	2f02      	cmp	r7, #2
 8011e72:	f104 0314 	add.w	r3, r4, #20
 8011e76:	d13f      	bne.n	8011ef8 <__gethex+0x450>
 8011e78:	f8d8 2000 	ldr.w	r2, [r8]
 8011e7c:	3a01      	subs	r2, #1
 8011e7e:	42b2      	cmp	r2, r6
 8011e80:	d10a      	bne.n	8011e98 <__gethex+0x3f0>
 8011e82:	1171      	asrs	r1, r6, #5
 8011e84:	2201      	movs	r2, #1
 8011e86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011e8a:	f006 061f 	and.w	r6, r6, #31
 8011e8e:	fa02 f606 	lsl.w	r6, r2, r6
 8011e92:	421e      	tst	r6, r3
 8011e94:	bf18      	it	ne
 8011e96:	4617      	movne	r7, r2
 8011e98:	f047 0720 	orr.w	r7, r7, #32
 8011e9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e9e:	601c      	str	r4, [r3, #0]
 8011ea0:	9b04      	ldr	r3, [sp, #16]
 8011ea2:	601d      	str	r5, [r3, #0]
 8011ea4:	e695      	b.n	8011bd2 <__gethex+0x12a>
 8011ea6:	4299      	cmp	r1, r3
 8011ea8:	f843 cc04 	str.w	ip, [r3, #-4]
 8011eac:	d8d8      	bhi.n	8011e60 <__gethex+0x3b8>
 8011eae:	68a3      	ldr	r3, [r4, #8]
 8011eb0:	459b      	cmp	fp, r3
 8011eb2:	db19      	blt.n	8011ee8 <__gethex+0x440>
 8011eb4:	6861      	ldr	r1, [r4, #4]
 8011eb6:	ee18 0a10 	vmov	r0, s16
 8011eba:	3101      	adds	r1, #1
 8011ebc:	f000 f982 	bl	80121c4 <_Balloc>
 8011ec0:	4681      	mov	r9, r0
 8011ec2:	b918      	cbnz	r0, 8011ecc <__gethex+0x424>
 8011ec4:	4b1a      	ldr	r3, [pc, #104]	; (8011f30 <__gethex+0x488>)
 8011ec6:	4602      	mov	r2, r0
 8011ec8:	2184      	movs	r1, #132	; 0x84
 8011eca:	e6a8      	b.n	8011c1e <__gethex+0x176>
 8011ecc:	6922      	ldr	r2, [r4, #16]
 8011ece:	3202      	adds	r2, #2
 8011ed0:	f104 010c 	add.w	r1, r4, #12
 8011ed4:	0092      	lsls	r2, r2, #2
 8011ed6:	300c      	adds	r0, #12
 8011ed8:	f7fd f8a8 	bl	800f02c <memcpy>
 8011edc:	4621      	mov	r1, r4
 8011ede:	ee18 0a10 	vmov	r0, s16
 8011ee2:	f000 f9af 	bl	8012244 <_Bfree>
 8011ee6:	464c      	mov	r4, r9
 8011ee8:	6923      	ldr	r3, [r4, #16]
 8011eea:	1c5a      	adds	r2, r3, #1
 8011eec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011ef0:	6122      	str	r2, [r4, #16]
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	615a      	str	r2, [r3, #20]
 8011ef6:	e7bb      	b.n	8011e70 <__gethex+0x3c8>
 8011ef8:	6922      	ldr	r2, [r4, #16]
 8011efa:	455a      	cmp	r2, fp
 8011efc:	dd0b      	ble.n	8011f16 <__gethex+0x46e>
 8011efe:	2101      	movs	r1, #1
 8011f00:	4620      	mov	r0, r4
 8011f02:	f7ff fd6a 	bl	80119da <rshift>
 8011f06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011f0a:	3501      	adds	r5, #1
 8011f0c:	42ab      	cmp	r3, r5
 8011f0e:	f6ff aed0 	blt.w	8011cb2 <__gethex+0x20a>
 8011f12:	2701      	movs	r7, #1
 8011f14:	e7c0      	b.n	8011e98 <__gethex+0x3f0>
 8011f16:	f016 061f 	ands.w	r6, r6, #31
 8011f1a:	d0fa      	beq.n	8011f12 <__gethex+0x46a>
 8011f1c:	4453      	add	r3, sl
 8011f1e:	f1c6 0620 	rsb	r6, r6, #32
 8011f22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011f26:	f000 fa3f 	bl	80123a8 <__hi0bits>
 8011f2a:	42b0      	cmp	r0, r6
 8011f2c:	dbe7      	blt.n	8011efe <__gethex+0x456>
 8011f2e:	e7f0      	b.n	8011f12 <__gethex+0x46a>
 8011f30:	08014b90 	.word	0x08014b90

08011f34 <L_shift>:
 8011f34:	f1c2 0208 	rsb	r2, r2, #8
 8011f38:	0092      	lsls	r2, r2, #2
 8011f3a:	b570      	push	{r4, r5, r6, lr}
 8011f3c:	f1c2 0620 	rsb	r6, r2, #32
 8011f40:	6843      	ldr	r3, [r0, #4]
 8011f42:	6804      	ldr	r4, [r0, #0]
 8011f44:	fa03 f506 	lsl.w	r5, r3, r6
 8011f48:	432c      	orrs	r4, r5
 8011f4a:	40d3      	lsrs	r3, r2
 8011f4c:	6004      	str	r4, [r0, #0]
 8011f4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011f52:	4288      	cmp	r0, r1
 8011f54:	d3f4      	bcc.n	8011f40 <L_shift+0xc>
 8011f56:	bd70      	pop	{r4, r5, r6, pc}

08011f58 <__match>:
 8011f58:	b530      	push	{r4, r5, lr}
 8011f5a:	6803      	ldr	r3, [r0, #0]
 8011f5c:	3301      	adds	r3, #1
 8011f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f62:	b914      	cbnz	r4, 8011f6a <__match+0x12>
 8011f64:	6003      	str	r3, [r0, #0]
 8011f66:	2001      	movs	r0, #1
 8011f68:	bd30      	pop	{r4, r5, pc}
 8011f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011f72:	2d19      	cmp	r5, #25
 8011f74:	bf98      	it	ls
 8011f76:	3220      	addls	r2, #32
 8011f78:	42a2      	cmp	r2, r4
 8011f7a:	d0f0      	beq.n	8011f5e <__match+0x6>
 8011f7c:	2000      	movs	r0, #0
 8011f7e:	e7f3      	b.n	8011f68 <__match+0x10>

08011f80 <__hexnan>:
 8011f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f84:	680b      	ldr	r3, [r1, #0]
 8011f86:	115e      	asrs	r6, r3, #5
 8011f88:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011f8c:	f013 031f 	ands.w	r3, r3, #31
 8011f90:	b087      	sub	sp, #28
 8011f92:	bf18      	it	ne
 8011f94:	3604      	addne	r6, #4
 8011f96:	2500      	movs	r5, #0
 8011f98:	1f37      	subs	r7, r6, #4
 8011f9a:	4690      	mov	r8, r2
 8011f9c:	6802      	ldr	r2, [r0, #0]
 8011f9e:	9301      	str	r3, [sp, #4]
 8011fa0:	4682      	mov	sl, r0
 8011fa2:	f846 5c04 	str.w	r5, [r6, #-4]
 8011fa6:	46b9      	mov	r9, r7
 8011fa8:	463c      	mov	r4, r7
 8011faa:	9502      	str	r5, [sp, #8]
 8011fac:	46ab      	mov	fp, r5
 8011fae:	7851      	ldrb	r1, [r2, #1]
 8011fb0:	1c53      	adds	r3, r2, #1
 8011fb2:	9303      	str	r3, [sp, #12]
 8011fb4:	b341      	cbz	r1, 8012008 <__hexnan+0x88>
 8011fb6:	4608      	mov	r0, r1
 8011fb8:	9205      	str	r2, [sp, #20]
 8011fba:	9104      	str	r1, [sp, #16]
 8011fbc:	f7ff fd5f 	bl	8011a7e <__hexdig_fun>
 8011fc0:	2800      	cmp	r0, #0
 8011fc2:	d14f      	bne.n	8012064 <__hexnan+0xe4>
 8011fc4:	9904      	ldr	r1, [sp, #16]
 8011fc6:	9a05      	ldr	r2, [sp, #20]
 8011fc8:	2920      	cmp	r1, #32
 8011fca:	d818      	bhi.n	8011ffe <__hexnan+0x7e>
 8011fcc:	9b02      	ldr	r3, [sp, #8]
 8011fce:	459b      	cmp	fp, r3
 8011fd0:	dd13      	ble.n	8011ffa <__hexnan+0x7a>
 8011fd2:	454c      	cmp	r4, r9
 8011fd4:	d206      	bcs.n	8011fe4 <__hexnan+0x64>
 8011fd6:	2d07      	cmp	r5, #7
 8011fd8:	dc04      	bgt.n	8011fe4 <__hexnan+0x64>
 8011fda:	462a      	mov	r2, r5
 8011fdc:	4649      	mov	r1, r9
 8011fde:	4620      	mov	r0, r4
 8011fe0:	f7ff ffa8 	bl	8011f34 <L_shift>
 8011fe4:	4544      	cmp	r4, r8
 8011fe6:	d950      	bls.n	801208a <__hexnan+0x10a>
 8011fe8:	2300      	movs	r3, #0
 8011fea:	f1a4 0904 	sub.w	r9, r4, #4
 8011fee:	f844 3c04 	str.w	r3, [r4, #-4]
 8011ff2:	f8cd b008 	str.w	fp, [sp, #8]
 8011ff6:	464c      	mov	r4, r9
 8011ff8:	461d      	mov	r5, r3
 8011ffa:	9a03      	ldr	r2, [sp, #12]
 8011ffc:	e7d7      	b.n	8011fae <__hexnan+0x2e>
 8011ffe:	2929      	cmp	r1, #41	; 0x29
 8012000:	d156      	bne.n	80120b0 <__hexnan+0x130>
 8012002:	3202      	adds	r2, #2
 8012004:	f8ca 2000 	str.w	r2, [sl]
 8012008:	f1bb 0f00 	cmp.w	fp, #0
 801200c:	d050      	beq.n	80120b0 <__hexnan+0x130>
 801200e:	454c      	cmp	r4, r9
 8012010:	d206      	bcs.n	8012020 <__hexnan+0xa0>
 8012012:	2d07      	cmp	r5, #7
 8012014:	dc04      	bgt.n	8012020 <__hexnan+0xa0>
 8012016:	462a      	mov	r2, r5
 8012018:	4649      	mov	r1, r9
 801201a:	4620      	mov	r0, r4
 801201c:	f7ff ff8a 	bl	8011f34 <L_shift>
 8012020:	4544      	cmp	r4, r8
 8012022:	d934      	bls.n	801208e <__hexnan+0x10e>
 8012024:	f1a8 0204 	sub.w	r2, r8, #4
 8012028:	4623      	mov	r3, r4
 801202a:	f853 1b04 	ldr.w	r1, [r3], #4
 801202e:	f842 1f04 	str.w	r1, [r2, #4]!
 8012032:	429f      	cmp	r7, r3
 8012034:	d2f9      	bcs.n	801202a <__hexnan+0xaa>
 8012036:	1b3b      	subs	r3, r7, r4
 8012038:	f023 0303 	bic.w	r3, r3, #3
 801203c:	3304      	adds	r3, #4
 801203e:	3401      	adds	r4, #1
 8012040:	3e03      	subs	r6, #3
 8012042:	42b4      	cmp	r4, r6
 8012044:	bf88      	it	hi
 8012046:	2304      	movhi	r3, #4
 8012048:	4443      	add	r3, r8
 801204a:	2200      	movs	r2, #0
 801204c:	f843 2b04 	str.w	r2, [r3], #4
 8012050:	429f      	cmp	r7, r3
 8012052:	d2fb      	bcs.n	801204c <__hexnan+0xcc>
 8012054:	683b      	ldr	r3, [r7, #0]
 8012056:	b91b      	cbnz	r3, 8012060 <__hexnan+0xe0>
 8012058:	4547      	cmp	r7, r8
 801205a:	d127      	bne.n	80120ac <__hexnan+0x12c>
 801205c:	2301      	movs	r3, #1
 801205e:	603b      	str	r3, [r7, #0]
 8012060:	2005      	movs	r0, #5
 8012062:	e026      	b.n	80120b2 <__hexnan+0x132>
 8012064:	3501      	adds	r5, #1
 8012066:	2d08      	cmp	r5, #8
 8012068:	f10b 0b01 	add.w	fp, fp, #1
 801206c:	dd06      	ble.n	801207c <__hexnan+0xfc>
 801206e:	4544      	cmp	r4, r8
 8012070:	d9c3      	bls.n	8011ffa <__hexnan+0x7a>
 8012072:	2300      	movs	r3, #0
 8012074:	f844 3c04 	str.w	r3, [r4, #-4]
 8012078:	2501      	movs	r5, #1
 801207a:	3c04      	subs	r4, #4
 801207c:	6822      	ldr	r2, [r4, #0]
 801207e:	f000 000f 	and.w	r0, r0, #15
 8012082:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8012086:	6022      	str	r2, [r4, #0]
 8012088:	e7b7      	b.n	8011ffa <__hexnan+0x7a>
 801208a:	2508      	movs	r5, #8
 801208c:	e7b5      	b.n	8011ffa <__hexnan+0x7a>
 801208e:	9b01      	ldr	r3, [sp, #4]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d0df      	beq.n	8012054 <__hexnan+0xd4>
 8012094:	f04f 32ff 	mov.w	r2, #4294967295
 8012098:	f1c3 0320 	rsb	r3, r3, #32
 801209c:	fa22 f303 	lsr.w	r3, r2, r3
 80120a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80120a4:	401a      	ands	r2, r3
 80120a6:	f846 2c04 	str.w	r2, [r6, #-4]
 80120aa:	e7d3      	b.n	8012054 <__hexnan+0xd4>
 80120ac:	3f04      	subs	r7, #4
 80120ae:	e7d1      	b.n	8012054 <__hexnan+0xd4>
 80120b0:	2004      	movs	r0, #4
 80120b2:	b007      	add	sp, #28
 80120b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080120b8 <_localeconv_r>:
 80120b8:	4800      	ldr	r0, [pc, #0]	; (80120bc <_localeconv_r+0x4>)
 80120ba:	4770      	bx	lr
 80120bc:	20000184 	.word	0x20000184

080120c0 <__retarget_lock_init_recursive>:
 80120c0:	4770      	bx	lr

080120c2 <__retarget_lock_acquire_recursive>:
 80120c2:	4770      	bx	lr

080120c4 <__retarget_lock_release_recursive>:
 80120c4:	4770      	bx	lr

080120c6 <__swhatbuf_r>:
 80120c6:	b570      	push	{r4, r5, r6, lr}
 80120c8:	460e      	mov	r6, r1
 80120ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120ce:	2900      	cmp	r1, #0
 80120d0:	b096      	sub	sp, #88	; 0x58
 80120d2:	4614      	mov	r4, r2
 80120d4:	461d      	mov	r5, r3
 80120d6:	da08      	bge.n	80120ea <__swhatbuf_r+0x24>
 80120d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80120dc:	2200      	movs	r2, #0
 80120de:	602a      	str	r2, [r5, #0]
 80120e0:	061a      	lsls	r2, r3, #24
 80120e2:	d410      	bmi.n	8012106 <__swhatbuf_r+0x40>
 80120e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80120e8:	e00e      	b.n	8012108 <__swhatbuf_r+0x42>
 80120ea:	466a      	mov	r2, sp
 80120ec:	f001 f84a 	bl	8013184 <_fstat_r>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	dbf1      	blt.n	80120d8 <__swhatbuf_r+0x12>
 80120f4:	9a01      	ldr	r2, [sp, #4]
 80120f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80120fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80120fe:	425a      	negs	r2, r3
 8012100:	415a      	adcs	r2, r3
 8012102:	602a      	str	r2, [r5, #0]
 8012104:	e7ee      	b.n	80120e4 <__swhatbuf_r+0x1e>
 8012106:	2340      	movs	r3, #64	; 0x40
 8012108:	2000      	movs	r0, #0
 801210a:	6023      	str	r3, [r4, #0]
 801210c:	b016      	add	sp, #88	; 0x58
 801210e:	bd70      	pop	{r4, r5, r6, pc}

08012110 <__smakebuf_r>:
 8012110:	898b      	ldrh	r3, [r1, #12]
 8012112:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012114:	079d      	lsls	r5, r3, #30
 8012116:	4606      	mov	r6, r0
 8012118:	460c      	mov	r4, r1
 801211a:	d507      	bpl.n	801212c <__smakebuf_r+0x1c>
 801211c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012120:	6023      	str	r3, [r4, #0]
 8012122:	6123      	str	r3, [r4, #16]
 8012124:	2301      	movs	r3, #1
 8012126:	6163      	str	r3, [r4, #20]
 8012128:	b002      	add	sp, #8
 801212a:	bd70      	pop	{r4, r5, r6, pc}
 801212c:	ab01      	add	r3, sp, #4
 801212e:	466a      	mov	r2, sp
 8012130:	f7ff ffc9 	bl	80120c6 <__swhatbuf_r>
 8012134:	9900      	ldr	r1, [sp, #0]
 8012136:	4605      	mov	r5, r0
 8012138:	4630      	mov	r0, r6
 801213a:	f000 fd87 	bl	8012c4c <_malloc_r>
 801213e:	b948      	cbnz	r0, 8012154 <__smakebuf_r+0x44>
 8012140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012144:	059a      	lsls	r2, r3, #22
 8012146:	d4ef      	bmi.n	8012128 <__smakebuf_r+0x18>
 8012148:	f023 0303 	bic.w	r3, r3, #3
 801214c:	f043 0302 	orr.w	r3, r3, #2
 8012150:	81a3      	strh	r3, [r4, #12]
 8012152:	e7e3      	b.n	801211c <__smakebuf_r+0xc>
 8012154:	4b0d      	ldr	r3, [pc, #52]	; (801218c <__smakebuf_r+0x7c>)
 8012156:	62b3      	str	r3, [r6, #40]	; 0x28
 8012158:	89a3      	ldrh	r3, [r4, #12]
 801215a:	6020      	str	r0, [r4, #0]
 801215c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012160:	81a3      	strh	r3, [r4, #12]
 8012162:	9b00      	ldr	r3, [sp, #0]
 8012164:	6163      	str	r3, [r4, #20]
 8012166:	9b01      	ldr	r3, [sp, #4]
 8012168:	6120      	str	r0, [r4, #16]
 801216a:	b15b      	cbz	r3, 8012184 <__smakebuf_r+0x74>
 801216c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012170:	4630      	mov	r0, r6
 8012172:	f001 f819 	bl	80131a8 <_isatty_r>
 8012176:	b128      	cbz	r0, 8012184 <__smakebuf_r+0x74>
 8012178:	89a3      	ldrh	r3, [r4, #12]
 801217a:	f023 0303 	bic.w	r3, r3, #3
 801217e:	f043 0301 	orr.w	r3, r3, #1
 8012182:	81a3      	strh	r3, [r4, #12]
 8012184:	89a0      	ldrh	r0, [r4, #12]
 8012186:	4305      	orrs	r5, r0
 8012188:	81a5      	strh	r5, [r4, #12]
 801218a:	e7cd      	b.n	8012128 <__smakebuf_r+0x18>
 801218c:	08011839 	.word	0x08011839

08012190 <malloc>:
 8012190:	4b02      	ldr	r3, [pc, #8]	; (801219c <malloc+0xc>)
 8012192:	4601      	mov	r1, r0
 8012194:	6818      	ldr	r0, [r3, #0]
 8012196:	f000 bd59 	b.w	8012c4c <_malloc_r>
 801219a:	bf00      	nop
 801219c:	2000002c 	.word	0x2000002c

080121a0 <__ascii_mbtowc>:
 80121a0:	b082      	sub	sp, #8
 80121a2:	b901      	cbnz	r1, 80121a6 <__ascii_mbtowc+0x6>
 80121a4:	a901      	add	r1, sp, #4
 80121a6:	b142      	cbz	r2, 80121ba <__ascii_mbtowc+0x1a>
 80121a8:	b14b      	cbz	r3, 80121be <__ascii_mbtowc+0x1e>
 80121aa:	7813      	ldrb	r3, [r2, #0]
 80121ac:	600b      	str	r3, [r1, #0]
 80121ae:	7812      	ldrb	r2, [r2, #0]
 80121b0:	1e10      	subs	r0, r2, #0
 80121b2:	bf18      	it	ne
 80121b4:	2001      	movne	r0, #1
 80121b6:	b002      	add	sp, #8
 80121b8:	4770      	bx	lr
 80121ba:	4610      	mov	r0, r2
 80121bc:	e7fb      	b.n	80121b6 <__ascii_mbtowc+0x16>
 80121be:	f06f 0001 	mvn.w	r0, #1
 80121c2:	e7f8      	b.n	80121b6 <__ascii_mbtowc+0x16>

080121c4 <_Balloc>:
 80121c4:	b570      	push	{r4, r5, r6, lr}
 80121c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80121c8:	4604      	mov	r4, r0
 80121ca:	460d      	mov	r5, r1
 80121cc:	b976      	cbnz	r6, 80121ec <_Balloc+0x28>
 80121ce:	2010      	movs	r0, #16
 80121d0:	f7ff ffde 	bl	8012190 <malloc>
 80121d4:	4602      	mov	r2, r0
 80121d6:	6260      	str	r0, [r4, #36]	; 0x24
 80121d8:	b920      	cbnz	r0, 80121e4 <_Balloc+0x20>
 80121da:	4b18      	ldr	r3, [pc, #96]	; (801223c <_Balloc+0x78>)
 80121dc:	4818      	ldr	r0, [pc, #96]	; (8012240 <_Balloc+0x7c>)
 80121de:	2166      	movs	r1, #102	; 0x66
 80121e0:	f000 ff90 	bl	8013104 <__assert_func>
 80121e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80121e8:	6006      	str	r6, [r0, #0]
 80121ea:	60c6      	str	r6, [r0, #12]
 80121ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80121ee:	68f3      	ldr	r3, [r6, #12]
 80121f0:	b183      	cbz	r3, 8012214 <_Balloc+0x50>
 80121f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80121f4:	68db      	ldr	r3, [r3, #12]
 80121f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80121fa:	b9b8      	cbnz	r0, 801222c <_Balloc+0x68>
 80121fc:	2101      	movs	r1, #1
 80121fe:	fa01 f605 	lsl.w	r6, r1, r5
 8012202:	1d72      	adds	r2, r6, #5
 8012204:	0092      	lsls	r2, r2, #2
 8012206:	4620      	mov	r0, r4
 8012208:	f000 fc9d 	bl	8012b46 <_calloc_r>
 801220c:	b160      	cbz	r0, 8012228 <_Balloc+0x64>
 801220e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012212:	e00e      	b.n	8012232 <_Balloc+0x6e>
 8012214:	2221      	movs	r2, #33	; 0x21
 8012216:	2104      	movs	r1, #4
 8012218:	4620      	mov	r0, r4
 801221a:	f000 fc94 	bl	8012b46 <_calloc_r>
 801221e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012220:	60f0      	str	r0, [r6, #12]
 8012222:	68db      	ldr	r3, [r3, #12]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d1e4      	bne.n	80121f2 <_Balloc+0x2e>
 8012228:	2000      	movs	r0, #0
 801222a:	bd70      	pop	{r4, r5, r6, pc}
 801222c:	6802      	ldr	r2, [r0, #0]
 801222e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012232:	2300      	movs	r3, #0
 8012234:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012238:	e7f7      	b.n	801222a <_Balloc+0x66>
 801223a:	bf00      	nop
 801223c:	08014b1e 	.word	0x08014b1e
 8012240:	08014c80 	.word	0x08014c80

08012244 <_Bfree>:
 8012244:	b570      	push	{r4, r5, r6, lr}
 8012246:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012248:	4605      	mov	r5, r0
 801224a:	460c      	mov	r4, r1
 801224c:	b976      	cbnz	r6, 801226c <_Bfree+0x28>
 801224e:	2010      	movs	r0, #16
 8012250:	f7ff ff9e 	bl	8012190 <malloc>
 8012254:	4602      	mov	r2, r0
 8012256:	6268      	str	r0, [r5, #36]	; 0x24
 8012258:	b920      	cbnz	r0, 8012264 <_Bfree+0x20>
 801225a:	4b09      	ldr	r3, [pc, #36]	; (8012280 <_Bfree+0x3c>)
 801225c:	4809      	ldr	r0, [pc, #36]	; (8012284 <_Bfree+0x40>)
 801225e:	218a      	movs	r1, #138	; 0x8a
 8012260:	f000 ff50 	bl	8013104 <__assert_func>
 8012264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012268:	6006      	str	r6, [r0, #0]
 801226a:	60c6      	str	r6, [r0, #12]
 801226c:	b13c      	cbz	r4, 801227e <_Bfree+0x3a>
 801226e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012270:	6862      	ldr	r2, [r4, #4]
 8012272:	68db      	ldr	r3, [r3, #12]
 8012274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012278:	6021      	str	r1, [r4, #0]
 801227a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801227e:	bd70      	pop	{r4, r5, r6, pc}
 8012280:	08014b1e 	.word	0x08014b1e
 8012284:	08014c80 	.word	0x08014c80

08012288 <__multadd>:
 8012288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801228c:	690d      	ldr	r5, [r1, #16]
 801228e:	4607      	mov	r7, r0
 8012290:	460c      	mov	r4, r1
 8012292:	461e      	mov	r6, r3
 8012294:	f101 0c14 	add.w	ip, r1, #20
 8012298:	2000      	movs	r0, #0
 801229a:	f8dc 3000 	ldr.w	r3, [ip]
 801229e:	b299      	uxth	r1, r3
 80122a0:	fb02 6101 	mla	r1, r2, r1, r6
 80122a4:	0c1e      	lsrs	r6, r3, #16
 80122a6:	0c0b      	lsrs	r3, r1, #16
 80122a8:	fb02 3306 	mla	r3, r2, r6, r3
 80122ac:	b289      	uxth	r1, r1
 80122ae:	3001      	adds	r0, #1
 80122b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80122b4:	4285      	cmp	r5, r0
 80122b6:	f84c 1b04 	str.w	r1, [ip], #4
 80122ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80122be:	dcec      	bgt.n	801229a <__multadd+0x12>
 80122c0:	b30e      	cbz	r6, 8012306 <__multadd+0x7e>
 80122c2:	68a3      	ldr	r3, [r4, #8]
 80122c4:	42ab      	cmp	r3, r5
 80122c6:	dc19      	bgt.n	80122fc <__multadd+0x74>
 80122c8:	6861      	ldr	r1, [r4, #4]
 80122ca:	4638      	mov	r0, r7
 80122cc:	3101      	adds	r1, #1
 80122ce:	f7ff ff79 	bl	80121c4 <_Balloc>
 80122d2:	4680      	mov	r8, r0
 80122d4:	b928      	cbnz	r0, 80122e2 <__multadd+0x5a>
 80122d6:	4602      	mov	r2, r0
 80122d8:	4b0c      	ldr	r3, [pc, #48]	; (801230c <__multadd+0x84>)
 80122da:	480d      	ldr	r0, [pc, #52]	; (8012310 <__multadd+0x88>)
 80122dc:	21b5      	movs	r1, #181	; 0xb5
 80122de:	f000 ff11 	bl	8013104 <__assert_func>
 80122e2:	6922      	ldr	r2, [r4, #16]
 80122e4:	3202      	adds	r2, #2
 80122e6:	f104 010c 	add.w	r1, r4, #12
 80122ea:	0092      	lsls	r2, r2, #2
 80122ec:	300c      	adds	r0, #12
 80122ee:	f7fc fe9d 	bl	800f02c <memcpy>
 80122f2:	4621      	mov	r1, r4
 80122f4:	4638      	mov	r0, r7
 80122f6:	f7ff ffa5 	bl	8012244 <_Bfree>
 80122fa:	4644      	mov	r4, r8
 80122fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012300:	3501      	adds	r5, #1
 8012302:	615e      	str	r6, [r3, #20]
 8012304:	6125      	str	r5, [r4, #16]
 8012306:	4620      	mov	r0, r4
 8012308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801230c:	08014b90 	.word	0x08014b90
 8012310:	08014c80 	.word	0x08014c80

08012314 <__s2b>:
 8012314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012318:	460c      	mov	r4, r1
 801231a:	4615      	mov	r5, r2
 801231c:	461f      	mov	r7, r3
 801231e:	2209      	movs	r2, #9
 8012320:	3308      	adds	r3, #8
 8012322:	4606      	mov	r6, r0
 8012324:	fb93 f3f2 	sdiv	r3, r3, r2
 8012328:	2100      	movs	r1, #0
 801232a:	2201      	movs	r2, #1
 801232c:	429a      	cmp	r2, r3
 801232e:	db09      	blt.n	8012344 <__s2b+0x30>
 8012330:	4630      	mov	r0, r6
 8012332:	f7ff ff47 	bl	80121c4 <_Balloc>
 8012336:	b940      	cbnz	r0, 801234a <__s2b+0x36>
 8012338:	4602      	mov	r2, r0
 801233a:	4b19      	ldr	r3, [pc, #100]	; (80123a0 <__s2b+0x8c>)
 801233c:	4819      	ldr	r0, [pc, #100]	; (80123a4 <__s2b+0x90>)
 801233e:	21ce      	movs	r1, #206	; 0xce
 8012340:	f000 fee0 	bl	8013104 <__assert_func>
 8012344:	0052      	lsls	r2, r2, #1
 8012346:	3101      	adds	r1, #1
 8012348:	e7f0      	b.n	801232c <__s2b+0x18>
 801234a:	9b08      	ldr	r3, [sp, #32]
 801234c:	6143      	str	r3, [r0, #20]
 801234e:	2d09      	cmp	r5, #9
 8012350:	f04f 0301 	mov.w	r3, #1
 8012354:	6103      	str	r3, [r0, #16]
 8012356:	dd16      	ble.n	8012386 <__s2b+0x72>
 8012358:	f104 0909 	add.w	r9, r4, #9
 801235c:	46c8      	mov	r8, r9
 801235e:	442c      	add	r4, r5
 8012360:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012364:	4601      	mov	r1, r0
 8012366:	3b30      	subs	r3, #48	; 0x30
 8012368:	220a      	movs	r2, #10
 801236a:	4630      	mov	r0, r6
 801236c:	f7ff ff8c 	bl	8012288 <__multadd>
 8012370:	45a0      	cmp	r8, r4
 8012372:	d1f5      	bne.n	8012360 <__s2b+0x4c>
 8012374:	f1a5 0408 	sub.w	r4, r5, #8
 8012378:	444c      	add	r4, r9
 801237a:	1b2d      	subs	r5, r5, r4
 801237c:	1963      	adds	r3, r4, r5
 801237e:	42bb      	cmp	r3, r7
 8012380:	db04      	blt.n	801238c <__s2b+0x78>
 8012382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012386:	340a      	adds	r4, #10
 8012388:	2509      	movs	r5, #9
 801238a:	e7f6      	b.n	801237a <__s2b+0x66>
 801238c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012390:	4601      	mov	r1, r0
 8012392:	3b30      	subs	r3, #48	; 0x30
 8012394:	220a      	movs	r2, #10
 8012396:	4630      	mov	r0, r6
 8012398:	f7ff ff76 	bl	8012288 <__multadd>
 801239c:	e7ee      	b.n	801237c <__s2b+0x68>
 801239e:	bf00      	nop
 80123a0:	08014b90 	.word	0x08014b90
 80123a4:	08014c80 	.word	0x08014c80

080123a8 <__hi0bits>:
 80123a8:	0c03      	lsrs	r3, r0, #16
 80123aa:	041b      	lsls	r3, r3, #16
 80123ac:	b9d3      	cbnz	r3, 80123e4 <__hi0bits+0x3c>
 80123ae:	0400      	lsls	r0, r0, #16
 80123b0:	2310      	movs	r3, #16
 80123b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80123b6:	bf04      	itt	eq
 80123b8:	0200      	lsleq	r0, r0, #8
 80123ba:	3308      	addeq	r3, #8
 80123bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80123c0:	bf04      	itt	eq
 80123c2:	0100      	lsleq	r0, r0, #4
 80123c4:	3304      	addeq	r3, #4
 80123c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80123ca:	bf04      	itt	eq
 80123cc:	0080      	lsleq	r0, r0, #2
 80123ce:	3302      	addeq	r3, #2
 80123d0:	2800      	cmp	r0, #0
 80123d2:	db05      	blt.n	80123e0 <__hi0bits+0x38>
 80123d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80123d8:	f103 0301 	add.w	r3, r3, #1
 80123dc:	bf08      	it	eq
 80123de:	2320      	moveq	r3, #32
 80123e0:	4618      	mov	r0, r3
 80123e2:	4770      	bx	lr
 80123e4:	2300      	movs	r3, #0
 80123e6:	e7e4      	b.n	80123b2 <__hi0bits+0xa>

080123e8 <__lo0bits>:
 80123e8:	6803      	ldr	r3, [r0, #0]
 80123ea:	f013 0207 	ands.w	r2, r3, #7
 80123ee:	4601      	mov	r1, r0
 80123f0:	d00b      	beq.n	801240a <__lo0bits+0x22>
 80123f2:	07da      	lsls	r2, r3, #31
 80123f4:	d423      	bmi.n	801243e <__lo0bits+0x56>
 80123f6:	0798      	lsls	r0, r3, #30
 80123f8:	bf49      	itett	mi
 80123fa:	085b      	lsrmi	r3, r3, #1
 80123fc:	089b      	lsrpl	r3, r3, #2
 80123fe:	2001      	movmi	r0, #1
 8012400:	600b      	strmi	r3, [r1, #0]
 8012402:	bf5c      	itt	pl
 8012404:	600b      	strpl	r3, [r1, #0]
 8012406:	2002      	movpl	r0, #2
 8012408:	4770      	bx	lr
 801240a:	b298      	uxth	r0, r3
 801240c:	b9a8      	cbnz	r0, 801243a <__lo0bits+0x52>
 801240e:	0c1b      	lsrs	r3, r3, #16
 8012410:	2010      	movs	r0, #16
 8012412:	b2da      	uxtb	r2, r3
 8012414:	b90a      	cbnz	r2, 801241a <__lo0bits+0x32>
 8012416:	3008      	adds	r0, #8
 8012418:	0a1b      	lsrs	r3, r3, #8
 801241a:	071a      	lsls	r2, r3, #28
 801241c:	bf04      	itt	eq
 801241e:	091b      	lsreq	r3, r3, #4
 8012420:	3004      	addeq	r0, #4
 8012422:	079a      	lsls	r2, r3, #30
 8012424:	bf04      	itt	eq
 8012426:	089b      	lsreq	r3, r3, #2
 8012428:	3002      	addeq	r0, #2
 801242a:	07da      	lsls	r2, r3, #31
 801242c:	d403      	bmi.n	8012436 <__lo0bits+0x4e>
 801242e:	085b      	lsrs	r3, r3, #1
 8012430:	f100 0001 	add.w	r0, r0, #1
 8012434:	d005      	beq.n	8012442 <__lo0bits+0x5a>
 8012436:	600b      	str	r3, [r1, #0]
 8012438:	4770      	bx	lr
 801243a:	4610      	mov	r0, r2
 801243c:	e7e9      	b.n	8012412 <__lo0bits+0x2a>
 801243e:	2000      	movs	r0, #0
 8012440:	4770      	bx	lr
 8012442:	2020      	movs	r0, #32
 8012444:	4770      	bx	lr
	...

08012448 <__i2b>:
 8012448:	b510      	push	{r4, lr}
 801244a:	460c      	mov	r4, r1
 801244c:	2101      	movs	r1, #1
 801244e:	f7ff feb9 	bl	80121c4 <_Balloc>
 8012452:	4602      	mov	r2, r0
 8012454:	b928      	cbnz	r0, 8012462 <__i2b+0x1a>
 8012456:	4b05      	ldr	r3, [pc, #20]	; (801246c <__i2b+0x24>)
 8012458:	4805      	ldr	r0, [pc, #20]	; (8012470 <__i2b+0x28>)
 801245a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801245e:	f000 fe51 	bl	8013104 <__assert_func>
 8012462:	2301      	movs	r3, #1
 8012464:	6144      	str	r4, [r0, #20]
 8012466:	6103      	str	r3, [r0, #16]
 8012468:	bd10      	pop	{r4, pc}
 801246a:	bf00      	nop
 801246c:	08014b90 	.word	0x08014b90
 8012470:	08014c80 	.word	0x08014c80

08012474 <__multiply>:
 8012474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012478:	4691      	mov	r9, r2
 801247a:	690a      	ldr	r2, [r1, #16]
 801247c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012480:	429a      	cmp	r2, r3
 8012482:	bfb8      	it	lt
 8012484:	460b      	movlt	r3, r1
 8012486:	460c      	mov	r4, r1
 8012488:	bfbc      	itt	lt
 801248a:	464c      	movlt	r4, r9
 801248c:	4699      	movlt	r9, r3
 801248e:	6927      	ldr	r7, [r4, #16]
 8012490:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012494:	68a3      	ldr	r3, [r4, #8]
 8012496:	6861      	ldr	r1, [r4, #4]
 8012498:	eb07 060a 	add.w	r6, r7, sl
 801249c:	42b3      	cmp	r3, r6
 801249e:	b085      	sub	sp, #20
 80124a0:	bfb8      	it	lt
 80124a2:	3101      	addlt	r1, #1
 80124a4:	f7ff fe8e 	bl	80121c4 <_Balloc>
 80124a8:	b930      	cbnz	r0, 80124b8 <__multiply+0x44>
 80124aa:	4602      	mov	r2, r0
 80124ac:	4b44      	ldr	r3, [pc, #272]	; (80125c0 <__multiply+0x14c>)
 80124ae:	4845      	ldr	r0, [pc, #276]	; (80125c4 <__multiply+0x150>)
 80124b0:	f240 115d 	movw	r1, #349	; 0x15d
 80124b4:	f000 fe26 	bl	8013104 <__assert_func>
 80124b8:	f100 0514 	add.w	r5, r0, #20
 80124bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80124c0:	462b      	mov	r3, r5
 80124c2:	2200      	movs	r2, #0
 80124c4:	4543      	cmp	r3, r8
 80124c6:	d321      	bcc.n	801250c <__multiply+0x98>
 80124c8:	f104 0314 	add.w	r3, r4, #20
 80124cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80124d0:	f109 0314 	add.w	r3, r9, #20
 80124d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80124d8:	9202      	str	r2, [sp, #8]
 80124da:	1b3a      	subs	r2, r7, r4
 80124dc:	3a15      	subs	r2, #21
 80124de:	f022 0203 	bic.w	r2, r2, #3
 80124e2:	3204      	adds	r2, #4
 80124e4:	f104 0115 	add.w	r1, r4, #21
 80124e8:	428f      	cmp	r7, r1
 80124ea:	bf38      	it	cc
 80124ec:	2204      	movcc	r2, #4
 80124ee:	9201      	str	r2, [sp, #4]
 80124f0:	9a02      	ldr	r2, [sp, #8]
 80124f2:	9303      	str	r3, [sp, #12]
 80124f4:	429a      	cmp	r2, r3
 80124f6:	d80c      	bhi.n	8012512 <__multiply+0x9e>
 80124f8:	2e00      	cmp	r6, #0
 80124fa:	dd03      	ble.n	8012504 <__multiply+0x90>
 80124fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012500:	2b00      	cmp	r3, #0
 8012502:	d05a      	beq.n	80125ba <__multiply+0x146>
 8012504:	6106      	str	r6, [r0, #16]
 8012506:	b005      	add	sp, #20
 8012508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801250c:	f843 2b04 	str.w	r2, [r3], #4
 8012510:	e7d8      	b.n	80124c4 <__multiply+0x50>
 8012512:	f8b3 a000 	ldrh.w	sl, [r3]
 8012516:	f1ba 0f00 	cmp.w	sl, #0
 801251a:	d024      	beq.n	8012566 <__multiply+0xf2>
 801251c:	f104 0e14 	add.w	lr, r4, #20
 8012520:	46a9      	mov	r9, r5
 8012522:	f04f 0c00 	mov.w	ip, #0
 8012526:	f85e 2b04 	ldr.w	r2, [lr], #4
 801252a:	f8d9 1000 	ldr.w	r1, [r9]
 801252e:	fa1f fb82 	uxth.w	fp, r2
 8012532:	b289      	uxth	r1, r1
 8012534:	fb0a 110b 	mla	r1, sl, fp, r1
 8012538:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801253c:	f8d9 2000 	ldr.w	r2, [r9]
 8012540:	4461      	add	r1, ip
 8012542:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012546:	fb0a c20b 	mla	r2, sl, fp, ip
 801254a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801254e:	b289      	uxth	r1, r1
 8012550:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012554:	4577      	cmp	r7, lr
 8012556:	f849 1b04 	str.w	r1, [r9], #4
 801255a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801255e:	d8e2      	bhi.n	8012526 <__multiply+0xb2>
 8012560:	9a01      	ldr	r2, [sp, #4]
 8012562:	f845 c002 	str.w	ip, [r5, r2]
 8012566:	9a03      	ldr	r2, [sp, #12]
 8012568:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801256c:	3304      	adds	r3, #4
 801256e:	f1b9 0f00 	cmp.w	r9, #0
 8012572:	d020      	beq.n	80125b6 <__multiply+0x142>
 8012574:	6829      	ldr	r1, [r5, #0]
 8012576:	f104 0c14 	add.w	ip, r4, #20
 801257a:	46ae      	mov	lr, r5
 801257c:	f04f 0a00 	mov.w	sl, #0
 8012580:	f8bc b000 	ldrh.w	fp, [ip]
 8012584:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012588:	fb09 220b 	mla	r2, r9, fp, r2
 801258c:	4492      	add	sl, r2
 801258e:	b289      	uxth	r1, r1
 8012590:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012594:	f84e 1b04 	str.w	r1, [lr], #4
 8012598:	f85c 2b04 	ldr.w	r2, [ip], #4
 801259c:	f8be 1000 	ldrh.w	r1, [lr]
 80125a0:	0c12      	lsrs	r2, r2, #16
 80125a2:	fb09 1102 	mla	r1, r9, r2, r1
 80125a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80125aa:	4567      	cmp	r7, ip
 80125ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80125b0:	d8e6      	bhi.n	8012580 <__multiply+0x10c>
 80125b2:	9a01      	ldr	r2, [sp, #4]
 80125b4:	50a9      	str	r1, [r5, r2]
 80125b6:	3504      	adds	r5, #4
 80125b8:	e79a      	b.n	80124f0 <__multiply+0x7c>
 80125ba:	3e01      	subs	r6, #1
 80125bc:	e79c      	b.n	80124f8 <__multiply+0x84>
 80125be:	bf00      	nop
 80125c0:	08014b90 	.word	0x08014b90
 80125c4:	08014c80 	.word	0x08014c80

080125c8 <__pow5mult>:
 80125c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125cc:	4615      	mov	r5, r2
 80125ce:	f012 0203 	ands.w	r2, r2, #3
 80125d2:	4606      	mov	r6, r0
 80125d4:	460f      	mov	r7, r1
 80125d6:	d007      	beq.n	80125e8 <__pow5mult+0x20>
 80125d8:	4c25      	ldr	r4, [pc, #148]	; (8012670 <__pow5mult+0xa8>)
 80125da:	3a01      	subs	r2, #1
 80125dc:	2300      	movs	r3, #0
 80125de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80125e2:	f7ff fe51 	bl	8012288 <__multadd>
 80125e6:	4607      	mov	r7, r0
 80125e8:	10ad      	asrs	r5, r5, #2
 80125ea:	d03d      	beq.n	8012668 <__pow5mult+0xa0>
 80125ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80125ee:	b97c      	cbnz	r4, 8012610 <__pow5mult+0x48>
 80125f0:	2010      	movs	r0, #16
 80125f2:	f7ff fdcd 	bl	8012190 <malloc>
 80125f6:	4602      	mov	r2, r0
 80125f8:	6270      	str	r0, [r6, #36]	; 0x24
 80125fa:	b928      	cbnz	r0, 8012608 <__pow5mult+0x40>
 80125fc:	4b1d      	ldr	r3, [pc, #116]	; (8012674 <__pow5mult+0xac>)
 80125fe:	481e      	ldr	r0, [pc, #120]	; (8012678 <__pow5mult+0xb0>)
 8012600:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012604:	f000 fd7e 	bl	8013104 <__assert_func>
 8012608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801260c:	6004      	str	r4, [r0, #0]
 801260e:	60c4      	str	r4, [r0, #12]
 8012610:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012618:	b94c      	cbnz	r4, 801262e <__pow5mult+0x66>
 801261a:	f240 2171 	movw	r1, #625	; 0x271
 801261e:	4630      	mov	r0, r6
 8012620:	f7ff ff12 	bl	8012448 <__i2b>
 8012624:	2300      	movs	r3, #0
 8012626:	f8c8 0008 	str.w	r0, [r8, #8]
 801262a:	4604      	mov	r4, r0
 801262c:	6003      	str	r3, [r0, #0]
 801262e:	f04f 0900 	mov.w	r9, #0
 8012632:	07eb      	lsls	r3, r5, #31
 8012634:	d50a      	bpl.n	801264c <__pow5mult+0x84>
 8012636:	4639      	mov	r1, r7
 8012638:	4622      	mov	r2, r4
 801263a:	4630      	mov	r0, r6
 801263c:	f7ff ff1a 	bl	8012474 <__multiply>
 8012640:	4639      	mov	r1, r7
 8012642:	4680      	mov	r8, r0
 8012644:	4630      	mov	r0, r6
 8012646:	f7ff fdfd 	bl	8012244 <_Bfree>
 801264a:	4647      	mov	r7, r8
 801264c:	106d      	asrs	r5, r5, #1
 801264e:	d00b      	beq.n	8012668 <__pow5mult+0xa0>
 8012650:	6820      	ldr	r0, [r4, #0]
 8012652:	b938      	cbnz	r0, 8012664 <__pow5mult+0x9c>
 8012654:	4622      	mov	r2, r4
 8012656:	4621      	mov	r1, r4
 8012658:	4630      	mov	r0, r6
 801265a:	f7ff ff0b 	bl	8012474 <__multiply>
 801265e:	6020      	str	r0, [r4, #0]
 8012660:	f8c0 9000 	str.w	r9, [r0]
 8012664:	4604      	mov	r4, r0
 8012666:	e7e4      	b.n	8012632 <__pow5mult+0x6a>
 8012668:	4638      	mov	r0, r7
 801266a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801266e:	bf00      	nop
 8012670:	08014dd0 	.word	0x08014dd0
 8012674:	08014b1e 	.word	0x08014b1e
 8012678:	08014c80 	.word	0x08014c80

0801267c <__lshift>:
 801267c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012680:	460c      	mov	r4, r1
 8012682:	6849      	ldr	r1, [r1, #4]
 8012684:	6923      	ldr	r3, [r4, #16]
 8012686:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801268a:	68a3      	ldr	r3, [r4, #8]
 801268c:	4607      	mov	r7, r0
 801268e:	4691      	mov	r9, r2
 8012690:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012694:	f108 0601 	add.w	r6, r8, #1
 8012698:	42b3      	cmp	r3, r6
 801269a:	db0b      	blt.n	80126b4 <__lshift+0x38>
 801269c:	4638      	mov	r0, r7
 801269e:	f7ff fd91 	bl	80121c4 <_Balloc>
 80126a2:	4605      	mov	r5, r0
 80126a4:	b948      	cbnz	r0, 80126ba <__lshift+0x3e>
 80126a6:	4602      	mov	r2, r0
 80126a8:	4b2a      	ldr	r3, [pc, #168]	; (8012754 <__lshift+0xd8>)
 80126aa:	482b      	ldr	r0, [pc, #172]	; (8012758 <__lshift+0xdc>)
 80126ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80126b0:	f000 fd28 	bl	8013104 <__assert_func>
 80126b4:	3101      	adds	r1, #1
 80126b6:	005b      	lsls	r3, r3, #1
 80126b8:	e7ee      	b.n	8012698 <__lshift+0x1c>
 80126ba:	2300      	movs	r3, #0
 80126bc:	f100 0114 	add.w	r1, r0, #20
 80126c0:	f100 0210 	add.w	r2, r0, #16
 80126c4:	4618      	mov	r0, r3
 80126c6:	4553      	cmp	r3, sl
 80126c8:	db37      	blt.n	801273a <__lshift+0xbe>
 80126ca:	6920      	ldr	r0, [r4, #16]
 80126cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80126d0:	f104 0314 	add.w	r3, r4, #20
 80126d4:	f019 091f 	ands.w	r9, r9, #31
 80126d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80126dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80126e0:	d02f      	beq.n	8012742 <__lshift+0xc6>
 80126e2:	f1c9 0e20 	rsb	lr, r9, #32
 80126e6:	468a      	mov	sl, r1
 80126e8:	f04f 0c00 	mov.w	ip, #0
 80126ec:	681a      	ldr	r2, [r3, #0]
 80126ee:	fa02 f209 	lsl.w	r2, r2, r9
 80126f2:	ea42 020c 	orr.w	r2, r2, ip
 80126f6:	f84a 2b04 	str.w	r2, [sl], #4
 80126fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80126fe:	4298      	cmp	r0, r3
 8012700:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012704:	d8f2      	bhi.n	80126ec <__lshift+0x70>
 8012706:	1b03      	subs	r3, r0, r4
 8012708:	3b15      	subs	r3, #21
 801270a:	f023 0303 	bic.w	r3, r3, #3
 801270e:	3304      	adds	r3, #4
 8012710:	f104 0215 	add.w	r2, r4, #21
 8012714:	4290      	cmp	r0, r2
 8012716:	bf38      	it	cc
 8012718:	2304      	movcc	r3, #4
 801271a:	f841 c003 	str.w	ip, [r1, r3]
 801271e:	f1bc 0f00 	cmp.w	ip, #0
 8012722:	d001      	beq.n	8012728 <__lshift+0xac>
 8012724:	f108 0602 	add.w	r6, r8, #2
 8012728:	3e01      	subs	r6, #1
 801272a:	4638      	mov	r0, r7
 801272c:	612e      	str	r6, [r5, #16]
 801272e:	4621      	mov	r1, r4
 8012730:	f7ff fd88 	bl	8012244 <_Bfree>
 8012734:	4628      	mov	r0, r5
 8012736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801273a:	f842 0f04 	str.w	r0, [r2, #4]!
 801273e:	3301      	adds	r3, #1
 8012740:	e7c1      	b.n	80126c6 <__lshift+0x4a>
 8012742:	3904      	subs	r1, #4
 8012744:	f853 2b04 	ldr.w	r2, [r3], #4
 8012748:	f841 2f04 	str.w	r2, [r1, #4]!
 801274c:	4298      	cmp	r0, r3
 801274e:	d8f9      	bhi.n	8012744 <__lshift+0xc8>
 8012750:	e7ea      	b.n	8012728 <__lshift+0xac>
 8012752:	bf00      	nop
 8012754:	08014b90 	.word	0x08014b90
 8012758:	08014c80 	.word	0x08014c80

0801275c <__mcmp>:
 801275c:	b530      	push	{r4, r5, lr}
 801275e:	6902      	ldr	r2, [r0, #16]
 8012760:	690c      	ldr	r4, [r1, #16]
 8012762:	1b12      	subs	r2, r2, r4
 8012764:	d10e      	bne.n	8012784 <__mcmp+0x28>
 8012766:	f100 0314 	add.w	r3, r0, #20
 801276a:	3114      	adds	r1, #20
 801276c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012770:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012774:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012778:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801277c:	42a5      	cmp	r5, r4
 801277e:	d003      	beq.n	8012788 <__mcmp+0x2c>
 8012780:	d305      	bcc.n	801278e <__mcmp+0x32>
 8012782:	2201      	movs	r2, #1
 8012784:	4610      	mov	r0, r2
 8012786:	bd30      	pop	{r4, r5, pc}
 8012788:	4283      	cmp	r3, r0
 801278a:	d3f3      	bcc.n	8012774 <__mcmp+0x18>
 801278c:	e7fa      	b.n	8012784 <__mcmp+0x28>
 801278e:	f04f 32ff 	mov.w	r2, #4294967295
 8012792:	e7f7      	b.n	8012784 <__mcmp+0x28>

08012794 <__mdiff>:
 8012794:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012798:	460c      	mov	r4, r1
 801279a:	4606      	mov	r6, r0
 801279c:	4611      	mov	r1, r2
 801279e:	4620      	mov	r0, r4
 80127a0:	4690      	mov	r8, r2
 80127a2:	f7ff ffdb 	bl	801275c <__mcmp>
 80127a6:	1e05      	subs	r5, r0, #0
 80127a8:	d110      	bne.n	80127cc <__mdiff+0x38>
 80127aa:	4629      	mov	r1, r5
 80127ac:	4630      	mov	r0, r6
 80127ae:	f7ff fd09 	bl	80121c4 <_Balloc>
 80127b2:	b930      	cbnz	r0, 80127c2 <__mdiff+0x2e>
 80127b4:	4b3a      	ldr	r3, [pc, #232]	; (80128a0 <__mdiff+0x10c>)
 80127b6:	4602      	mov	r2, r0
 80127b8:	f240 2132 	movw	r1, #562	; 0x232
 80127bc:	4839      	ldr	r0, [pc, #228]	; (80128a4 <__mdiff+0x110>)
 80127be:	f000 fca1 	bl	8013104 <__assert_func>
 80127c2:	2301      	movs	r3, #1
 80127c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80127c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127cc:	bfa4      	itt	ge
 80127ce:	4643      	movge	r3, r8
 80127d0:	46a0      	movge	r8, r4
 80127d2:	4630      	mov	r0, r6
 80127d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80127d8:	bfa6      	itte	ge
 80127da:	461c      	movge	r4, r3
 80127dc:	2500      	movge	r5, #0
 80127de:	2501      	movlt	r5, #1
 80127e0:	f7ff fcf0 	bl	80121c4 <_Balloc>
 80127e4:	b920      	cbnz	r0, 80127f0 <__mdiff+0x5c>
 80127e6:	4b2e      	ldr	r3, [pc, #184]	; (80128a0 <__mdiff+0x10c>)
 80127e8:	4602      	mov	r2, r0
 80127ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80127ee:	e7e5      	b.n	80127bc <__mdiff+0x28>
 80127f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80127f4:	6926      	ldr	r6, [r4, #16]
 80127f6:	60c5      	str	r5, [r0, #12]
 80127f8:	f104 0914 	add.w	r9, r4, #20
 80127fc:	f108 0514 	add.w	r5, r8, #20
 8012800:	f100 0e14 	add.w	lr, r0, #20
 8012804:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012808:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801280c:	f108 0210 	add.w	r2, r8, #16
 8012810:	46f2      	mov	sl, lr
 8012812:	2100      	movs	r1, #0
 8012814:	f859 3b04 	ldr.w	r3, [r9], #4
 8012818:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801281c:	fa1f f883 	uxth.w	r8, r3
 8012820:	fa11 f18b 	uxtah	r1, r1, fp
 8012824:	0c1b      	lsrs	r3, r3, #16
 8012826:	eba1 0808 	sub.w	r8, r1, r8
 801282a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801282e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012832:	fa1f f888 	uxth.w	r8, r8
 8012836:	1419      	asrs	r1, r3, #16
 8012838:	454e      	cmp	r6, r9
 801283a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801283e:	f84a 3b04 	str.w	r3, [sl], #4
 8012842:	d8e7      	bhi.n	8012814 <__mdiff+0x80>
 8012844:	1b33      	subs	r3, r6, r4
 8012846:	3b15      	subs	r3, #21
 8012848:	f023 0303 	bic.w	r3, r3, #3
 801284c:	3304      	adds	r3, #4
 801284e:	3415      	adds	r4, #21
 8012850:	42a6      	cmp	r6, r4
 8012852:	bf38      	it	cc
 8012854:	2304      	movcc	r3, #4
 8012856:	441d      	add	r5, r3
 8012858:	4473      	add	r3, lr
 801285a:	469e      	mov	lr, r3
 801285c:	462e      	mov	r6, r5
 801285e:	4566      	cmp	r6, ip
 8012860:	d30e      	bcc.n	8012880 <__mdiff+0xec>
 8012862:	f10c 0203 	add.w	r2, ip, #3
 8012866:	1b52      	subs	r2, r2, r5
 8012868:	f022 0203 	bic.w	r2, r2, #3
 801286c:	3d03      	subs	r5, #3
 801286e:	45ac      	cmp	ip, r5
 8012870:	bf38      	it	cc
 8012872:	2200      	movcc	r2, #0
 8012874:	441a      	add	r2, r3
 8012876:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801287a:	b17b      	cbz	r3, 801289c <__mdiff+0x108>
 801287c:	6107      	str	r7, [r0, #16]
 801287e:	e7a3      	b.n	80127c8 <__mdiff+0x34>
 8012880:	f856 8b04 	ldr.w	r8, [r6], #4
 8012884:	fa11 f288 	uxtah	r2, r1, r8
 8012888:	1414      	asrs	r4, r2, #16
 801288a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801288e:	b292      	uxth	r2, r2
 8012890:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012894:	f84e 2b04 	str.w	r2, [lr], #4
 8012898:	1421      	asrs	r1, r4, #16
 801289a:	e7e0      	b.n	801285e <__mdiff+0xca>
 801289c:	3f01      	subs	r7, #1
 801289e:	e7ea      	b.n	8012876 <__mdiff+0xe2>
 80128a0:	08014b90 	.word	0x08014b90
 80128a4:	08014c80 	.word	0x08014c80

080128a8 <__ulp>:
 80128a8:	b082      	sub	sp, #8
 80128aa:	ed8d 0b00 	vstr	d0, [sp]
 80128ae:	9b01      	ldr	r3, [sp, #4]
 80128b0:	4912      	ldr	r1, [pc, #72]	; (80128fc <__ulp+0x54>)
 80128b2:	4019      	ands	r1, r3
 80128b4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80128b8:	2900      	cmp	r1, #0
 80128ba:	dd05      	ble.n	80128c8 <__ulp+0x20>
 80128bc:	2200      	movs	r2, #0
 80128be:	460b      	mov	r3, r1
 80128c0:	ec43 2b10 	vmov	d0, r2, r3
 80128c4:	b002      	add	sp, #8
 80128c6:	4770      	bx	lr
 80128c8:	4249      	negs	r1, r1
 80128ca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80128ce:	ea4f 5021 	mov.w	r0, r1, asr #20
 80128d2:	f04f 0200 	mov.w	r2, #0
 80128d6:	f04f 0300 	mov.w	r3, #0
 80128da:	da04      	bge.n	80128e6 <__ulp+0x3e>
 80128dc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80128e0:	fa41 f300 	asr.w	r3, r1, r0
 80128e4:	e7ec      	b.n	80128c0 <__ulp+0x18>
 80128e6:	f1a0 0114 	sub.w	r1, r0, #20
 80128ea:	291e      	cmp	r1, #30
 80128ec:	bfda      	itte	le
 80128ee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80128f2:	fa20 f101 	lsrle.w	r1, r0, r1
 80128f6:	2101      	movgt	r1, #1
 80128f8:	460a      	mov	r2, r1
 80128fa:	e7e1      	b.n	80128c0 <__ulp+0x18>
 80128fc:	7ff00000 	.word	0x7ff00000

08012900 <__b2d>:
 8012900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012902:	6905      	ldr	r5, [r0, #16]
 8012904:	f100 0714 	add.w	r7, r0, #20
 8012908:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801290c:	1f2e      	subs	r6, r5, #4
 801290e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012912:	4620      	mov	r0, r4
 8012914:	f7ff fd48 	bl	80123a8 <__hi0bits>
 8012918:	f1c0 0320 	rsb	r3, r0, #32
 801291c:	280a      	cmp	r0, #10
 801291e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801299c <__b2d+0x9c>
 8012922:	600b      	str	r3, [r1, #0]
 8012924:	dc14      	bgt.n	8012950 <__b2d+0x50>
 8012926:	f1c0 0e0b 	rsb	lr, r0, #11
 801292a:	fa24 f10e 	lsr.w	r1, r4, lr
 801292e:	42b7      	cmp	r7, r6
 8012930:	ea41 030c 	orr.w	r3, r1, ip
 8012934:	bf34      	ite	cc
 8012936:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801293a:	2100      	movcs	r1, #0
 801293c:	3015      	adds	r0, #21
 801293e:	fa04 f000 	lsl.w	r0, r4, r0
 8012942:	fa21 f10e 	lsr.w	r1, r1, lr
 8012946:	ea40 0201 	orr.w	r2, r0, r1
 801294a:	ec43 2b10 	vmov	d0, r2, r3
 801294e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012950:	42b7      	cmp	r7, r6
 8012952:	bf3a      	itte	cc
 8012954:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012958:	f1a5 0608 	subcc.w	r6, r5, #8
 801295c:	2100      	movcs	r1, #0
 801295e:	380b      	subs	r0, #11
 8012960:	d017      	beq.n	8012992 <__b2d+0x92>
 8012962:	f1c0 0c20 	rsb	ip, r0, #32
 8012966:	fa04 f500 	lsl.w	r5, r4, r0
 801296a:	42be      	cmp	r6, r7
 801296c:	fa21 f40c 	lsr.w	r4, r1, ip
 8012970:	ea45 0504 	orr.w	r5, r5, r4
 8012974:	bf8c      	ite	hi
 8012976:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801297a:	2400      	movls	r4, #0
 801297c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012980:	fa01 f000 	lsl.w	r0, r1, r0
 8012984:	fa24 f40c 	lsr.w	r4, r4, ip
 8012988:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801298c:	ea40 0204 	orr.w	r2, r0, r4
 8012990:	e7db      	b.n	801294a <__b2d+0x4a>
 8012992:	ea44 030c 	orr.w	r3, r4, ip
 8012996:	460a      	mov	r2, r1
 8012998:	e7d7      	b.n	801294a <__b2d+0x4a>
 801299a:	bf00      	nop
 801299c:	3ff00000 	.word	0x3ff00000

080129a0 <__d2b>:
 80129a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80129a4:	4689      	mov	r9, r1
 80129a6:	2101      	movs	r1, #1
 80129a8:	ec57 6b10 	vmov	r6, r7, d0
 80129ac:	4690      	mov	r8, r2
 80129ae:	f7ff fc09 	bl	80121c4 <_Balloc>
 80129b2:	4604      	mov	r4, r0
 80129b4:	b930      	cbnz	r0, 80129c4 <__d2b+0x24>
 80129b6:	4602      	mov	r2, r0
 80129b8:	4b25      	ldr	r3, [pc, #148]	; (8012a50 <__d2b+0xb0>)
 80129ba:	4826      	ldr	r0, [pc, #152]	; (8012a54 <__d2b+0xb4>)
 80129bc:	f240 310a 	movw	r1, #778	; 0x30a
 80129c0:	f000 fba0 	bl	8013104 <__assert_func>
 80129c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80129c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80129cc:	bb35      	cbnz	r5, 8012a1c <__d2b+0x7c>
 80129ce:	2e00      	cmp	r6, #0
 80129d0:	9301      	str	r3, [sp, #4]
 80129d2:	d028      	beq.n	8012a26 <__d2b+0x86>
 80129d4:	4668      	mov	r0, sp
 80129d6:	9600      	str	r6, [sp, #0]
 80129d8:	f7ff fd06 	bl	80123e8 <__lo0bits>
 80129dc:	9900      	ldr	r1, [sp, #0]
 80129de:	b300      	cbz	r0, 8012a22 <__d2b+0x82>
 80129e0:	9a01      	ldr	r2, [sp, #4]
 80129e2:	f1c0 0320 	rsb	r3, r0, #32
 80129e6:	fa02 f303 	lsl.w	r3, r2, r3
 80129ea:	430b      	orrs	r3, r1
 80129ec:	40c2      	lsrs	r2, r0
 80129ee:	6163      	str	r3, [r4, #20]
 80129f0:	9201      	str	r2, [sp, #4]
 80129f2:	9b01      	ldr	r3, [sp, #4]
 80129f4:	61a3      	str	r3, [r4, #24]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	bf14      	ite	ne
 80129fa:	2202      	movne	r2, #2
 80129fc:	2201      	moveq	r2, #1
 80129fe:	6122      	str	r2, [r4, #16]
 8012a00:	b1d5      	cbz	r5, 8012a38 <__d2b+0x98>
 8012a02:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012a06:	4405      	add	r5, r0
 8012a08:	f8c9 5000 	str.w	r5, [r9]
 8012a0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012a10:	f8c8 0000 	str.w	r0, [r8]
 8012a14:	4620      	mov	r0, r4
 8012a16:	b003      	add	sp, #12
 8012a18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012a20:	e7d5      	b.n	80129ce <__d2b+0x2e>
 8012a22:	6161      	str	r1, [r4, #20]
 8012a24:	e7e5      	b.n	80129f2 <__d2b+0x52>
 8012a26:	a801      	add	r0, sp, #4
 8012a28:	f7ff fcde 	bl	80123e8 <__lo0bits>
 8012a2c:	9b01      	ldr	r3, [sp, #4]
 8012a2e:	6163      	str	r3, [r4, #20]
 8012a30:	2201      	movs	r2, #1
 8012a32:	6122      	str	r2, [r4, #16]
 8012a34:	3020      	adds	r0, #32
 8012a36:	e7e3      	b.n	8012a00 <__d2b+0x60>
 8012a38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012a3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012a40:	f8c9 0000 	str.w	r0, [r9]
 8012a44:	6918      	ldr	r0, [r3, #16]
 8012a46:	f7ff fcaf 	bl	80123a8 <__hi0bits>
 8012a4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a4e:	e7df      	b.n	8012a10 <__d2b+0x70>
 8012a50:	08014b90 	.word	0x08014b90
 8012a54:	08014c80 	.word	0x08014c80

08012a58 <__ratio>:
 8012a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a5c:	4688      	mov	r8, r1
 8012a5e:	4669      	mov	r1, sp
 8012a60:	4681      	mov	r9, r0
 8012a62:	f7ff ff4d 	bl	8012900 <__b2d>
 8012a66:	a901      	add	r1, sp, #4
 8012a68:	4640      	mov	r0, r8
 8012a6a:	ec55 4b10 	vmov	r4, r5, d0
 8012a6e:	f7ff ff47 	bl	8012900 <__b2d>
 8012a72:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012a76:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012a7a:	eba3 0c02 	sub.w	ip, r3, r2
 8012a7e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012a82:	1a9b      	subs	r3, r3, r2
 8012a84:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012a88:	ec51 0b10 	vmov	r0, r1, d0
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	bfd6      	itet	le
 8012a90:	460a      	movle	r2, r1
 8012a92:	462a      	movgt	r2, r5
 8012a94:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012a98:	468b      	mov	fp, r1
 8012a9a:	462f      	mov	r7, r5
 8012a9c:	bfd4      	ite	le
 8012a9e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012aa2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012aa6:	4620      	mov	r0, r4
 8012aa8:	ee10 2a10 	vmov	r2, s0
 8012aac:	465b      	mov	r3, fp
 8012aae:	4639      	mov	r1, r7
 8012ab0:	f7ed fef4 	bl	800089c <__aeabi_ddiv>
 8012ab4:	ec41 0b10 	vmov	d0, r0, r1
 8012ab8:	b003      	add	sp, #12
 8012aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012abe <__copybits>:
 8012abe:	3901      	subs	r1, #1
 8012ac0:	b570      	push	{r4, r5, r6, lr}
 8012ac2:	1149      	asrs	r1, r1, #5
 8012ac4:	6914      	ldr	r4, [r2, #16]
 8012ac6:	3101      	adds	r1, #1
 8012ac8:	f102 0314 	add.w	r3, r2, #20
 8012acc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012ad0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012ad4:	1f05      	subs	r5, r0, #4
 8012ad6:	42a3      	cmp	r3, r4
 8012ad8:	d30c      	bcc.n	8012af4 <__copybits+0x36>
 8012ada:	1aa3      	subs	r3, r4, r2
 8012adc:	3b11      	subs	r3, #17
 8012ade:	f023 0303 	bic.w	r3, r3, #3
 8012ae2:	3211      	adds	r2, #17
 8012ae4:	42a2      	cmp	r2, r4
 8012ae6:	bf88      	it	hi
 8012ae8:	2300      	movhi	r3, #0
 8012aea:	4418      	add	r0, r3
 8012aec:	2300      	movs	r3, #0
 8012aee:	4288      	cmp	r0, r1
 8012af0:	d305      	bcc.n	8012afe <__copybits+0x40>
 8012af2:	bd70      	pop	{r4, r5, r6, pc}
 8012af4:	f853 6b04 	ldr.w	r6, [r3], #4
 8012af8:	f845 6f04 	str.w	r6, [r5, #4]!
 8012afc:	e7eb      	b.n	8012ad6 <__copybits+0x18>
 8012afe:	f840 3b04 	str.w	r3, [r0], #4
 8012b02:	e7f4      	b.n	8012aee <__copybits+0x30>

08012b04 <__any_on>:
 8012b04:	f100 0214 	add.w	r2, r0, #20
 8012b08:	6900      	ldr	r0, [r0, #16]
 8012b0a:	114b      	asrs	r3, r1, #5
 8012b0c:	4298      	cmp	r0, r3
 8012b0e:	b510      	push	{r4, lr}
 8012b10:	db11      	blt.n	8012b36 <__any_on+0x32>
 8012b12:	dd0a      	ble.n	8012b2a <__any_on+0x26>
 8012b14:	f011 011f 	ands.w	r1, r1, #31
 8012b18:	d007      	beq.n	8012b2a <__any_on+0x26>
 8012b1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012b1e:	fa24 f001 	lsr.w	r0, r4, r1
 8012b22:	fa00 f101 	lsl.w	r1, r0, r1
 8012b26:	428c      	cmp	r4, r1
 8012b28:	d10b      	bne.n	8012b42 <__any_on+0x3e>
 8012b2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012b2e:	4293      	cmp	r3, r2
 8012b30:	d803      	bhi.n	8012b3a <__any_on+0x36>
 8012b32:	2000      	movs	r0, #0
 8012b34:	bd10      	pop	{r4, pc}
 8012b36:	4603      	mov	r3, r0
 8012b38:	e7f7      	b.n	8012b2a <__any_on+0x26>
 8012b3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012b3e:	2900      	cmp	r1, #0
 8012b40:	d0f5      	beq.n	8012b2e <__any_on+0x2a>
 8012b42:	2001      	movs	r0, #1
 8012b44:	e7f6      	b.n	8012b34 <__any_on+0x30>

08012b46 <_calloc_r>:
 8012b46:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012b48:	fba1 2402 	umull	r2, r4, r1, r2
 8012b4c:	b94c      	cbnz	r4, 8012b62 <_calloc_r+0x1c>
 8012b4e:	4611      	mov	r1, r2
 8012b50:	9201      	str	r2, [sp, #4]
 8012b52:	f000 f87b 	bl	8012c4c <_malloc_r>
 8012b56:	9a01      	ldr	r2, [sp, #4]
 8012b58:	4605      	mov	r5, r0
 8012b5a:	b930      	cbnz	r0, 8012b6a <_calloc_r+0x24>
 8012b5c:	4628      	mov	r0, r5
 8012b5e:	b003      	add	sp, #12
 8012b60:	bd30      	pop	{r4, r5, pc}
 8012b62:	220c      	movs	r2, #12
 8012b64:	6002      	str	r2, [r0, #0]
 8012b66:	2500      	movs	r5, #0
 8012b68:	e7f8      	b.n	8012b5c <_calloc_r+0x16>
 8012b6a:	4621      	mov	r1, r4
 8012b6c:	f7fc fa86 	bl	800f07c <memset>
 8012b70:	e7f4      	b.n	8012b5c <_calloc_r+0x16>
	...

08012b74 <_free_r>:
 8012b74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012b76:	2900      	cmp	r1, #0
 8012b78:	d044      	beq.n	8012c04 <_free_r+0x90>
 8012b7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b7e:	9001      	str	r0, [sp, #4]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	f1a1 0404 	sub.w	r4, r1, #4
 8012b86:	bfb8      	it	lt
 8012b88:	18e4      	addlt	r4, r4, r3
 8012b8a:	f000 fb2f 	bl	80131ec <__malloc_lock>
 8012b8e:	4a1e      	ldr	r2, [pc, #120]	; (8012c08 <_free_r+0x94>)
 8012b90:	9801      	ldr	r0, [sp, #4]
 8012b92:	6813      	ldr	r3, [r2, #0]
 8012b94:	b933      	cbnz	r3, 8012ba4 <_free_r+0x30>
 8012b96:	6063      	str	r3, [r4, #4]
 8012b98:	6014      	str	r4, [r2, #0]
 8012b9a:	b003      	add	sp, #12
 8012b9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012ba0:	f000 bb2a 	b.w	80131f8 <__malloc_unlock>
 8012ba4:	42a3      	cmp	r3, r4
 8012ba6:	d908      	bls.n	8012bba <_free_r+0x46>
 8012ba8:	6825      	ldr	r5, [r4, #0]
 8012baa:	1961      	adds	r1, r4, r5
 8012bac:	428b      	cmp	r3, r1
 8012bae:	bf01      	itttt	eq
 8012bb0:	6819      	ldreq	r1, [r3, #0]
 8012bb2:	685b      	ldreq	r3, [r3, #4]
 8012bb4:	1949      	addeq	r1, r1, r5
 8012bb6:	6021      	streq	r1, [r4, #0]
 8012bb8:	e7ed      	b.n	8012b96 <_free_r+0x22>
 8012bba:	461a      	mov	r2, r3
 8012bbc:	685b      	ldr	r3, [r3, #4]
 8012bbe:	b10b      	cbz	r3, 8012bc4 <_free_r+0x50>
 8012bc0:	42a3      	cmp	r3, r4
 8012bc2:	d9fa      	bls.n	8012bba <_free_r+0x46>
 8012bc4:	6811      	ldr	r1, [r2, #0]
 8012bc6:	1855      	adds	r5, r2, r1
 8012bc8:	42a5      	cmp	r5, r4
 8012bca:	d10b      	bne.n	8012be4 <_free_r+0x70>
 8012bcc:	6824      	ldr	r4, [r4, #0]
 8012bce:	4421      	add	r1, r4
 8012bd0:	1854      	adds	r4, r2, r1
 8012bd2:	42a3      	cmp	r3, r4
 8012bd4:	6011      	str	r1, [r2, #0]
 8012bd6:	d1e0      	bne.n	8012b9a <_free_r+0x26>
 8012bd8:	681c      	ldr	r4, [r3, #0]
 8012bda:	685b      	ldr	r3, [r3, #4]
 8012bdc:	6053      	str	r3, [r2, #4]
 8012bde:	4421      	add	r1, r4
 8012be0:	6011      	str	r1, [r2, #0]
 8012be2:	e7da      	b.n	8012b9a <_free_r+0x26>
 8012be4:	d902      	bls.n	8012bec <_free_r+0x78>
 8012be6:	230c      	movs	r3, #12
 8012be8:	6003      	str	r3, [r0, #0]
 8012bea:	e7d6      	b.n	8012b9a <_free_r+0x26>
 8012bec:	6825      	ldr	r5, [r4, #0]
 8012bee:	1961      	adds	r1, r4, r5
 8012bf0:	428b      	cmp	r3, r1
 8012bf2:	bf04      	itt	eq
 8012bf4:	6819      	ldreq	r1, [r3, #0]
 8012bf6:	685b      	ldreq	r3, [r3, #4]
 8012bf8:	6063      	str	r3, [r4, #4]
 8012bfa:	bf04      	itt	eq
 8012bfc:	1949      	addeq	r1, r1, r5
 8012bfe:	6021      	streq	r1, [r4, #0]
 8012c00:	6054      	str	r4, [r2, #4]
 8012c02:	e7ca      	b.n	8012b9a <_free_r+0x26>
 8012c04:	b003      	add	sp, #12
 8012c06:	bd30      	pop	{r4, r5, pc}
 8012c08:	20005198 	.word	0x20005198

08012c0c <sbrk_aligned>:
 8012c0c:	b570      	push	{r4, r5, r6, lr}
 8012c0e:	4e0e      	ldr	r6, [pc, #56]	; (8012c48 <sbrk_aligned+0x3c>)
 8012c10:	460c      	mov	r4, r1
 8012c12:	6831      	ldr	r1, [r6, #0]
 8012c14:	4605      	mov	r5, r0
 8012c16:	b911      	cbnz	r1, 8012c1e <sbrk_aligned+0x12>
 8012c18:	f000 f9ee 	bl	8012ff8 <_sbrk_r>
 8012c1c:	6030      	str	r0, [r6, #0]
 8012c1e:	4621      	mov	r1, r4
 8012c20:	4628      	mov	r0, r5
 8012c22:	f000 f9e9 	bl	8012ff8 <_sbrk_r>
 8012c26:	1c43      	adds	r3, r0, #1
 8012c28:	d00a      	beq.n	8012c40 <sbrk_aligned+0x34>
 8012c2a:	1cc4      	adds	r4, r0, #3
 8012c2c:	f024 0403 	bic.w	r4, r4, #3
 8012c30:	42a0      	cmp	r0, r4
 8012c32:	d007      	beq.n	8012c44 <sbrk_aligned+0x38>
 8012c34:	1a21      	subs	r1, r4, r0
 8012c36:	4628      	mov	r0, r5
 8012c38:	f000 f9de 	bl	8012ff8 <_sbrk_r>
 8012c3c:	3001      	adds	r0, #1
 8012c3e:	d101      	bne.n	8012c44 <sbrk_aligned+0x38>
 8012c40:	f04f 34ff 	mov.w	r4, #4294967295
 8012c44:	4620      	mov	r0, r4
 8012c46:	bd70      	pop	{r4, r5, r6, pc}
 8012c48:	2000519c 	.word	0x2000519c

08012c4c <_malloc_r>:
 8012c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c50:	1ccd      	adds	r5, r1, #3
 8012c52:	f025 0503 	bic.w	r5, r5, #3
 8012c56:	3508      	adds	r5, #8
 8012c58:	2d0c      	cmp	r5, #12
 8012c5a:	bf38      	it	cc
 8012c5c:	250c      	movcc	r5, #12
 8012c5e:	2d00      	cmp	r5, #0
 8012c60:	4607      	mov	r7, r0
 8012c62:	db01      	blt.n	8012c68 <_malloc_r+0x1c>
 8012c64:	42a9      	cmp	r1, r5
 8012c66:	d905      	bls.n	8012c74 <_malloc_r+0x28>
 8012c68:	230c      	movs	r3, #12
 8012c6a:	603b      	str	r3, [r7, #0]
 8012c6c:	2600      	movs	r6, #0
 8012c6e:	4630      	mov	r0, r6
 8012c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c74:	4e2e      	ldr	r6, [pc, #184]	; (8012d30 <_malloc_r+0xe4>)
 8012c76:	f000 fab9 	bl	80131ec <__malloc_lock>
 8012c7a:	6833      	ldr	r3, [r6, #0]
 8012c7c:	461c      	mov	r4, r3
 8012c7e:	bb34      	cbnz	r4, 8012cce <_malloc_r+0x82>
 8012c80:	4629      	mov	r1, r5
 8012c82:	4638      	mov	r0, r7
 8012c84:	f7ff ffc2 	bl	8012c0c <sbrk_aligned>
 8012c88:	1c43      	adds	r3, r0, #1
 8012c8a:	4604      	mov	r4, r0
 8012c8c:	d14d      	bne.n	8012d2a <_malloc_r+0xde>
 8012c8e:	6834      	ldr	r4, [r6, #0]
 8012c90:	4626      	mov	r6, r4
 8012c92:	2e00      	cmp	r6, #0
 8012c94:	d140      	bne.n	8012d18 <_malloc_r+0xcc>
 8012c96:	6823      	ldr	r3, [r4, #0]
 8012c98:	4631      	mov	r1, r6
 8012c9a:	4638      	mov	r0, r7
 8012c9c:	eb04 0803 	add.w	r8, r4, r3
 8012ca0:	f000 f9aa 	bl	8012ff8 <_sbrk_r>
 8012ca4:	4580      	cmp	r8, r0
 8012ca6:	d13a      	bne.n	8012d1e <_malloc_r+0xd2>
 8012ca8:	6821      	ldr	r1, [r4, #0]
 8012caa:	3503      	adds	r5, #3
 8012cac:	1a6d      	subs	r5, r5, r1
 8012cae:	f025 0503 	bic.w	r5, r5, #3
 8012cb2:	3508      	adds	r5, #8
 8012cb4:	2d0c      	cmp	r5, #12
 8012cb6:	bf38      	it	cc
 8012cb8:	250c      	movcc	r5, #12
 8012cba:	4629      	mov	r1, r5
 8012cbc:	4638      	mov	r0, r7
 8012cbe:	f7ff ffa5 	bl	8012c0c <sbrk_aligned>
 8012cc2:	3001      	adds	r0, #1
 8012cc4:	d02b      	beq.n	8012d1e <_malloc_r+0xd2>
 8012cc6:	6823      	ldr	r3, [r4, #0]
 8012cc8:	442b      	add	r3, r5
 8012cca:	6023      	str	r3, [r4, #0]
 8012ccc:	e00e      	b.n	8012cec <_malloc_r+0xa0>
 8012cce:	6822      	ldr	r2, [r4, #0]
 8012cd0:	1b52      	subs	r2, r2, r5
 8012cd2:	d41e      	bmi.n	8012d12 <_malloc_r+0xc6>
 8012cd4:	2a0b      	cmp	r2, #11
 8012cd6:	d916      	bls.n	8012d06 <_malloc_r+0xba>
 8012cd8:	1961      	adds	r1, r4, r5
 8012cda:	42a3      	cmp	r3, r4
 8012cdc:	6025      	str	r5, [r4, #0]
 8012cde:	bf18      	it	ne
 8012ce0:	6059      	strne	r1, [r3, #4]
 8012ce2:	6863      	ldr	r3, [r4, #4]
 8012ce4:	bf08      	it	eq
 8012ce6:	6031      	streq	r1, [r6, #0]
 8012ce8:	5162      	str	r2, [r4, r5]
 8012cea:	604b      	str	r3, [r1, #4]
 8012cec:	4638      	mov	r0, r7
 8012cee:	f104 060b 	add.w	r6, r4, #11
 8012cf2:	f000 fa81 	bl	80131f8 <__malloc_unlock>
 8012cf6:	f026 0607 	bic.w	r6, r6, #7
 8012cfa:	1d23      	adds	r3, r4, #4
 8012cfc:	1af2      	subs	r2, r6, r3
 8012cfe:	d0b6      	beq.n	8012c6e <_malloc_r+0x22>
 8012d00:	1b9b      	subs	r3, r3, r6
 8012d02:	50a3      	str	r3, [r4, r2]
 8012d04:	e7b3      	b.n	8012c6e <_malloc_r+0x22>
 8012d06:	6862      	ldr	r2, [r4, #4]
 8012d08:	42a3      	cmp	r3, r4
 8012d0a:	bf0c      	ite	eq
 8012d0c:	6032      	streq	r2, [r6, #0]
 8012d0e:	605a      	strne	r2, [r3, #4]
 8012d10:	e7ec      	b.n	8012cec <_malloc_r+0xa0>
 8012d12:	4623      	mov	r3, r4
 8012d14:	6864      	ldr	r4, [r4, #4]
 8012d16:	e7b2      	b.n	8012c7e <_malloc_r+0x32>
 8012d18:	4634      	mov	r4, r6
 8012d1a:	6876      	ldr	r6, [r6, #4]
 8012d1c:	e7b9      	b.n	8012c92 <_malloc_r+0x46>
 8012d1e:	230c      	movs	r3, #12
 8012d20:	603b      	str	r3, [r7, #0]
 8012d22:	4638      	mov	r0, r7
 8012d24:	f000 fa68 	bl	80131f8 <__malloc_unlock>
 8012d28:	e7a1      	b.n	8012c6e <_malloc_r+0x22>
 8012d2a:	6025      	str	r5, [r4, #0]
 8012d2c:	e7de      	b.n	8012cec <_malloc_r+0xa0>
 8012d2e:	bf00      	nop
 8012d30:	20005198 	.word	0x20005198

08012d34 <__sfputc_r>:
 8012d34:	6893      	ldr	r3, [r2, #8]
 8012d36:	3b01      	subs	r3, #1
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	b410      	push	{r4}
 8012d3c:	6093      	str	r3, [r2, #8]
 8012d3e:	da08      	bge.n	8012d52 <__sfputc_r+0x1e>
 8012d40:	6994      	ldr	r4, [r2, #24]
 8012d42:	42a3      	cmp	r3, r4
 8012d44:	db01      	blt.n	8012d4a <__sfputc_r+0x16>
 8012d46:	290a      	cmp	r1, #10
 8012d48:	d103      	bne.n	8012d52 <__sfputc_r+0x1e>
 8012d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d4e:	f7fd bd51 	b.w	80107f4 <__swbuf_r>
 8012d52:	6813      	ldr	r3, [r2, #0]
 8012d54:	1c58      	adds	r0, r3, #1
 8012d56:	6010      	str	r0, [r2, #0]
 8012d58:	7019      	strb	r1, [r3, #0]
 8012d5a:	4608      	mov	r0, r1
 8012d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d60:	4770      	bx	lr

08012d62 <__sfputs_r>:
 8012d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d64:	4606      	mov	r6, r0
 8012d66:	460f      	mov	r7, r1
 8012d68:	4614      	mov	r4, r2
 8012d6a:	18d5      	adds	r5, r2, r3
 8012d6c:	42ac      	cmp	r4, r5
 8012d6e:	d101      	bne.n	8012d74 <__sfputs_r+0x12>
 8012d70:	2000      	movs	r0, #0
 8012d72:	e007      	b.n	8012d84 <__sfputs_r+0x22>
 8012d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d78:	463a      	mov	r2, r7
 8012d7a:	4630      	mov	r0, r6
 8012d7c:	f7ff ffda 	bl	8012d34 <__sfputc_r>
 8012d80:	1c43      	adds	r3, r0, #1
 8012d82:	d1f3      	bne.n	8012d6c <__sfputs_r+0xa>
 8012d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012d88 <_vfiprintf_r>:
 8012d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d8c:	460d      	mov	r5, r1
 8012d8e:	b09d      	sub	sp, #116	; 0x74
 8012d90:	4614      	mov	r4, r2
 8012d92:	4698      	mov	r8, r3
 8012d94:	4606      	mov	r6, r0
 8012d96:	b118      	cbz	r0, 8012da0 <_vfiprintf_r+0x18>
 8012d98:	6983      	ldr	r3, [r0, #24]
 8012d9a:	b90b      	cbnz	r3, 8012da0 <_vfiprintf_r+0x18>
 8012d9c:	f7fe fd80 	bl	80118a0 <__sinit>
 8012da0:	4b89      	ldr	r3, [pc, #548]	; (8012fc8 <_vfiprintf_r+0x240>)
 8012da2:	429d      	cmp	r5, r3
 8012da4:	d11b      	bne.n	8012dde <_vfiprintf_r+0x56>
 8012da6:	6875      	ldr	r5, [r6, #4]
 8012da8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012daa:	07d9      	lsls	r1, r3, #31
 8012dac:	d405      	bmi.n	8012dba <_vfiprintf_r+0x32>
 8012dae:	89ab      	ldrh	r3, [r5, #12]
 8012db0:	059a      	lsls	r2, r3, #22
 8012db2:	d402      	bmi.n	8012dba <_vfiprintf_r+0x32>
 8012db4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012db6:	f7ff f984 	bl	80120c2 <__retarget_lock_acquire_recursive>
 8012dba:	89ab      	ldrh	r3, [r5, #12]
 8012dbc:	071b      	lsls	r3, r3, #28
 8012dbe:	d501      	bpl.n	8012dc4 <_vfiprintf_r+0x3c>
 8012dc0:	692b      	ldr	r3, [r5, #16]
 8012dc2:	b9eb      	cbnz	r3, 8012e00 <_vfiprintf_r+0x78>
 8012dc4:	4629      	mov	r1, r5
 8012dc6:	4630      	mov	r0, r6
 8012dc8:	f7fd fd66 	bl	8010898 <__swsetup_r>
 8012dcc:	b1c0      	cbz	r0, 8012e00 <_vfiprintf_r+0x78>
 8012dce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012dd0:	07dc      	lsls	r4, r3, #31
 8012dd2:	d50e      	bpl.n	8012df2 <_vfiprintf_r+0x6a>
 8012dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8012dd8:	b01d      	add	sp, #116	; 0x74
 8012dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dde:	4b7b      	ldr	r3, [pc, #492]	; (8012fcc <_vfiprintf_r+0x244>)
 8012de0:	429d      	cmp	r5, r3
 8012de2:	d101      	bne.n	8012de8 <_vfiprintf_r+0x60>
 8012de4:	68b5      	ldr	r5, [r6, #8]
 8012de6:	e7df      	b.n	8012da8 <_vfiprintf_r+0x20>
 8012de8:	4b79      	ldr	r3, [pc, #484]	; (8012fd0 <_vfiprintf_r+0x248>)
 8012dea:	429d      	cmp	r5, r3
 8012dec:	bf08      	it	eq
 8012dee:	68f5      	ldreq	r5, [r6, #12]
 8012df0:	e7da      	b.n	8012da8 <_vfiprintf_r+0x20>
 8012df2:	89ab      	ldrh	r3, [r5, #12]
 8012df4:	0598      	lsls	r0, r3, #22
 8012df6:	d4ed      	bmi.n	8012dd4 <_vfiprintf_r+0x4c>
 8012df8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012dfa:	f7ff f963 	bl	80120c4 <__retarget_lock_release_recursive>
 8012dfe:	e7e9      	b.n	8012dd4 <_vfiprintf_r+0x4c>
 8012e00:	2300      	movs	r3, #0
 8012e02:	9309      	str	r3, [sp, #36]	; 0x24
 8012e04:	2320      	movs	r3, #32
 8012e06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012e0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8012e0e:	2330      	movs	r3, #48	; 0x30
 8012e10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012fd4 <_vfiprintf_r+0x24c>
 8012e14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012e18:	f04f 0901 	mov.w	r9, #1
 8012e1c:	4623      	mov	r3, r4
 8012e1e:	469a      	mov	sl, r3
 8012e20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012e24:	b10a      	cbz	r2, 8012e2a <_vfiprintf_r+0xa2>
 8012e26:	2a25      	cmp	r2, #37	; 0x25
 8012e28:	d1f9      	bne.n	8012e1e <_vfiprintf_r+0x96>
 8012e2a:	ebba 0b04 	subs.w	fp, sl, r4
 8012e2e:	d00b      	beq.n	8012e48 <_vfiprintf_r+0xc0>
 8012e30:	465b      	mov	r3, fp
 8012e32:	4622      	mov	r2, r4
 8012e34:	4629      	mov	r1, r5
 8012e36:	4630      	mov	r0, r6
 8012e38:	f7ff ff93 	bl	8012d62 <__sfputs_r>
 8012e3c:	3001      	adds	r0, #1
 8012e3e:	f000 80aa 	beq.w	8012f96 <_vfiprintf_r+0x20e>
 8012e42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012e44:	445a      	add	r2, fp
 8012e46:	9209      	str	r2, [sp, #36]	; 0x24
 8012e48:	f89a 3000 	ldrb.w	r3, [sl]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	f000 80a2 	beq.w	8012f96 <_vfiprintf_r+0x20e>
 8012e52:	2300      	movs	r3, #0
 8012e54:	f04f 32ff 	mov.w	r2, #4294967295
 8012e58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012e5c:	f10a 0a01 	add.w	sl, sl, #1
 8012e60:	9304      	str	r3, [sp, #16]
 8012e62:	9307      	str	r3, [sp, #28]
 8012e64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012e68:	931a      	str	r3, [sp, #104]	; 0x68
 8012e6a:	4654      	mov	r4, sl
 8012e6c:	2205      	movs	r2, #5
 8012e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e72:	4858      	ldr	r0, [pc, #352]	; (8012fd4 <_vfiprintf_r+0x24c>)
 8012e74:	f7ed f9dc 	bl	8000230 <memchr>
 8012e78:	9a04      	ldr	r2, [sp, #16]
 8012e7a:	b9d8      	cbnz	r0, 8012eb4 <_vfiprintf_r+0x12c>
 8012e7c:	06d1      	lsls	r1, r2, #27
 8012e7e:	bf44      	itt	mi
 8012e80:	2320      	movmi	r3, #32
 8012e82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012e86:	0713      	lsls	r3, r2, #28
 8012e88:	bf44      	itt	mi
 8012e8a:	232b      	movmi	r3, #43	; 0x2b
 8012e8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012e90:	f89a 3000 	ldrb.w	r3, [sl]
 8012e94:	2b2a      	cmp	r3, #42	; 0x2a
 8012e96:	d015      	beq.n	8012ec4 <_vfiprintf_r+0x13c>
 8012e98:	9a07      	ldr	r2, [sp, #28]
 8012e9a:	4654      	mov	r4, sl
 8012e9c:	2000      	movs	r0, #0
 8012e9e:	f04f 0c0a 	mov.w	ip, #10
 8012ea2:	4621      	mov	r1, r4
 8012ea4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ea8:	3b30      	subs	r3, #48	; 0x30
 8012eaa:	2b09      	cmp	r3, #9
 8012eac:	d94e      	bls.n	8012f4c <_vfiprintf_r+0x1c4>
 8012eae:	b1b0      	cbz	r0, 8012ede <_vfiprintf_r+0x156>
 8012eb0:	9207      	str	r2, [sp, #28]
 8012eb2:	e014      	b.n	8012ede <_vfiprintf_r+0x156>
 8012eb4:	eba0 0308 	sub.w	r3, r0, r8
 8012eb8:	fa09 f303 	lsl.w	r3, r9, r3
 8012ebc:	4313      	orrs	r3, r2
 8012ebe:	9304      	str	r3, [sp, #16]
 8012ec0:	46a2      	mov	sl, r4
 8012ec2:	e7d2      	b.n	8012e6a <_vfiprintf_r+0xe2>
 8012ec4:	9b03      	ldr	r3, [sp, #12]
 8012ec6:	1d19      	adds	r1, r3, #4
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	9103      	str	r1, [sp, #12]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	bfbb      	ittet	lt
 8012ed0:	425b      	neglt	r3, r3
 8012ed2:	f042 0202 	orrlt.w	r2, r2, #2
 8012ed6:	9307      	strge	r3, [sp, #28]
 8012ed8:	9307      	strlt	r3, [sp, #28]
 8012eda:	bfb8      	it	lt
 8012edc:	9204      	strlt	r2, [sp, #16]
 8012ede:	7823      	ldrb	r3, [r4, #0]
 8012ee0:	2b2e      	cmp	r3, #46	; 0x2e
 8012ee2:	d10c      	bne.n	8012efe <_vfiprintf_r+0x176>
 8012ee4:	7863      	ldrb	r3, [r4, #1]
 8012ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8012ee8:	d135      	bne.n	8012f56 <_vfiprintf_r+0x1ce>
 8012eea:	9b03      	ldr	r3, [sp, #12]
 8012eec:	1d1a      	adds	r2, r3, #4
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	9203      	str	r2, [sp, #12]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	bfb8      	it	lt
 8012ef6:	f04f 33ff 	movlt.w	r3, #4294967295
 8012efa:	3402      	adds	r4, #2
 8012efc:	9305      	str	r3, [sp, #20]
 8012efe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012fe4 <_vfiprintf_r+0x25c>
 8012f02:	7821      	ldrb	r1, [r4, #0]
 8012f04:	2203      	movs	r2, #3
 8012f06:	4650      	mov	r0, sl
 8012f08:	f7ed f992 	bl	8000230 <memchr>
 8012f0c:	b140      	cbz	r0, 8012f20 <_vfiprintf_r+0x198>
 8012f0e:	2340      	movs	r3, #64	; 0x40
 8012f10:	eba0 000a 	sub.w	r0, r0, sl
 8012f14:	fa03 f000 	lsl.w	r0, r3, r0
 8012f18:	9b04      	ldr	r3, [sp, #16]
 8012f1a:	4303      	orrs	r3, r0
 8012f1c:	3401      	adds	r4, #1
 8012f1e:	9304      	str	r3, [sp, #16]
 8012f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f24:	482c      	ldr	r0, [pc, #176]	; (8012fd8 <_vfiprintf_r+0x250>)
 8012f26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012f2a:	2206      	movs	r2, #6
 8012f2c:	f7ed f980 	bl	8000230 <memchr>
 8012f30:	2800      	cmp	r0, #0
 8012f32:	d03f      	beq.n	8012fb4 <_vfiprintf_r+0x22c>
 8012f34:	4b29      	ldr	r3, [pc, #164]	; (8012fdc <_vfiprintf_r+0x254>)
 8012f36:	bb1b      	cbnz	r3, 8012f80 <_vfiprintf_r+0x1f8>
 8012f38:	9b03      	ldr	r3, [sp, #12]
 8012f3a:	3307      	adds	r3, #7
 8012f3c:	f023 0307 	bic.w	r3, r3, #7
 8012f40:	3308      	adds	r3, #8
 8012f42:	9303      	str	r3, [sp, #12]
 8012f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f46:	443b      	add	r3, r7
 8012f48:	9309      	str	r3, [sp, #36]	; 0x24
 8012f4a:	e767      	b.n	8012e1c <_vfiprintf_r+0x94>
 8012f4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012f50:	460c      	mov	r4, r1
 8012f52:	2001      	movs	r0, #1
 8012f54:	e7a5      	b.n	8012ea2 <_vfiprintf_r+0x11a>
 8012f56:	2300      	movs	r3, #0
 8012f58:	3401      	adds	r4, #1
 8012f5a:	9305      	str	r3, [sp, #20]
 8012f5c:	4619      	mov	r1, r3
 8012f5e:	f04f 0c0a 	mov.w	ip, #10
 8012f62:	4620      	mov	r0, r4
 8012f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012f68:	3a30      	subs	r2, #48	; 0x30
 8012f6a:	2a09      	cmp	r2, #9
 8012f6c:	d903      	bls.n	8012f76 <_vfiprintf_r+0x1ee>
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d0c5      	beq.n	8012efe <_vfiprintf_r+0x176>
 8012f72:	9105      	str	r1, [sp, #20]
 8012f74:	e7c3      	b.n	8012efe <_vfiprintf_r+0x176>
 8012f76:	fb0c 2101 	mla	r1, ip, r1, r2
 8012f7a:	4604      	mov	r4, r0
 8012f7c:	2301      	movs	r3, #1
 8012f7e:	e7f0      	b.n	8012f62 <_vfiprintf_r+0x1da>
 8012f80:	ab03      	add	r3, sp, #12
 8012f82:	9300      	str	r3, [sp, #0]
 8012f84:	462a      	mov	r2, r5
 8012f86:	4b16      	ldr	r3, [pc, #88]	; (8012fe0 <_vfiprintf_r+0x258>)
 8012f88:	a904      	add	r1, sp, #16
 8012f8a:	4630      	mov	r0, r6
 8012f8c:	f7fc f91e 	bl	800f1cc <_printf_float>
 8012f90:	4607      	mov	r7, r0
 8012f92:	1c78      	adds	r0, r7, #1
 8012f94:	d1d6      	bne.n	8012f44 <_vfiprintf_r+0x1bc>
 8012f96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012f98:	07d9      	lsls	r1, r3, #31
 8012f9a:	d405      	bmi.n	8012fa8 <_vfiprintf_r+0x220>
 8012f9c:	89ab      	ldrh	r3, [r5, #12]
 8012f9e:	059a      	lsls	r2, r3, #22
 8012fa0:	d402      	bmi.n	8012fa8 <_vfiprintf_r+0x220>
 8012fa2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012fa4:	f7ff f88e 	bl	80120c4 <__retarget_lock_release_recursive>
 8012fa8:	89ab      	ldrh	r3, [r5, #12]
 8012faa:	065b      	lsls	r3, r3, #25
 8012fac:	f53f af12 	bmi.w	8012dd4 <_vfiprintf_r+0x4c>
 8012fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012fb2:	e711      	b.n	8012dd8 <_vfiprintf_r+0x50>
 8012fb4:	ab03      	add	r3, sp, #12
 8012fb6:	9300      	str	r3, [sp, #0]
 8012fb8:	462a      	mov	r2, r5
 8012fba:	4b09      	ldr	r3, [pc, #36]	; (8012fe0 <_vfiprintf_r+0x258>)
 8012fbc:	a904      	add	r1, sp, #16
 8012fbe:	4630      	mov	r0, r6
 8012fc0:	f7fc fba8 	bl	800f714 <_printf_i>
 8012fc4:	e7e4      	b.n	8012f90 <_vfiprintf_r+0x208>
 8012fc6:	bf00      	nop
 8012fc8:	08014bc4 	.word	0x08014bc4
 8012fcc:	08014be4 	.word	0x08014be4
 8012fd0:	08014ba4 	.word	0x08014ba4
 8012fd4:	08014ddc 	.word	0x08014ddc
 8012fd8:	08014de6 	.word	0x08014de6
 8012fdc:	0800f1cd 	.word	0x0800f1cd
 8012fe0:	08012d63 	.word	0x08012d63
 8012fe4:	08014de2 	.word	0x08014de2

08012fe8 <nan>:
 8012fe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012ff0 <nan+0x8>
 8012fec:	4770      	bx	lr
 8012fee:	bf00      	nop
 8012ff0:	00000000 	.word	0x00000000
 8012ff4:	7ff80000 	.word	0x7ff80000

08012ff8 <_sbrk_r>:
 8012ff8:	b538      	push	{r3, r4, r5, lr}
 8012ffa:	4d06      	ldr	r5, [pc, #24]	; (8013014 <_sbrk_r+0x1c>)
 8012ffc:	2300      	movs	r3, #0
 8012ffe:	4604      	mov	r4, r0
 8013000:	4608      	mov	r0, r1
 8013002:	602b      	str	r3, [r5, #0]
 8013004:	f7f2 fb78 	bl	80056f8 <_sbrk>
 8013008:	1c43      	adds	r3, r0, #1
 801300a:	d102      	bne.n	8013012 <_sbrk_r+0x1a>
 801300c:	682b      	ldr	r3, [r5, #0]
 801300e:	b103      	cbz	r3, 8013012 <_sbrk_r+0x1a>
 8013010:	6023      	str	r3, [r4, #0]
 8013012:	bd38      	pop	{r3, r4, r5, pc}
 8013014:	200051a0 	.word	0x200051a0

08013018 <__sread>:
 8013018:	b510      	push	{r4, lr}
 801301a:	460c      	mov	r4, r1
 801301c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013020:	f000 f8f0 	bl	8013204 <_read_r>
 8013024:	2800      	cmp	r0, #0
 8013026:	bfab      	itete	ge
 8013028:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801302a:	89a3      	ldrhlt	r3, [r4, #12]
 801302c:	181b      	addge	r3, r3, r0
 801302e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013032:	bfac      	ite	ge
 8013034:	6563      	strge	r3, [r4, #84]	; 0x54
 8013036:	81a3      	strhlt	r3, [r4, #12]
 8013038:	bd10      	pop	{r4, pc}

0801303a <__swrite>:
 801303a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801303e:	461f      	mov	r7, r3
 8013040:	898b      	ldrh	r3, [r1, #12]
 8013042:	05db      	lsls	r3, r3, #23
 8013044:	4605      	mov	r5, r0
 8013046:	460c      	mov	r4, r1
 8013048:	4616      	mov	r6, r2
 801304a:	d505      	bpl.n	8013058 <__swrite+0x1e>
 801304c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013050:	2302      	movs	r3, #2
 8013052:	2200      	movs	r2, #0
 8013054:	f000 f8b8 	bl	80131c8 <_lseek_r>
 8013058:	89a3      	ldrh	r3, [r4, #12]
 801305a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801305e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013062:	81a3      	strh	r3, [r4, #12]
 8013064:	4632      	mov	r2, r6
 8013066:	463b      	mov	r3, r7
 8013068:	4628      	mov	r0, r5
 801306a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801306e:	f000 b837 	b.w	80130e0 <_write_r>

08013072 <__sseek>:
 8013072:	b510      	push	{r4, lr}
 8013074:	460c      	mov	r4, r1
 8013076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801307a:	f000 f8a5 	bl	80131c8 <_lseek_r>
 801307e:	1c43      	adds	r3, r0, #1
 8013080:	89a3      	ldrh	r3, [r4, #12]
 8013082:	bf15      	itete	ne
 8013084:	6560      	strne	r0, [r4, #84]	; 0x54
 8013086:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801308a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801308e:	81a3      	strheq	r3, [r4, #12]
 8013090:	bf18      	it	ne
 8013092:	81a3      	strhne	r3, [r4, #12]
 8013094:	bd10      	pop	{r4, pc}

08013096 <__sclose>:
 8013096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801309a:	f000 b851 	b.w	8013140 <_close_r>

0801309e <strncmp>:
 801309e:	b510      	push	{r4, lr}
 80130a0:	b17a      	cbz	r2, 80130c2 <strncmp+0x24>
 80130a2:	4603      	mov	r3, r0
 80130a4:	3901      	subs	r1, #1
 80130a6:	1884      	adds	r4, r0, r2
 80130a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80130ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80130b0:	4290      	cmp	r0, r2
 80130b2:	d101      	bne.n	80130b8 <strncmp+0x1a>
 80130b4:	42a3      	cmp	r3, r4
 80130b6:	d101      	bne.n	80130bc <strncmp+0x1e>
 80130b8:	1a80      	subs	r0, r0, r2
 80130ba:	bd10      	pop	{r4, pc}
 80130bc:	2800      	cmp	r0, #0
 80130be:	d1f3      	bne.n	80130a8 <strncmp+0xa>
 80130c0:	e7fa      	b.n	80130b8 <strncmp+0x1a>
 80130c2:	4610      	mov	r0, r2
 80130c4:	e7f9      	b.n	80130ba <strncmp+0x1c>

080130c6 <__ascii_wctomb>:
 80130c6:	b149      	cbz	r1, 80130dc <__ascii_wctomb+0x16>
 80130c8:	2aff      	cmp	r2, #255	; 0xff
 80130ca:	bf85      	ittet	hi
 80130cc:	238a      	movhi	r3, #138	; 0x8a
 80130ce:	6003      	strhi	r3, [r0, #0]
 80130d0:	700a      	strbls	r2, [r1, #0]
 80130d2:	f04f 30ff 	movhi.w	r0, #4294967295
 80130d6:	bf98      	it	ls
 80130d8:	2001      	movls	r0, #1
 80130da:	4770      	bx	lr
 80130dc:	4608      	mov	r0, r1
 80130de:	4770      	bx	lr

080130e0 <_write_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	4d07      	ldr	r5, [pc, #28]	; (8013100 <_write_r+0x20>)
 80130e4:	4604      	mov	r4, r0
 80130e6:	4608      	mov	r0, r1
 80130e8:	4611      	mov	r1, r2
 80130ea:	2200      	movs	r2, #0
 80130ec:	602a      	str	r2, [r5, #0]
 80130ee:	461a      	mov	r2, r3
 80130f0:	f7f2 fab1 	bl	8005656 <_write>
 80130f4:	1c43      	adds	r3, r0, #1
 80130f6:	d102      	bne.n	80130fe <_write_r+0x1e>
 80130f8:	682b      	ldr	r3, [r5, #0]
 80130fa:	b103      	cbz	r3, 80130fe <_write_r+0x1e>
 80130fc:	6023      	str	r3, [r4, #0]
 80130fe:	bd38      	pop	{r3, r4, r5, pc}
 8013100:	200051a0 	.word	0x200051a0

08013104 <__assert_func>:
 8013104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013106:	4614      	mov	r4, r2
 8013108:	461a      	mov	r2, r3
 801310a:	4b09      	ldr	r3, [pc, #36]	; (8013130 <__assert_func+0x2c>)
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	4605      	mov	r5, r0
 8013110:	68d8      	ldr	r0, [r3, #12]
 8013112:	b14c      	cbz	r4, 8013128 <__assert_func+0x24>
 8013114:	4b07      	ldr	r3, [pc, #28]	; (8013134 <__assert_func+0x30>)
 8013116:	9100      	str	r1, [sp, #0]
 8013118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801311c:	4906      	ldr	r1, [pc, #24]	; (8013138 <__assert_func+0x34>)
 801311e:	462b      	mov	r3, r5
 8013120:	f000 f81e 	bl	8013160 <fiprintf>
 8013124:	f000 f880 	bl	8013228 <abort>
 8013128:	4b04      	ldr	r3, [pc, #16]	; (801313c <__assert_func+0x38>)
 801312a:	461c      	mov	r4, r3
 801312c:	e7f3      	b.n	8013116 <__assert_func+0x12>
 801312e:	bf00      	nop
 8013130:	2000002c 	.word	0x2000002c
 8013134:	08014ded 	.word	0x08014ded
 8013138:	08014dfa 	.word	0x08014dfa
 801313c:	08014e28 	.word	0x08014e28

08013140 <_close_r>:
 8013140:	b538      	push	{r3, r4, r5, lr}
 8013142:	4d06      	ldr	r5, [pc, #24]	; (801315c <_close_r+0x1c>)
 8013144:	2300      	movs	r3, #0
 8013146:	4604      	mov	r4, r0
 8013148:	4608      	mov	r0, r1
 801314a:	602b      	str	r3, [r5, #0]
 801314c:	f7f2 fa9f 	bl	800568e <_close>
 8013150:	1c43      	adds	r3, r0, #1
 8013152:	d102      	bne.n	801315a <_close_r+0x1a>
 8013154:	682b      	ldr	r3, [r5, #0]
 8013156:	b103      	cbz	r3, 801315a <_close_r+0x1a>
 8013158:	6023      	str	r3, [r4, #0]
 801315a:	bd38      	pop	{r3, r4, r5, pc}
 801315c:	200051a0 	.word	0x200051a0

08013160 <fiprintf>:
 8013160:	b40e      	push	{r1, r2, r3}
 8013162:	b503      	push	{r0, r1, lr}
 8013164:	4601      	mov	r1, r0
 8013166:	ab03      	add	r3, sp, #12
 8013168:	4805      	ldr	r0, [pc, #20]	; (8013180 <fiprintf+0x20>)
 801316a:	f853 2b04 	ldr.w	r2, [r3], #4
 801316e:	6800      	ldr	r0, [r0, #0]
 8013170:	9301      	str	r3, [sp, #4]
 8013172:	f7ff fe09 	bl	8012d88 <_vfiprintf_r>
 8013176:	b002      	add	sp, #8
 8013178:	f85d eb04 	ldr.w	lr, [sp], #4
 801317c:	b003      	add	sp, #12
 801317e:	4770      	bx	lr
 8013180:	2000002c 	.word	0x2000002c

08013184 <_fstat_r>:
 8013184:	b538      	push	{r3, r4, r5, lr}
 8013186:	4d07      	ldr	r5, [pc, #28]	; (80131a4 <_fstat_r+0x20>)
 8013188:	2300      	movs	r3, #0
 801318a:	4604      	mov	r4, r0
 801318c:	4608      	mov	r0, r1
 801318e:	4611      	mov	r1, r2
 8013190:	602b      	str	r3, [r5, #0]
 8013192:	f7f2 fa88 	bl	80056a6 <_fstat>
 8013196:	1c43      	adds	r3, r0, #1
 8013198:	d102      	bne.n	80131a0 <_fstat_r+0x1c>
 801319a:	682b      	ldr	r3, [r5, #0]
 801319c:	b103      	cbz	r3, 80131a0 <_fstat_r+0x1c>
 801319e:	6023      	str	r3, [r4, #0]
 80131a0:	bd38      	pop	{r3, r4, r5, pc}
 80131a2:	bf00      	nop
 80131a4:	200051a0 	.word	0x200051a0

080131a8 <_isatty_r>:
 80131a8:	b538      	push	{r3, r4, r5, lr}
 80131aa:	4d06      	ldr	r5, [pc, #24]	; (80131c4 <_isatty_r+0x1c>)
 80131ac:	2300      	movs	r3, #0
 80131ae:	4604      	mov	r4, r0
 80131b0:	4608      	mov	r0, r1
 80131b2:	602b      	str	r3, [r5, #0]
 80131b4:	f7f2 fa87 	bl	80056c6 <_isatty>
 80131b8:	1c43      	adds	r3, r0, #1
 80131ba:	d102      	bne.n	80131c2 <_isatty_r+0x1a>
 80131bc:	682b      	ldr	r3, [r5, #0]
 80131be:	b103      	cbz	r3, 80131c2 <_isatty_r+0x1a>
 80131c0:	6023      	str	r3, [r4, #0]
 80131c2:	bd38      	pop	{r3, r4, r5, pc}
 80131c4:	200051a0 	.word	0x200051a0

080131c8 <_lseek_r>:
 80131c8:	b538      	push	{r3, r4, r5, lr}
 80131ca:	4d07      	ldr	r5, [pc, #28]	; (80131e8 <_lseek_r+0x20>)
 80131cc:	4604      	mov	r4, r0
 80131ce:	4608      	mov	r0, r1
 80131d0:	4611      	mov	r1, r2
 80131d2:	2200      	movs	r2, #0
 80131d4:	602a      	str	r2, [r5, #0]
 80131d6:	461a      	mov	r2, r3
 80131d8:	f7f2 fa80 	bl	80056dc <_lseek>
 80131dc:	1c43      	adds	r3, r0, #1
 80131de:	d102      	bne.n	80131e6 <_lseek_r+0x1e>
 80131e0:	682b      	ldr	r3, [r5, #0]
 80131e2:	b103      	cbz	r3, 80131e6 <_lseek_r+0x1e>
 80131e4:	6023      	str	r3, [r4, #0]
 80131e6:	bd38      	pop	{r3, r4, r5, pc}
 80131e8:	200051a0 	.word	0x200051a0

080131ec <__malloc_lock>:
 80131ec:	4801      	ldr	r0, [pc, #4]	; (80131f4 <__malloc_lock+0x8>)
 80131ee:	f7fe bf68 	b.w	80120c2 <__retarget_lock_acquire_recursive>
 80131f2:	bf00      	nop
 80131f4:	20005194 	.word	0x20005194

080131f8 <__malloc_unlock>:
 80131f8:	4801      	ldr	r0, [pc, #4]	; (8013200 <__malloc_unlock+0x8>)
 80131fa:	f7fe bf63 	b.w	80120c4 <__retarget_lock_release_recursive>
 80131fe:	bf00      	nop
 8013200:	20005194 	.word	0x20005194

08013204 <_read_r>:
 8013204:	b538      	push	{r3, r4, r5, lr}
 8013206:	4d07      	ldr	r5, [pc, #28]	; (8013224 <_read_r+0x20>)
 8013208:	4604      	mov	r4, r0
 801320a:	4608      	mov	r0, r1
 801320c:	4611      	mov	r1, r2
 801320e:	2200      	movs	r2, #0
 8013210:	602a      	str	r2, [r5, #0]
 8013212:	461a      	mov	r2, r3
 8013214:	f7f2 fa02 	bl	800561c <_read>
 8013218:	1c43      	adds	r3, r0, #1
 801321a:	d102      	bne.n	8013222 <_read_r+0x1e>
 801321c:	682b      	ldr	r3, [r5, #0]
 801321e:	b103      	cbz	r3, 8013222 <_read_r+0x1e>
 8013220:	6023      	str	r3, [r4, #0]
 8013222:	bd38      	pop	{r3, r4, r5, pc}
 8013224:	200051a0 	.word	0x200051a0

08013228 <abort>:
 8013228:	b508      	push	{r3, lr}
 801322a:	2006      	movs	r0, #6
 801322c:	f000 f82c 	bl	8013288 <raise>
 8013230:	2001      	movs	r0, #1
 8013232:	f7f2 f9e9 	bl	8005608 <_exit>

08013236 <_raise_r>:
 8013236:	291f      	cmp	r1, #31
 8013238:	b538      	push	{r3, r4, r5, lr}
 801323a:	4604      	mov	r4, r0
 801323c:	460d      	mov	r5, r1
 801323e:	d904      	bls.n	801324a <_raise_r+0x14>
 8013240:	2316      	movs	r3, #22
 8013242:	6003      	str	r3, [r0, #0]
 8013244:	f04f 30ff 	mov.w	r0, #4294967295
 8013248:	bd38      	pop	{r3, r4, r5, pc}
 801324a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801324c:	b112      	cbz	r2, 8013254 <_raise_r+0x1e>
 801324e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013252:	b94b      	cbnz	r3, 8013268 <_raise_r+0x32>
 8013254:	4620      	mov	r0, r4
 8013256:	f000 f831 	bl	80132bc <_getpid_r>
 801325a:	462a      	mov	r2, r5
 801325c:	4601      	mov	r1, r0
 801325e:	4620      	mov	r0, r4
 8013260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013264:	f000 b818 	b.w	8013298 <_kill_r>
 8013268:	2b01      	cmp	r3, #1
 801326a:	d00a      	beq.n	8013282 <_raise_r+0x4c>
 801326c:	1c59      	adds	r1, r3, #1
 801326e:	d103      	bne.n	8013278 <_raise_r+0x42>
 8013270:	2316      	movs	r3, #22
 8013272:	6003      	str	r3, [r0, #0]
 8013274:	2001      	movs	r0, #1
 8013276:	e7e7      	b.n	8013248 <_raise_r+0x12>
 8013278:	2400      	movs	r4, #0
 801327a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801327e:	4628      	mov	r0, r5
 8013280:	4798      	blx	r3
 8013282:	2000      	movs	r0, #0
 8013284:	e7e0      	b.n	8013248 <_raise_r+0x12>
	...

08013288 <raise>:
 8013288:	4b02      	ldr	r3, [pc, #8]	; (8013294 <raise+0xc>)
 801328a:	4601      	mov	r1, r0
 801328c:	6818      	ldr	r0, [r3, #0]
 801328e:	f7ff bfd2 	b.w	8013236 <_raise_r>
 8013292:	bf00      	nop
 8013294:	2000002c 	.word	0x2000002c

08013298 <_kill_r>:
 8013298:	b538      	push	{r3, r4, r5, lr}
 801329a:	4d07      	ldr	r5, [pc, #28]	; (80132b8 <_kill_r+0x20>)
 801329c:	2300      	movs	r3, #0
 801329e:	4604      	mov	r4, r0
 80132a0:	4608      	mov	r0, r1
 80132a2:	4611      	mov	r1, r2
 80132a4:	602b      	str	r3, [r5, #0]
 80132a6:	f7f2 f99f 	bl	80055e8 <_kill>
 80132aa:	1c43      	adds	r3, r0, #1
 80132ac:	d102      	bne.n	80132b4 <_kill_r+0x1c>
 80132ae:	682b      	ldr	r3, [r5, #0]
 80132b0:	b103      	cbz	r3, 80132b4 <_kill_r+0x1c>
 80132b2:	6023      	str	r3, [r4, #0]
 80132b4:	bd38      	pop	{r3, r4, r5, pc}
 80132b6:	bf00      	nop
 80132b8:	200051a0 	.word	0x200051a0

080132bc <_getpid_r>:
 80132bc:	f7f2 b98c 	b.w	80055d8 <_getpid>

080132c0 <round>:
 80132c0:	ec51 0b10 	vmov	r0, r1, d0
 80132c4:	b570      	push	{r4, r5, r6, lr}
 80132c6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80132ca:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 80132ce:	2c13      	cmp	r4, #19
 80132d0:	ee10 2a10 	vmov	r2, s0
 80132d4:	460b      	mov	r3, r1
 80132d6:	dc19      	bgt.n	801330c <round+0x4c>
 80132d8:	2c00      	cmp	r4, #0
 80132da:	da09      	bge.n	80132f0 <round+0x30>
 80132dc:	3401      	adds	r4, #1
 80132de:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80132e2:	d103      	bne.n	80132ec <round+0x2c>
 80132e4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80132e8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80132ec:	2200      	movs	r2, #0
 80132ee:	e028      	b.n	8013342 <round+0x82>
 80132f0:	4d15      	ldr	r5, [pc, #84]	; (8013348 <round+0x88>)
 80132f2:	4125      	asrs	r5, r4
 80132f4:	ea01 0605 	and.w	r6, r1, r5
 80132f8:	4332      	orrs	r2, r6
 80132fa:	d00e      	beq.n	801331a <round+0x5a>
 80132fc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013300:	fa42 f404 	asr.w	r4, r2, r4
 8013304:	4423      	add	r3, r4
 8013306:	ea23 0305 	bic.w	r3, r3, r5
 801330a:	e7ef      	b.n	80132ec <round+0x2c>
 801330c:	2c33      	cmp	r4, #51	; 0x33
 801330e:	dd07      	ble.n	8013320 <round+0x60>
 8013310:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013314:	d101      	bne.n	801331a <round+0x5a>
 8013316:	f7ec ffe1 	bl	80002dc <__adddf3>
 801331a:	ec41 0b10 	vmov	d0, r0, r1
 801331e:	bd70      	pop	{r4, r5, r6, pc}
 8013320:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8013324:	f04f 35ff 	mov.w	r5, #4294967295
 8013328:	40f5      	lsrs	r5, r6
 801332a:	4228      	tst	r0, r5
 801332c:	d0f5      	beq.n	801331a <round+0x5a>
 801332e:	2101      	movs	r1, #1
 8013330:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8013334:	fa01 f404 	lsl.w	r4, r1, r4
 8013338:	1912      	adds	r2, r2, r4
 801333a:	bf28      	it	cs
 801333c:	185b      	addcs	r3, r3, r1
 801333e:	ea22 0205 	bic.w	r2, r2, r5
 8013342:	4619      	mov	r1, r3
 8013344:	4610      	mov	r0, r2
 8013346:	e7e8      	b.n	801331a <round+0x5a>
 8013348:	000fffff 	.word	0x000fffff

0801334c <fmaxf>:
 801334c:	b508      	push	{r3, lr}
 801334e:	ed2d 8b02 	vpush	{d8}
 8013352:	eeb0 8a40 	vmov.f32	s16, s0
 8013356:	eef0 8a60 	vmov.f32	s17, s1
 801335a:	f000 f82d 	bl	80133b8 <__fpclassifyf>
 801335e:	b148      	cbz	r0, 8013374 <fmaxf+0x28>
 8013360:	eeb0 0a68 	vmov.f32	s0, s17
 8013364:	f000 f828 	bl	80133b8 <__fpclassifyf>
 8013368:	b130      	cbz	r0, 8013378 <fmaxf+0x2c>
 801336a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801336e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013372:	dc01      	bgt.n	8013378 <fmaxf+0x2c>
 8013374:	eeb0 8a68 	vmov.f32	s16, s17
 8013378:	eeb0 0a48 	vmov.f32	s0, s16
 801337c:	ecbd 8b02 	vpop	{d8}
 8013380:	bd08      	pop	{r3, pc}

08013382 <fminf>:
 8013382:	b508      	push	{r3, lr}
 8013384:	ed2d 8b02 	vpush	{d8}
 8013388:	eeb0 8a40 	vmov.f32	s16, s0
 801338c:	eef0 8a60 	vmov.f32	s17, s1
 8013390:	f000 f812 	bl	80133b8 <__fpclassifyf>
 8013394:	b148      	cbz	r0, 80133aa <fminf+0x28>
 8013396:	eeb0 0a68 	vmov.f32	s0, s17
 801339a:	f000 f80d 	bl	80133b8 <__fpclassifyf>
 801339e:	b130      	cbz	r0, 80133ae <fminf+0x2c>
 80133a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80133a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133a8:	d401      	bmi.n	80133ae <fminf+0x2c>
 80133aa:	eeb0 8a68 	vmov.f32	s16, s17
 80133ae:	eeb0 0a48 	vmov.f32	s0, s16
 80133b2:	ecbd 8b02 	vpop	{d8}
 80133b6:	bd08      	pop	{r3, pc}

080133b8 <__fpclassifyf>:
 80133b8:	ee10 3a10 	vmov	r3, s0
 80133bc:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 80133c0:	d00d      	beq.n	80133de <__fpclassifyf+0x26>
 80133c2:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 80133c6:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 80133ca:	d30a      	bcc.n	80133e2 <__fpclassifyf+0x2a>
 80133cc:	4b07      	ldr	r3, [pc, #28]	; (80133ec <__fpclassifyf+0x34>)
 80133ce:	1e42      	subs	r2, r0, #1
 80133d0:	429a      	cmp	r2, r3
 80133d2:	d908      	bls.n	80133e6 <__fpclassifyf+0x2e>
 80133d4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 80133d8:	4258      	negs	r0, r3
 80133da:	4158      	adcs	r0, r3
 80133dc:	4770      	bx	lr
 80133de:	2002      	movs	r0, #2
 80133e0:	4770      	bx	lr
 80133e2:	2004      	movs	r0, #4
 80133e4:	4770      	bx	lr
 80133e6:	2003      	movs	r0, #3
 80133e8:	4770      	bx	lr
 80133ea:	bf00      	nop
 80133ec:	007ffffe 	.word	0x007ffffe

080133f0 <exp>:
 80133f0:	b538      	push	{r3, r4, r5, lr}
 80133f2:	ed2d 8b02 	vpush	{d8}
 80133f6:	ec55 4b10 	vmov	r4, r5, d0
 80133fa:	f000 f881 	bl	8013500 <__ieee754_exp>
 80133fe:	eeb0 8a40 	vmov.f32	s16, s0
 8013402:	eef0 8a60 	vmov.f32	s17, s1
 8013406:	ec45 4b10 	vmov	d0, r4, r5
 801340a:	f000 fab0 	bl	801396e <finite>
 801340e:	b168      	cbz	r0, 801342c <exp+0x3c>
 8013410:	a317      	add	r3, pc, #92	; (adr r3, 8013470 <exp+0x80>)
 8013412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013416:	4620      	mov	r0, r4
 8013418:	4629      	mov	r1, r5
 801341a:	f7ed fba5 	bl	8000b68 <__aeabi_dcmpgt>
 801341e:	b160      	cbz	r0, 801343a <exp+0x4a>
 8013420:	f7fb fdda 	bl	800efd8 <__errno>
 8013424:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8013460 <exp+0x70>
 8013428:	2322      	movs	r3, #34	; 0x22
 801342a:	6003      	str	r3, [r0, #0]
 801342c:	eeb0 0a48 	vmov.f32	s0, s16
 8013430:	eef0 0a68 	vmov.f32	s1, s17
 8013434:	ecbd 8b02 	vpop	{d8}
 8013438:	bd38      	pop	{r3, r4, r5, pc}
 801343a:	a30f      	add	r3, pc, #60	; (adr r3, 8013478 <exp+0x88>)
 801343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013440:	4620      	mov	r0, r4
 8013442:	4629      	mov	r1, r5
 8013444:	f7ed fb72 	bl	8000b2c <__aeabi_dcmplt>
 8013448:	2800      	cmp	r0, #0
 801344a:	d0ef      	beq.n	801342c <exp+0x3c>
 801344c:	f7fb fdc4 	bl	800efd8 <__errno>
 8013450:	2322      	movs	r3, #34	; 0x22
 8013452:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8013468 <exp+0x78>
 8013456:	6003      	str	r3, [r0, #0]
 8013458:	e7e8      	b.n	801342c <exp+0x3c>
 801345a:	bf00      	nop
 801345c:	f3af 8000 	nop.w
 8013460:	00000000 	.word	0x00000000
 8013464:	7ff00000 	.word	0x7ff00000
	...
 8013470:	fefa39ef 	.word	0xfefa39ef
 8013474:	40862e42 	.word	0x40862e42
 8013478:	d52d3051 	.word	0xd52d3051
 801347c:	c0874910 	.word	0xc0874910

08013480 <fmodf>:
 8013480:	b508      	push	{r3, lr}
 8013482:	ed2d 8b02 	vpush	{d8}
 8013486:	eef0 8a40 	vmov.f32	s17, s0
 801348a:	eeb0 8a60 	vmov.f32	s16, s1
 801348e:	f000 f9b9 	bl	8013804 <__ieee754_fmodf>
 8013492:	eef4 8a48 	vcmp.f32	s17, s16
 8013496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801349a:	d60c      	bvs.n	80134b6 <fmodf+0x36>
 801349c:	eddf 8a07 	vldr	s17, [pc, #28]	; 80134bc <fmodf+0x3c>
 80134a0:	eeb4 8a68 	vcmp.f32	s16, s17
 80134a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134a8:	d105      	bne.n	80134b6 <fmodf+0x36>
 80134aa:	f7fb fd95 	bl	800efd8 <__errno>
 80134ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80134b2:	2321      	movs	r3, #33	; 0x21
 80134b4:	6003      	str	r3, [r0, #0]
 80134b6:	ecbd 8b02 	vpop	{d8}
 80134ba:	bd08      	pop	{r3, pc}
 80134bc:	00000000 	.word	0x00000000

080134c0 <sqrtf>:
 80134c0:	b508      	push	{r3, lr}
 80134c2:	ed2d 8b02 	vpush	{d8}
 80134c6:	eeb0 8a40 	vmov.f32	s16, s0
 80134ca:	f000 fa1d 	bl	8013908 <__ieee754_sqrtf>
 80134ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80134d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d6:	d60c      	bvs.n	80134f2 <sqrtf+0x32>
 80134d8:	eddf 8a07 	vldr	s17, [pc, #28]	; 80134f8 <sqrtf+0x38>
 80134dc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80134e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134e4:	d505      	bpl.n	80134f2 <sqrtf+0x32>
 80134e6:	f7fb fd77 	bl	800efd8 <__errno>
 80134ea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80134ee:	2321      	movs	r3, #33	; 0x21
 80134f0:	6003      	str	r3, [r0, #0]
 80134f2:	ecbd 8b02 	vpop	{d8}
 80134f6:	bd08      	pop	{r3, pc}
	...

08013500 <__ieee754_exp>:
 8013500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013504:	ec55 4b10 	vmov	r4, r5, d0
 8013508:	49b5      	ldr	r1, [pc, #724]	; (80137e0 <__ieee754_exp+0x2e0>)
 801350a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801350e:	428b      	cmp	r3, r1
 8013510:	ed2d 8b04 	vpush	{d8-d9}
 8013514:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8013518:	d93d      	bls.n	8013596 <__ieee754_exp+0x96>
 801351a:	49b2      	ldr	r1, [pc, #712]	; (80137e4 <__ieee754_exp+0x2e4>)
 801351c:	428b      	cmp	r3, r1
 801351e:	d918      	bls.n	8013552 <__ieee754_exp+0x52>
 8013520:	ee10 3a10 	vmov	r3, s0
 8013524:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8013528:	4313      	orrs	r3, r2
 801352a:	d009      	beq.n	8013540 <__ieee754_exp+0x40>
 801352c:	ee10 2a10 	vmov	r2, s0
 8013530:	462b      	mov	r3, r5
 8013532:	4620      	mov	r0, r4
 8013534:	4629      	mov	r1, r5
 8013536:	f7ec fed1 	bl	80002dc <__adddf3>
 801353a:	4604      	mov	r4, r0
 801353c:	460d      	mov	r5, r1
 801353e:	e002      	b.n	8013546 <__ieee754_exp+0x46>
 8013540:	b10e      	cbz	r6, 8013546 <__ieee754_exp+0x46>
 8013542:	2400      	movs	r4, #0
 8013544:	2500      	movs	r5, #0
 8013546:	ecbd 8b04 	vpop	{d8-d9}
 801354a:	ec45 4b10 	vmov	d0, r4, r5
 801354e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013552:	a38d      	add	r3, pc, #564	; (adr r3, 8013788 <__ieee754_exp+0x288>)
 8013554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013558:	ee10 0a10 	vmov	r0, s0
 801355c:	4629      	mov	r1, r5
 801355e:	f7ed fb03 	bl	8000b68 <__aeabi_dcmpgt>
 8013562:	4607      	mov	r7, r0
 8013564:	b130      	cbz	r0, 8013574 <__ieee754_exp+0x74>
 8013566:	ecbd 8b04 	vpop	{d8-d9}
 801356a:	2000      	movs	r0, #0
 801356c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013570:	f000 b9f4 	b.w	801395c <__math_oflow>
 8013574:	a386      	add	r3, pc, #536	; (adr r3, 8013790 <__ieee754_exp+0x290>)
 8013576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801357a:	4620      	mov	r0, r4
 801357c:	4629      	mov	r1, r5
 801357e:	f7ed fad5 	bl	8000b2c <__aeabi_dcmplt>
 8013582:	2800      	cmp	r0, #0
 8013584:	f000 808b 	beq.w	801369e <__ieee754_exp+0x19e>
 8013588:	ecbd 8b04 	vpop	{d8-d9}
 801358c:	4638      	mov	r0, r7
 801358e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013592:	f000 b9da 	b.w	801394a <__math_uflow>
 8013596:	4a94      	ldr	r2, [pc, #592]	; (80137e8 <__ieee754_exp+0x2e8>)
 8013598:	4293      	cmp	r3, r2
 801359a:	f240 80ac 	bls.w	80136f6 <__ieee754_exp+0x1f6>
 801359e:	4a93      	ldr	r2, [pc, #588]	; (80137ec <__ieee754_exp+0x2ec>)
 80135a0:	4293      	cmp	r3, r2
 80135a2:	d87c      	bhi.n	801369e <__ieee754_exp+0x19e>
 80135a4:	4b92      	ldr	r3, [pc, #584]	; (80137f0 <__ieee754_exp+0x2f0>)
 80135a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80135aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135ae:	ee10 0a10 	vmov	r0, s0
 80135b2:	4629      	mov	r1, r5
 80135b4:	f7ec fe90 	bl	80002d8 <__aeabi_dsub>
 80135b8:	4b8e      	ldr	r3, [pc, #568]	; (80137f4 <__ieee754_exp+0x2f4>)
 80135ba:	00f7      	lsls	r7, r6, #3
 80135bc:	443b      	add	r3, r7
 80135be:	ed93 7b00 	vldr	d7, [r3]
 80135c2:	f1c6 0a01 	rsb	sl, r6, #1
 80135c6:	4680      	mov	r8, r0
 80135c8:	4689      	mov	r9, r1
 80135ca:	ebaa 0a06 	sub.w	sl, sl, r6
 80135ce:	eeb0 8a47 	vmov.f32	s16, s14
 80135d2:	eef0 8a67 	vmov.f32	s17, s15
 80135d6:	ec53 2b18 	vmov	r2, r3, d8
 80135da:	4640      	mov	r0, r8
 80135dc:	4649      	mov	r1, r9
 80135de:	f7ec fe7b 	bl	80002d8 <__aeabi_dsub>
 80135e2:	4604      	mov	r4, r0
 80135e4:	460d      	mov	r5, r1
 80135e6:	4622      	mov	r2, r4
 80135e8:	462b      	mov	r3, r5
 80135ea:	4620      	mov	r0, r4
 80135ec:	4629      	mov	r1, r5
 80135ee:	f7ed f82b 	bl	8000648 <__aeabi_dmul>
 80135f2:	a369      	add	r3, pc, #420	; (adr r3, 8013798 <__ieee754_exp+0x298>)
 80135f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f8:	4606      	mov	r6, r0
 80135fa:	460f      	mov	r7, r1
 80135fc:	f7ed f824 	bl	8000648 <__aeabi_dmul>
 8013600:	a367      	add	r3, pc, #412	; (adr r3, 80137a0 <__ieee754_exp+0x2a0>)
 8013602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013606:	f7ec fe67 	bl	80002d8 <__aeabi_dsub>
 801360a:	4632      	mov	r2, r6
 801360c:	463b      	mov	r3, r7
 801360e:	f7ed f81b 	bl	8000648 <__aeabi_dmul>
 8013612:	a365      	add	r3, pc, #404	; (adr r3, 80137a8 <__ieee754_exp+0x2a8>)
 8013614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013618:	f7ec fe60 	bl	80002dc <__adddf3>
 801361c:	4632      	mov	r2, r6
 801361e:	463b      	mov	r3, r7
 8013620:	f7ed f812 	bl	8000648 <__aeabi_dmul>
 8013624:	a362      	add	r3, pc, #392	; (adr r3, 80137b0 <__ieee754_exp+0x2b0>)
 8013626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801362a:	f7ec fe55 	bl	80002d8 <__aeabi_dsub>
 801362e:	4632      	mov	r2, r6
 8013630:	463b      	mov	r3, r7
 8013632:	f7ed f809 	bl	8000648 <__aeabi_dmul>
 8013636:	a360      	add	r3, pc, #384	; (adr r3, 80137b8 <__ieee754_exp+0x2b8>)
 8013638:	e9d3 2300 	ldrd	r2, r3, [r3]
 801363c:	f7ec fe4e 	bl	80002dc <__adddf3>
 8013640:	4632      	mov	r2, r6
 8013642:	463b      	mov	r3, r7
 8013644:	f7ed f800 	bl	8000648 <__aeabi_dmul>
 8013648:	4602      	mov	r2, r0
 801364a:	460b      	mov	r3, r1
 801364c:	4620      	mov	r0, r4
 801364e:	4629      	mov	r1, r5
 8013650:	f7ec fe42 	bl	80002d8 <__aeabi_dsub>
 8013654:	4602      	mov	r2, r0
 8013656:	460b      	mov	r3, r1
 8013658:	4606      	mov	r6, r0
 801365a:	460f      	mov	r7, r1
 801365c:	4620      	mov	r0, r4
 801365e:	4629      	mov	r1, r5
 8013660:	f7ec fff2 	bl	8000648 <__aeabi_dmul>
 8013664:	ec41 0b19 	vmov	d9, r0, r1
 8013668:	f1ba 0f00 	cmp.w	sl, #0
 801366c:	d15d      	bne.n	801372a <__ieee754_exp+0x22a>
 801366e:	2200      	movs	r2, #0
 8013670:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013674:	4630      	mov	r0, r6
 8013676:	4639      	mov	r1, r7
 8013678:	f7ec fe2e 	bl	80002d8 <__aeabi_dsub>
 801367c:	4602      	mov	r2, r0
 801367e:	460b      	mov	r3, r1
 8013680:	ec51 0b19 	vmov	r0, r1, d9
 8013684:	f7ed f90a 	bl	800089c <__aeabi_ddiv>
 8013688:	4622      	mov	r2, r4
 801368a:	462b      	mov	r3, r5
 801368c:	f7ec fe24 	bl	80002d8 <__aeabi_dsub>
 8013690:	4602      	mov	r2, r0
 8013692:	460b      	mov	r3, r1
 8013694:	2000      	movs	r0, #0
 8013696:	4958      	ldr	r1, [pc, #352]	; (80137f8 <__ieee754_exp+0x2f8>)
 8013698:	f7ec fe1e 	bl	80002d8 <__aeabi_dsub>
 801369c:	e74d      	b.n	801353a <__ieee754_exp+0x3a>
 801369e:	4857      	ldr	r0, [pc, #348]	; (80137fc <__ieee754_exp+0x2fc>)
 80136a0:	a347      	add	r3, pc, #284	; (adr r3, 80137c0 <__ieee754_exp+0x2c0>)
 80136a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a6:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 80136aa:	4629      	mov	r1, r5
 80136ac:	4620      	mov	r0, r4
 80136ae:	f7ec ffcb 	bl	8000648 <__aeabi_dmul>
 80136b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80136b6:	f7ec fe11 	bl	80002dc <__adddf3>
 80136ba:	f7ed fa75 	bl	8000ba8 <__aeabi_d2iz>
 80136be:	4682      	mov	sl, r0
 80136c0:	f7ec ff58 	bl	8000574 <__aeabi_i2d>
 80136c4:	a340      	add	r3, pc, #256	; (adr r3, 80137c8 <__ieee754_exp+0x2c8>)
 80136c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ca:	4606      	mov	r6, r0
 80136cc:	460f      	mov	r7, r1
 80136ce:	f7ec ffbb 	bl	8000648 <__aeabi_dmul>
 80136d2:	4602      	mov	r2, r0
 80136d4:	460b      	mov	r3, r1
 80136d6:	4620      	mov	r0, r4
 80136d8:	4629      	mov	r1, r5
 80136da:	f7ec fdfd 	bl	80002d8 <__aeabi_dsub>
 80136de:	a33c      	add	r3, pc, #240	; (adr r3, 80137d0 <__ieee754_exp+0x2d0>)
 80136e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136e4:	4680      	mov	r8, r0
 80136e6:	4689      	mov	r9, r1
 80136e8:	4630      	mov	r0, r6
 80136ea:	4639      	mov	r1, r7
 80136ec:	f7ec ffac 	bl	8000648 <__aeabi_dmul>
 80136f0:	ec41 0b18 	vmov	d8, r0, r1
 80136f4:	e76f      	b.n	80135d6 <__ieee754_exp+0xd6>
 80136f6:	4a42      	ldr	r2, [pc, #264]	; (8013800 <__ieee754_exp+0x300>)
 80136f8:	4293      	cmp	r3, r2
 80136fa:	d811      	bhi.n	8013720 <__ieee754_exp+0x220>
 80136fc:	a336      	add	r3, pc, #216	; (adr r3, 80137d8 <__ieee754_exp+0x2d8>)
 80136fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013702:	ee10 0a10 	vmov	r0, s0
 8013706:	4629      	mov	r1, r5
 8013708:	f7ec fde8 	bl	80002dc <__adddf3>
 801370c:	4b3a      	ldr	r3, [pc, #232]	; (80137f8 <__ieee754_exp+0x2f8>)
 801370e:	2200      	movs	r2, #0
 8013710:	f7ed fa2a 	bl	8000b68 <__aeabi_dcmpgt>
 8013714:	b138      	cbz	r0, 8013726 <__ieee754_exp+0x226>
 8013716:	4b38      	ldr	r3, [pc, #224]	; (80137f8 <__ieee754_exp+0x2f8>)
 8013718:	2200      	movs	r2, #0
 801371a:	4620      	mov	r0, r4
 801371c:	4629      	mov	r1, r5
 801371e:	e70a      	b.n	8013536 <__ieee754_exp+0x36>
 8013720:	f04f 0a00 	mov.w	sl, #0
 8013724:	e75f      	b.n	80135e6 <__ieee754_exp+0xe6>
 8013726:	4682      	mov	sl, r0
 8013728:	e75d      	b.n	80135e6 <__ieee754_exp+0xe6>
 801372a:	4632      	mov	r2, r6
 801372c:	463b      	mov	r3, r7
 801372e:	2000      	movs	r0, #0
 8013730:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8013734:	f7ec fdd0 	bl	80002d8 <__aeabi_dsub>
 8013738:	4602      	mov	r2, r0
 801373a:	460b      	mov	r3, r1
 801373c:	ec51 0b19 	vmov	r0, r1, d9
 8013740:	f7ed f8ac 	bl	800089c <__aeabi_ddiv>
 8013744:	4602      	mov	r2, r0
 8013746:	460b      	mov	r3, r1
 8013748:	ec51 0b18 	vmov	r0, r1, d8
 801374c:	f7ec fdc4 	bl	80002d8 <__aeabi_dsub>
 8013750:	4642      	mov	r2, r8
 8013752:	464b      	mov	r3, r9
 8013754:	f7ec fdc0 	bl	80002d8 <__aeabi_dsub>
 8013758:	4602      	mov	r2, r0
 801375a:	460b      	mov	r3, r1
 801375c:	2000      	movs	r0, #0
 801375e:	4926      	ldr	r1, [pc, #152]	; (80137f8 <__ieee754_exp+0x2f8>)
 8013760:	f7ec fdba 	bl	80002d8 <__aeabi_dsub>
 8013764:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8013768:	4592      	cmp	sl, r2
 801376a:	db02      	blt.n	8013772 <__ieee754_exp+0x272>
 801376c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8013770:	e6e3      	b.n	801353a <__ieee754_exp+0x3a>
 8013772:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8013776:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801377a:	2200      	movs	r2, #0
 801377c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8013780:	f7ec ff62 	bl	8000648 <__aeabi_dmul>
 8013784:	e6d9      	b.n	801353a <__ieee754_exp+0x3a>
 8013786:	bf00      	nop
 8013788:	fefa39ef 	.word	0xfefa39ef
 801378c:	40862e42 	.word	0x40862e42
 8013790:	d52d3051 	.word	0xd52d3051
 8013794:	c0874910 	.word	0xc0874910
 8013798:	72bea4d0 	.word	0x72bea4d0
 801379c:	3e663769 	.word	0x3e663769
 80137a0:	c5d26bf1 	.word	0xc5d26bf1
 80137a4:	3ebbbd41 	.word	0x3ebbbd41
 80137a8:	af25de2c 	.word	0xaf25de2c
 80137ac:	3f11566a 	.word	0x3f11566a
 80137b0:	16bebd93 	.word	0x16bebd93
 80137b4:	3f66c16c 	.word	0x3f66c16c
 80137b8:	5555553e 	.word	0x5555553e
 80137bc:	3fc55555 	.word	0x3fc55555
 80137c0:	652b82fe 	.word	0x652b82fe
 80137c4:	3ff71547 	.word	0x3ff71547
 80137c8:	fee00000 	.word	0xfee00000
 80137cc:	3fe62e42 	.word	0x3fe62e42
 80137d0:	35793c76 	.word	0x35793c76
 80137d4:	3dea39ef 	.word	0x3dea39ef
 80137d8:	8800759c 	.word	0x8800759c
 80137dc:	7e37e43c 	.word	0x7e37e43c
 80137e0:	40862e41 	.word	0x40862e41
 80137e4:	7fefffff 	.word	0x7fefffff
 80137e8:	3fd62e42 	.word	0x3fd62e42
 80137ec:	3ff0a2b1 	.word	0x3ff0a2b1
 80137f0:	08014e40 	.word	0x08014e40
 80137f4:	08014e50 	.word	0x08014e50
 80137f8:	3ff00000 	.word	0x3ff00000
 80137fc:	08014e30 	.word	0x08014e30
 8013800:	3defffff 	.word	0x3defffff

08013804 <__ieee754_fmodf>:
 8013804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013806:	ee10 5a90 	vmov	r5, s1
 801380a:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 801380e:	d009      	beq.n	8013824 <__ieee754_fmodf+0x20>
 8013810:	ee10 2a10 	vmov	r2, s0
 8013814:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8013818:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801381c:	da02      	bge.n	8013824 <__ieee754_fmodf+0x20>
 801381e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013822:	dd04      	ble.n	801382e <__ieee754_fmodf+0x2a>
 8013824:	ee60 0a20 	vmul.f32	s1, s0, s1
 8013828:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 801382c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801382e:	42a3      	cmp	r3, r4
 8013830:	dbfc      	blt.n	801382c <__ieee754_fmodf+0x28>
 8013832:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8013836:	d105      	bne.n	8013844 <__ieee754_fmodf+0x40>
 8013838:	4b32      	ldr	r3, [pc, #200]	; (8013904 <__ieee754_fmodf+0x100>)
 801383a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 801383e:	ed93 0a00 	vldr	s0, [r3]
 8013842:	e7f3      	b.n	801382c <__ieee754_fmodf+0x28>
 8013844:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8013848:	d13f      	bne.n	80138ca <__ieee754_fmodf+0xc6>
 801384a:	0219      	lsls	r1, r3, #8
 801384c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8013850:	2900      	cmp	r1, #0
 8013852:	dc37      	bgt.n	80138c4 <__ieee754_fmodf+0xc0>
 8013854:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8013858:	d13d      	bne.n	80138d6 <__ieee754_fmodf+0xd2>
 801385a:	0227      	lsls	r7, r4, #8
 801385c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8013860:	2f00      	cmp	r7, #0
 8013862:	da35      	bge.n	80138d0 <__ieee754_fmodf+0xcc>
 8013864:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8013868:	bfbb      	ittet	lt
 801386a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801386e:	1a12      	sublt	r2, r2, r0
 8013870:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8013874:	4093      	lsllt	r3, r2
 8013876:	bfa8      	it	ge
 8013878:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801387c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8013880:	bfb5      	itete	lt
 8013882:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8013886:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 801388a:	1a52      	sublt	r2, r2, r1
 801388c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8013890:	bfb8      	it	lt
 8013892:	4094      	lsllt	r4, r2
 8013894:	1a40      	subs	r0, r0, r1
 8013896:	1b1a      	subs	r2, r3, r4
 8013898:	bb00      	cbnz	r0, 80138dc <__ieee754_fmodf+0xd8>
 801389a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 801389e:	bf38      	it	cc
 80138a0:	4613      	movcc	r3, r2
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d0c8      	beq.n	8013838 <__ieee754_fmodf+0x34>
 80138a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80138aa:	db1f      	blt.n	80138ec <__ieee754_fmodf+0xe8>
 80138ac:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80138b0:	db1f      	blt.n	80138f2 <__ieee754_fmodf+0xee>
 80138b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80138b6:	317f      	adds	r1, #127	; 0x7f
 80138b8:	4333      	orrs	r3, r6
 80138ba:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80138be:	ee00 3a10 	vmov	s0, r3
 80138c2:	e7b3      	b.n	801382c <__ieee754_fmodf+0x28>
 80138c4:	3801      	subs	r0, #1
 80138c6:	0049      	lsls	r1, r1, #1
 80138c8:	e7c2      	b.n	8013850 <__ieee754_fmodf+0x4c>
 80138ca:	15d8      	asrs	r0, r3, #23
 80138cc:	387f      	subs	r0, #127	; 0x7f
 80138ce:	e7c1      	b.n	8013854 <__ieee754_fmodf+0x50>
 80138d0:	3901      	subs	r1, #1
 80138d2:	007f      	lsls	r7, r7, #1
 80138d4:	e7c4      	b.n	8013860 <__ieee754_fmodf+0x5c>
 80138d6:	15e1      	asrs	r1, r4, #23
 80138d8:	397f      	subs	r1, #127	; 0x7f
 80138da:	e7c3      	b.n	8013864 <__ieee754_fmodf+0x60>
 80138dc:	2a00      	cmp	r2, #0
 80138de:	da02      	bge.n	80138e6 <__ieee754_fmodf+0xe2>
 80138e0:	005b      	lsls	r3, r3, #1
 80138e2:	3801      	subs	r0, #1
 80138e4:	e7d7      	b.n	8013896 <__ieee754_fmodf+0x92>
 80138e6:	d0a7      	beq.n	8013838 <__ieee754_fmodf+0x34>
 80138e8:	0053      	lsls	r3, r2, #1
 80138ea:	e7fa      	b.n	80138e2 <__ieee754_fmodf+0xde>
 80138ec:	005b      	lsls	r3, r3, #1
 80138ee:	3901      	subs	r1, #1
 80138f0:	e7d9      	b.n	80138a6 <__ieee754_fmodf+0xa2>
 80138f2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80138f6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80138fa:	3182      	adds	r1, #130	; 0x82
 80138fc:	410b      	asrs	r3, r1
 80138fe:	4333      	orrs	r3, r6
 8013900:	e7dd      	b.n	80138be <__ieee754_fmodf+0xba>
 8013902:	bf00      	nop
 8013904:	08014e60 	.word	0x08014e60

08013908 <__ieee754_sqrtf>:
 8013908:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801390c:	4770      	bx	lr

0801390e <with_errno>:
 801390e:	b570      	push	{r4, r5, r6, lr}
 8013910:	4604      	mov	r4, r0
 8013912:	460d      	mov	r5, r1
 8013914:	4616      	mov	r6, r2
 8013916:	f7fb fb5f 	bl	800efd8 <__errno>
 801391a:	4629      	mov	r1, r5
 801391c:	6006      	str	r6, [r0, #0]
 801391e:	4620      	mov	r0, r4
 8013920:	bd70      	pop	{r4, r5, r6, pc}

08013922 <xflow>:
 8013922:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013924:	4614      	mov	r4, r2
 8013926:	461d      	mov	r5, r3
 8013928:	b108      	cbz	r0, 801392e <xflow+0xc>
 801392a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801392e:	e9cd 2300 	strd	r2, r3, [sp]
 8013932:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013936:	4620      	mov	r0, r4
 8013938:	4629      	mov	r1, r5
 801393a:	f7ec fe85 	bl	8000648 <__aeabi_dmul>
 801393e:	2222      	movs	r2, #34	; 0x22
 8013940:	b003      	add	sp, #12
 8013942:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013946:	f7ff bfe2 	b.w	801390e <with_errno>

0801394a <__math_uflow>:
 801394a:	b508      	push	{r3, lr}
 801394c:	2200      	movs	r2, #0
 801394e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013952:	f7ff ffe6 	bl	8013922 <xflow>
 8013956:	ec41 0b10 	vmov	d0, r0, r1
 801395a:	bd08      	pop	{r3, pc}

0801395c <__math_oflow>:
 801395c:	b508      	push	{r3, lr}
 801395e:	2200      	movs	r2, #0
 8013960:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8013964:	f7ff ffdd 	bl	8013922 <xflow>
 8013968:	ec41 0b10 	vmov	d0, r0, r1
 801396c:	bd08      	pop	{r3, pc}

0801396e <finite>:
 801396e:	b082      	sub	sp, #8
 8013970:	ed8d 0b00 	vstr	d0, [sp]
 8013974:	9801      	ldr	r0, [sp, #4]
 8013976:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801397a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801397e:	0fc0      	lsrs	r0, r0, #31
 8013980:	b002      	add	sp, #8
 8013982:	4770      	bx	lr

08013984 <_init>:
 8013984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013986:	bf00      	nop
 8013988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801398a:	bc08      	pop	{r3}
 801398c:	469e      	mov	lr, r3
 801398e:	4770      	bx	lr

08013990 <_fini>:
 8013990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013992:	bf00      	nop
 8013994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013996:	bc08      	pop	{r3}
 8013998:	469e      	mov	lr, r3
 801399a:	4770      	bx	lr
