# ğŸš€ Hey there! I'm Keshava! ğŸ‘‹ ğŸ˜Š

ğŸ”¹ **VLSI Design | RTL Design & Verification | FPGA/ASIC Development | Hardware Acceleration**

## ğŸ’¡ About Me
ğŸ’¡ I enjoy diving into VLSI Design, Hardware Acceleration, and Semiconductor Technologies to develop efficient systems and solve complex problems.  
ğŸ“ I'm currently pursuing Master of Science in Electrical and Computer Engineering at Illinois Institute of Technology.  
ğŸŒ± Iâ€™m passionate about expanding my expertise in VLSI Design, FPGA Design, Machine Learning, and High-Performance Computing.  
âœï¸ Outside of academics, I'm passionate about videography, photography, and creating short films ğŸ¬ğŸ“¸, constantly experimenting with new ideas to capture and tell stories in visually creative ways. ğŸŒŸ  
ğŸ’¬ I'm currently seeking full-time opportunities starting May 2025 in VLSI Design, FPGA Design, or Hardware/Software Co-Design roles.  
âœ‰ï¸ You can email me at [kreddygattu@gmail.com](mailto:kreddygattu@gmail.com). Iâ€™ll do my best to respond promptly!  
ğŸ”— Letâ€™s connect on [LinkedIn](https://www.linkedin.com/in/your-linkedin-profile) to share knowledge and opportunities.

## ğŸ“ Education
**ğŸ“ Illinois Institute of Technology, Chicago**  
ğŸ“ **Master of Science in Electrical and Computer Engineering**  
ğŸ“… **August 2023 - May 2025**  

âœ¨ **Specialization:** VLSI Design & Microelectronics  
ğŸ”¬ **Focus Areas:** Hardware Efficiency, Power Optimization & Semiconductor Advancements  

ğŸ“Œ **Key Highlights:**  
âœ… Hands-on **VLSI design projects** using **Cadence Virtuoso, Synopsys Design Compiler, Xilinx Vivado** ğŸ› ï¸  
âœ… Expertise in **power optimization, static timing analysis & performance evaluation** âš¡  
âœ… Designed **FPGA & ASIC hardware accelerators** for ML models & optimized digital circuits ğŸš€  

ğŸ“š **Relevant Coursework:**  
ğŸ”¹ **Advanced Computer Architecture** ğŸ–¥ï¸  
ğŸ”¹ **Analysis & Design of Integrated Circuits** ğŸ”  
ğŸ”¹ **Introduction to VLSI Design** ğŸ—ï¸  
ğŸ”¹ **Digital System-on-Chip Design** âš™ï¸  
ğŸ”¹ **RF Integrated Circuit Design** ğŸ“¡  
ğŸ”¹ **High-Performance VLSI/IC Systems** ğŸš€  
ğŸ”¹ **Hardware/Software Co-Design** ğŸ”„  
ğŸ”¹ **Advanced VLSI System Design** ğŸ”§  
ğŸ”¹ **Hardware Acceleration for ML** ğŸ¤–  
ğŸ”¹ **Object-Oriented Programming for ML** ğŸ’»  

**ğŸ“ Jawaharlal Nehru Technological University**  
ğŸ“ **Bachelor of Technology in Electronics and Communication Engineering**  
ğŸ“… **June 2019 - August 2023**  

ğŸ† **Academic Achievements:**  
âœ… Secured **top grade in class** ğŸ–ï¸  
âœ… Ranked **1st among 120 students** in **"Programming for Problem Solving"** ğŸ…  

ğŸ“š **Relevant Coursework:**  
ğŸ”¹ **Applied Physics** ğŸ”¬  
ğŸ”¹ **Programming for Problem Solving** ğŸ’»  
ğŸ”¹ **Basic Electrical Engineering** âš¡  
ğŸ”¹ **Electronic Devices and Circuits** ğŸ”©  
ğŸ”¹ **Digital System Design** ğŸ—ï¸  
ğŸ”¹ **Signals and Systems** ğŸ“Š  
ğŸ”¹ **Electromagnetic Fields and Waves** ğŸ“¡  
ğŸ”¹ **Analog and Digital Communications** ğŸ“»  
ğŸ”¹ **Linear IC Applications** ğŸ”  
ğŸ”¹ **Electronic Circuit Analysis** ğŸ“  
ğŸ”¹ **Microprocessors & Microcontrollers** ğŸ–¥ï¸  
ğŸ”¹ **Control Systems** ğŸ›ï¸  
ğŸ”¹ **Data Communications and Networks** ğŸŒ  
ğŸ”¹ **Digital Signal Processing** ğŸ¼  
ğŸ”¹ **VLSI Design** ğŸ­  
ğŸ”¹ **Computer Organization & Operating Systems** ğŸ–§  
ğŸ”¹ **Embedded System Design** ğŸ”„  
ğŸ”¹ **Low Power VLSI Design** âš™ï¸  

## ğŸš€ What I Do
**ğŸš€ PASSIONATE VLSI & HARDWARE ENGINEER OBSESSED WITH PUSHING THE LIMITS OF SEMICONDUCTOR DESIGN! ğŸš€**

## ğŸ”¥ Skills & Expertise
- **ğŸ”¥ RTL Design & Digital IC Design** â€“ Building high-performance, low-power circuits from concept to silicon
- **âš¡ Design Verification & UVM** â€“ Creating robust testbenches with SystemVerilog, UVM, and coverage-driven verification
- **ğŸ› ï¸ ASIC & FPGA Development** â€“ Optimizing hardware for speed, efficiency, and real-world performance
- **ğŸ” Physical Design & Timing Analysis** â€“ Ensuring design integrity with power, timing, and layout optimization
- **ğŸ“¡ High-Speed Protocols & Computer Architecture** â€“ Deep knowledge of cache coherence, DDR, and interfaces like I2C, SPI, UART, MSI, MESI
- **ğŸš€ FPGA-based Hardware Acceleration** â€“ Designing cutting-edge accelerators for ML and AI workloads
- **ğŸ’¡ Hands-on with Industry-Leading EDA Tools** â€“ Synopsys, Cadence, Xilinx, ModelSim, QuestaSim, and more!

## ğŸ› ï¸ Arsenal of Expertise
![Verilog](https://img.shields.io/badge/Verilog-007396?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-00599C?style=for-the-badge&logo=systemverilog&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white)
![UVM](https://img.shields.io/badge/UVM-339933?style=for-the-badge&logo=uvm&logoColor=white)

![Cadence Virtuoso](https://img.shields.io/badge/Cadence_Virtuoso-000000?style=for-the-badge&logo=cadence&logoColor=white)
![Synopsys Design Compiler](https://img.shields.io/badge/Synopsys_Design_Compiler-092E20?style=for-the-badge&logo=synopsys&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx_Vivado-FF0000?style=for-the-badge&logo=xilinx&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-007ACC?style=for-the-badge&logo=modelsim&logoColor=white)
![QuestaSim](https://img.shields.io/badge/QuestaSim-2C2255?style=for-the-badge&logo=questasim&logoColor=white)

![RTL Design](https://img.shields.io/badge/RTL_Design-007396?style=for-the-badge&logo=rtl-design&logoColor=white)
![Digital IC Design](https://img.shields.io/badge/Digital_IC_Design-00599C?style=for-the-badge&logo=digital-ic-design&logoColor=white)
![Functional Verification](https://img.shields.io/badge/Functional_Verification-3776AB?style=for-the-badge&logo=functional-verification&logoColor=white)
![Testbench Development](https://img.shields.io/badge/Testbench_Development-A8B9CC?style=for-the-badge&logo=testbench-development&logoColor=white)

![ASIC Design](https://img.shields.io/badge/ASIC_Design-FF0000?style=for-the-badge&logo=asic-design&logoColor=white)
![FPGA Design](https://img.shields.io/badge/FPGA_Design-007ACC?style=for-the-badge&logo=fpga-design&logoColor=white)
![Power Optimization](https://img.shields.io/badge/Power_Optimization-2C2255?style=for-the-badge&logo=power-optimization&logoColor=white)
![High-Performance Computing](https://img.shields.io/badge/High_Performance_Computing-339933?style=for-the-badge&logo=high-performance-computing&logoColor=white)

![Static Timing Analysis](https://img.shields.io/badge/Static_Timing_Analysis-007396?style=for-the-badge&logo=static-timing-analysis&logoColor=white)
![Clock Gating](https://img.shields.io/badge/Clock_Gating-00599C?style=for-the-badge&logo=clock-gating&logoColor=white)
![Power Gating](https://img.shields.io/badge/Power_Gating-3776AB?style=for-the-badge&logo=power-gating&logoColor=white)
![Synthesis](https://img.shields.io/badge/Synthesis-A8B9CC?style=for-the-badge&logo=synthesis&logoColor=white)
![Equivalence Checking](https://img.shields.io/badge/Equivalence_Checking-FF0000?style=for-the-badge&logo=equivalence-checking&logoColor=white)

![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-FF0000?style=for-the-badge&logo=hardware-acceleration&logoColor=white)
![Embedded System Design](https://img.shields.io/badge/Embedded_System_Design-007396?style=for-the-badge&logo=embedded-system-design&logoColor=white)
![Microprocessors & Microcontrollers](https://img.shields.io/badge/Microprocessors_&_Microcontrollers-00599C?style=for-the-badge&logo=microprocessors-microcontrollers&logoColor=white)

![Digital Signal Processing](https://img.shields.io/badge/Digital_Signal_Processing-3776AB?style=for-the-badge&logo=digital-signal-processing&logoColor=white)

![Design Verification](https://img.shields.io/badge/Design_Verification-339933?style=for-the-badge&logo=design-verification&logoColor=white)
![Formal Verification](https://img.shields.io/badge/Formal_Verification-007396?style=for-the-badge&logo=formal-verification&logoColor=white)

![VLSI Layout Design](https://img.shields.io/badge/VLSI_Layout_Design-00599C?style=for-the-badge&logo=vlsi-layout-design&logoColor=white)
![Cache Coherence](https://img.shields.io/badge/Cache_Coherence-3776AB?style=for-the-badge&logo=cache-coherence&logoColor=white)
![DDR](https://img.shields.io/badge/DDR-2C2255?style=for-the-badge&logo=ddr&logoColor=white)
![Pipelining](https://img.shields.io/badge/Pipelining-339933?style=for-the-badge&logo=pipelining&logoColor=white)

![I2C](https://img.shields.io/badge/I2C-007396?style=for-the-badge&logo=i2c&logoColor=white)
![SPI](https://img.shields.io/badge/SPI-00599C?style=for-the-badge&logo=spi&logoColor=white)
![UART](https://img.shields.io/badge/UART-3776AB?style=for-the-badge&logo=uart&logoColor=white)

## ğŸ› ï¸ Semiconductor & VLSI Expertise
- **ğŸ”§ Digital IC Design & RTL Development** â€“ RTL coding, synthesis, functional verification, and gate-level simulations using Verilog/SystemVerilog.
- **ğŸ”Œ ASIC & FPGA Design** â€“ End-to-end ASIC design flow, FPGA prototyping, and hardware acceleration using HLS, Xilinx Vivado, and Synopsys tools.
- **âš¡ Low-Power & High-Performance Optimization** â€“ Implementation of clock gating, power gating, pipelining, loop unrolling, and floorplanning for efficient designs.
- **ğŸ–¥ï¸ EDA Tools & Semiconductor Technology** â€“ Proficient in Cadence Virtuoso, Synopsys Design Compiler, QuestaSim, ModelSim, and CMOS/FinFET-based design methodologies.
- **ğŸ§ª Verification & Testbench Development** â€“ Expertise in UVM-based testbenches, coverage-driven verification, gate-level simulation, and debugging.
- **ğŸ“¡ Semiconductor Protocols & System Design** â€“ Strong understanding of AXI, AMBA, MIPI, I2C, SPI, UART with real-world implementation experience.

## ğŸ’¼ Industry Experience

### ğŸš€ **Internship in RTL Design Using Verilog HDL**  
**National Institute of Electronics & Information Technology (NIELIT)**  
ğŸ“… *May 2024 â€“ June 2024*  
- ğŸ—ï¸ Designed and implemented a **32-bit processor using Verilog HDL**, achieving **100% functional verification** through simulation.
- ğŸš€ Optimized pipeline structure, **reducing critical path delay by 15%**.
- âš¡ Developed a **systolic array architecture** for high-performance computation, increasing data processing speed by **40%** and reducing resource utilization by **30%**.
- ğŸ–¥ï¸ Completed an **OLED implementation project for FPGA**, integrating **IP cores and AXI bus**, resulting in **25% faster data transfer rates** and **20% reduced power consumption** through clock gating.

---

### ğŸ” **Security Architecture Intern**  
**Excelerate**  
ğŸ“… *May 2023 â€“ June 2023*  
- ğŸ–¥ï¸ Implemented **virtualization environments using VMware**, improving **system performance by 25%** for threat assessment testing.
- ğŸ›¡ï¸ Engineered **secure virtual machines with custom security tools**, reducing vulnerabilities by **40%**.
- ğŸ“‘ Developed **technical documentation and infrastructure design proposals**, **streamlining project implementation by 30%**.

---

### ğŸ¤– **AI and Data Analysis Intern**  
**Cognizant**  
ğŸ“… *January 2022 â€“ June 2022*  
- ğŸ“Š Completed a **machine learning lifecycle program**, applying **data analysis techniques** to improve model accuracy by **20%**.
- ğŸ§  Developed a **neural network model using TensorFlow**, achieving **90% accuracy in pattern recognition**.
- ğŸ› ï¸ Utilized **Python and Pandas** for **exploratory data analysis**, extracting **actionable insights** from complex datasets.

- ## Academic Tutor (Self-Employed)
*August 2020 â€“ present*


- ğŸ“š Provided personalized tutoring in Mathematics, Science, and Programming languages (C Language) to students ranging from 6th grade to undergraduate levels. 

- ğŸ¯ Specialized in preparing students for competitive exams such as EAMCET and JEE, tailoring study plans to individual needs.

- ğŸ‘©â€ğŸ« Assisted undergraduate peers in mastering challenging subjects including Engineering Graphics, Digital Signal Processing, and Control Systems, contributing to improved academic performance.

- ğŸ† Achieved 'A' grades in Digital Signal Processing and Control Systems, demonstrating a strong grasp of complex concepts.

- ğŸŒŸ Tutored over 30 students, leading to significant improvements in their grades and a deeper understanding of the subjects.



## ğŸ”¬ Key Projects & Research Contributions
- **ğŸ–¥ï¸ 32-Bit Pipelined CPU with ALU Optimization**  
  *Reduced critical path delay through architectural improvements and optimized synthesis.*
- **ğŸ“± Low-Power RTL Optimization for Mobile Processors**  
  *Implemented clock gating techniques, reducing dynamic power consumption.*
- **âš¡ FPGA-Accelerated AlexNet Convolution Layer**  
  *Achieved significant speedup in computation through optimized FPGA-based hardware acceleration.*
- **ğŸ”© Standard Cell-Based ASIC Design of 8-Bit Accumulator**  
  *Designed an 8-bit accumulator with high DRC/LVS compliance, enhancing manufacturability.*

## ğŸ“œ Certifications & Technical Achievements
- **ğŸ† Cadence RTL-to-GDSII Flow Certification** (2025)
- **ğŸ† Essential SystemVerilog for UVM â€“ Cadence** (2025)
- **ğŸ† Basic Static Timing Analysis Certification** (2025)
- **ğŸ† Digital IC Design Fundamentals â€“ Cadence** (2025)
