#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd0b6f1cef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd0b6f0db50 .scope module, "matrix_load_comp_tb" "matrix_load_comp_tb" 3 4;
 .timescale -9 -12;
v0x600002d45dd0_0 .net "a_addr_out", 4 0, v0x600002d45050_0;  1 drivers
v0x600002d45e60_0 .net "a_row_out", 255 0, v0x600002d450e0_0;  1 drivers
v0x600002d45ef0_0 .net "alg_col", 4 0, v0x600002d42ac0_0;  1 drivers
v0x600002d45f80_0 .net "alg_row", 4 0, v0x600002d430f0_0;  1 drivers
v0x600002d46010_0 .net "alg_val", 0 0, v0x600002d43330_0;  1 drivers
v0x600002d460a0_0 .var "axiid", 1 0;
v0x600002d46130_0 .var "axiiv", 0 0;
v0x600002d461c0_0 .net "b_addr_out", 4 0, v0x600002d45290_0;  1 drivers
v0x600002d46250_0 .net "b_col_out", 255 0, v0x600002d45320_0;  1 drivers
v0x600002d462e0_0 .var "clk", 0 0;
v0x600002d46370_0 .net "complete", 0 0, v0x600002d454d0_0;  1 drivers
v0x600002d46400_0 .var "data_request", 0 0;
v0x600002d46490_0 .net "dibit", 1 0, v0x600002d41ef0_0;  1 drivers
v0x600002d46520_0 .net "done", 0 0, v0x600002d42d90_0;  1 drivers
v0x600002d465b0_0 .net "output_element", 7 0, v0x600002d42f40_0;  1 drivers
v0x600002d46640_0 .net "requested_a_row", 4 0, v0x600002d43180_0;  1 drivers
v0x600002d466d0_0 .net "requested_b_col", 4 0, v0x600002d42b50_0;  1 drivers
v0x600002d46760_0 .var "rst", 0 0;
v0x600002d467f0_0 .net "valid_data_out", 0 0, v0x600002d427f0_0;  1 drivers
v0x600002d46880_0 .net "valid_request", 0 0, v0x600002d42fd0_0;  1 drivers
v0x600002d46910_0 .net "valid_rows", 0 0, v0x600002d45cb0_0;  1 drivers
S_0x7fd0b6f0dcc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 103, 3 103 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
v0x600002d40fc0_0 .var/2s "i", 31 0;
S_0x7fd0b6f070d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 105, 3 105 0, S_0x7fd0b6f0dcc0;
 .timescale -9 -12;
v0x600002d40f30_0 .var/2s "j", 31 0;
S_0x7fd0b6f07240 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 107, 3 107 0, S_0x7fd0b6f070d0;
 .timescale -9 -12;
v0x600002d40ea0_0 .var/2s "k", 31 0;
S_0x7fd0b6f04740 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 120, 3 120 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
v0x600002d41170_0 .var/2s "a", 31 0;
S_0x7fd0b6f048b0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 122, 3 122 0, S_0x7fd0b6f04740;
 .timescale -9 -12;
v0x600002d410e0_0 .var/2s "b", 31 0;
S_0x7fd0b6f0b2d0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 124, 3 124 0, S_0x7fd0b6f048b0;
 .timescale -9 -12;
v0x600002d41050_0 .var/2s "c", 31 0;
S_0x7fd0b6f0b440 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 141, 3 141 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
v0x600002d41200_0 .var/2s "t", 31 0;
S_0x7fd0b6f09d10 .scope module, "test_comp" "matrix_compiler" 3 70, 4 4 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /INPUT 1 "data_request";
    .port_info 8 /OUTPUT 2 "dibit";
    .port_info 9 /OUTPUT 1 "valid_data_out";
P_0x600002a46040 .param/l "MAX_ELEMENT_SIZE" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x600002a46080 .param/l "MAX_SIZE_A" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x600002a460c0 .param/l "MAX_SIZE_B" 0 4 6, +C4<00000000000000000000000000100000>;
v0x600002d41b90_0 .var "addra", 9 0;
v0x600002d41c20_0 .var "addrb", 9 0;
v0x600002d41cb0_0 .var "bram_rst", 0 0;
v0x600002d41d40_0 .var "bram_tracker", 1023 0;
v0x600002d41dd0_0 .net "col_addr", 4 0, v0x600002d42ac0_0;  alias, 1 drivers
v0x600002d41e60_0 .net "data_request", 0 0, v0x600002d46400_0;  1 drivers
v0x600002d41ef0_0 .var "dibit", 1 0;
v0x600002d41f80_0 .var "dina", 7 0;
v0x600002d42010_0 .net "doutb", 7 0, L_0x600003446140;  1 drivers
v0x600002d420a0_0 .var "downtime", 0 0;
v0x600002d42130_0 .var "element_counter", 1 0;
v0x600002d421c0_0 .var "enb", 0 0;
v0x600002d42250_0 .net "eth_refclk", 0 0, v0x600002d462e0_0;  1 drivers
v0x600002d422e0_0 .net "inter_refclk", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d42370_0 .var "loading", 0 0;
v0x600002d42400_0 .net "matrix_element", 7 0, v0x600002d42f40_0;  alias, 1 drivers
v0x600002d42490_0 .var "old", 0 0;
v0x600002d42520_0 .var "regceb", 0 0;
v0x600002d425b0_0 .net "row_addr", 4 0, v0x600002d430f0_0;  alias, 1 drivers
v0x600002d42640_0 .net "rst", 0 0, v0x600002d46760_0;  1 drivers
v0x600002d426d0_0 .var "transmit", 0 0;
v0x600002d42760_0 .net "valid_data_in", 0 0, v0x600002d43330_0;  alias, 1 drivers
v0x600002d427f0_0 .var "valid_data_out", 0 0;
v0x600002d42880_0 .var "waiting", 0 0;
v0x600002d42910_0 .var "wea", 0 0;
E_0x600001154120 .event edge, v0x600002d42130_0, v0x600002d41830_0, v0x600002d42640_0, v0x600002d42490_0;
S_0x7fd0b6f09e80 .scope module, "matrix_output" "xilinx_simple_dual_port_2_clock_ram" 4 142, 5 7 0, S_0x7fd0b6f09d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 8 "doutb";
P_0x600002340d00 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x600002340d40 .param/l "RAM_DEPTH" 0 5 9, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x600002340d80 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x600002340dc0 .param/l "RAM_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
v0x600002d414d0 .array "BRAM", 0 1023, 7 0;
v0x600002d41560_0 .net "addra", 9 0, v0x600002d41b90_0;  1 drivers
v0x600002d415f0_0 .net "addrb", 9 0, v0x600002d41c20_0;  1 drivers
v0x600002d41680_0 .net "clka", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d41710_0 .net "clkb", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d417a0_0 .net "dina", 7 0, v0x600002d41f80_0;  1 drivers
v0x600002d41830_0 .net "doutb", 7 0, L_0x600003446140;  alias, 1 drivers
v0x600002d418c0_0 .net "enb", 0 0, v0x600002d421c0_0;  1 drivers
v0x600002d41950_0 .var "ram_data", 7 0;
v0x600002d419e0_0 .net "regceb", 0 0, v0x600002d42520_0;  1 drivers
v0x600002d41a70_0 .net "rstb", 0 0, v0x600002d41cb0_0;  1 drivers
v0x600002d41b00_0 .net "wea", 0 0, v0x600002d42910_0;  1 drivers
S_0x7fd0b6f1d3e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fd0b6f09e80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd0b6f1d3e0
v0x600002d41320_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.test_comp.matrix_output.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x600002d41320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600002d41320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002d41320_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fd0b6f1d550 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fd0b6f09e80;
 .timescale -9 -12;
v0x600002d413b0_0 .var/i "ram_index", 31 0;
S_0x7fd0b6f1dd10 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fd0b6f09e80;
 .timescale -9 -12;
L_0x600003446140 .functor BUFZ 8, v0x600002d41440_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002d41440_0 .var "doutb_reg", 7 0;
E_0x600001154210 .event posedge, v0x600002d41680_0;
S_0x7fd0b6f1de80 .scope module, "test_dummy" "dummy_alg" 3 46, 6 4 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "complete";
    .port_info 3 /INPUT 256 "matA_row";
    .port_info 4 /INPUT 256 "matB_col";
    .port_info 5 /INPUT 5 "row_in";
    .port_info 6 /INPUT 5 "col_in";
    .port_info 7 /INPUT 1 "val_rows";
    .port_info 8 /OUTPUT 1 "new_request";
    .port_info 9 /OUTPUT 5 "row_req";
    .port_info 10 /OUTPUT 5 "col_req";
    .port_info 11 /OUTPUT 5 "row_out";
    .port_info 12 /OUTPUT 5 "col_out";
    .port_info 13 /OUTPUT 8 "matrix_val";
    .port_info 14 /OUTPUT 1 "valid_out";
    .port_info 15 /OUTPUT 1 "done";
v0x600002d429a0_0 .net "clk_in", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d42a30_0 .net "col_in", 4 0, v0x600002d45290_0;  alias, 1 drivers
v0x600002d42ac0_0 .var "col_out", 4 0;
v0x600002d42b50_0 .var "col_req", 4 0;
v0x600002d42be0_0 .net "complete", 0 0, v0x600002d454d0_0;  alias, 1 drivers
v0x600002d42c70_0 .var "complete_old", 0 0;
v0x600002d42d00_0 .var "control_state", 1 0;
v0x600002d42d90_0 .var "done", 0 0;
v0x600002d42e20_0 .net "matA_row", 255 0, v0x600002d450e0_0;  alias, 1 drivers
v0x600002d42eb0_0 .net "matB_col", 255 0, v0x600002d45320_0;  alias, 1 drivers
v0x600002d42f40_0 .var "matrix_val", 7 0;
v0x600002d42fd0_0 .var "new_request", 0 0;
v0x600002d43060_0 .net "row_in", 4 0, v0x600002d45050_0;  alias, 1 drivers
v0x600002d430f0_0 .var "row_out", 4 0;
v0x600002d43180_0 .var "row_req", 4 0;
v0x600002d43210_0 .net "rst_in", 0 0, v0x600002d46760_0;  alias, 1 drivers
v0x600002d432a0_0 .net "val_rows", 0 0, v0x600002d45cb0_0;  alias, 1 drivers
v0x600002d43330_0 .var "valid_out", 0 0;
S_0x7fd0b6f1e170 .scope module, "uut" "matrix_loader" 3 22, 7 7 0, S_0x7fd0b6f0db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 2 "axiid";
    .port_info 5 /INPUT 1 "valid_request";
    .port_info 6 /INPUT 5 "requested_a_row";
    .port_info 7 /INPUT 5 "requested_b_col";
    .port_info 8 /OUTPUT 1 "valid_out";
    .port_info 9 /OUTPUT 5 "a_addr_out";
    .port_info 10 /OUTPUT 5 "b_addr_out";
    .port_info 11 /OUTPUT 256 "a_row_out";
    .port_info 12 /OUTPUT 256 "b_col_out";
    .port_info 13 /OUTPUT 1 "complete";
P_0x600002a46100 .param/l "MAX_ELEMENT_SIZE" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x600002a46140 .param/l "MAX_SIZE_A" 0 7 8, +C4<00000000000000000000000000100000>;
P_0x600002a46180 .param/l "MAX_SIZE_B" 0 7 9, +C4<00000000000000000000000000100000>;
v0x600002d44630_0 .var "A", 0 0;
v0x600002d446c0_0 .var "A_addr_buffer", 9 0;
v0x600002d44750_0 .var "A_addra", 4 0;
v0x600002d447e0_0 .var "A_addrb", 4 0;
v0x600002d44870_0 .var "A_dina", 255 0;
v0x600002d44900_0 .net "A_dout", 255 0, L_0x600003445ff0;  1 drivers
v0x600002d44990_0 .var "A_enb", 0 0;
v0x600002d44a20_0 .var "A_regceb", 0 0;
v0x600002d44ab0_0 .var "A_wea", 0 0;
v0x600002d44b40_0 .var "B", 0 0;
v0x600002d44bd0_0 .var "B_addr_buffer", 9 0;
v0x600002d44c60_0 .var "B_addra", 4 0;
v0x600002d44cf0_0 .var "B_addrb", 4 0;
v0x600002d44d80_0 .var "B_dina", 255 0;
v0x600002d44e10_0 .net "B_dout", 255 0, L_0x6000034460d0;  1 drivers
v0x600002d44ea0_0 .var "B_enb", 0 0;
v0x600002d44f30_0 .var "B_regceb", 0 0;
v0x600002d44fc0_0 .var "B_wea", 0 0;
v0x600002d45050_0 .var "a_addr_out", 4 0;
v0x600002d450e0_0 .var "a_row_out", 255 0;
v0x600002d45170_0 .net "axiid", 1 0, v0x600002d460a0_0;  1 drivers
v0x600002d45200_0 .net "axiiv", 0 0, v0x600002d46130_0;  1 drivers
v0x600002d45290_0 .var "b_addr_out", 4 0;
v0x600002d45320_0 .var "b_col_out", 255 0;
v0x600002d453b0_0 .var "bad", 0 0;
v0x600002d45440_0 .var "bram_rst", 0 0;
v0x600002d454d0_0 .var "complete", 0 0;
v0x600002d45560_0 .var "downtime", 0 0;
v0x600002d455f0_0 .var "element_buffer", 5 0;
v0x600002d45680_0 .var "element_counter", 1 0;
v0x600002d45710_0 .net "eth_refclk", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d457a0_0 .net "inter_refclk", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d45830_0 .var "loading", 0 0;
v0x600002d458c0_0 .var "matrix_counter", 9 0;
v0x600002d45950_0 .net "requested_a_row", 4 0, v0x600002d43180_0;  alias, 1 drivers
v0x600002d459e0_0 .net "requested_b_col", 4 0, v0x600002d42b50_0;  alias, 1 drivers
v0x600002d45a70_0 .var "row_buffer", 255 0;
v0x600002d45b00_0 .net "rst", 0 0, v0x600002d46760_0;  alias, 1 drivers
v0x600002d45b90_0 .var "transmitting", 0 0;
v0x600002d45c20_0 .var "valid_data_buffer", 1 0;
v0x600002d45cb0_0 .var "valid_out", 0 0;
v0x600002d45d40_0 .net "valid_request", 0 0, v0x600002d42fd0_0;  alias, 1 drivers
E_0x600001154540 .event edge, v0x600002d42640_0, v0x600002d453b0_0, v0x600002d43180_0, v0x600002d42b50_0;
S_0x7fd0b6f1e430 .scope module, "Matrix_A_BRAM" "xilinx_simple_dual_port_2_clock_ram" 7 220, 5 7 0, S_0x7fd0b6f1e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x600002341000 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x600002341040 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x600002341080 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x6000023410c0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x600002d43600 .array "BRAM", 0 31, 255 0;
v0x600002d43690_0 .net "addra", 4 0, v0x600002d44750_0;  1 drivers
v0x600002d43720_0 .net "addrb", 4 0, v0x600002d447e0_0;  1 drivers
v0x600002d437b0_0 .net "clka", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d43840_0 .net "clkb", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d438d0_0 .net "dina", 255 0, v0x600002d44870_0;  1 drivers
v0x600002d43960_0 .net "doutb", 255 0, L_0x600003445ff0;  alias, 1 drivers
v0x600002d439f0_0 .net "enb", 0 0, v0x600002d44990_0;  1 drivers
v0x600002d43a80_0 .var "ram_data", 255 0;
v0x600002d43b10_0 .net "regceb", 0 0, v0x600002d44a20_0;  1 drivers
v0x600002d43ba0_0 .net "rstb", 0 0, v0x600002d46760_0;  alias, 1 drivers
v0x600002d43c30_0 .net "wea", 0 0, v0x600002d44ab0_0;  1 drivers
S_0x7fd0b6f1e5a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fd0b6f1e430;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd0b6f1e5a0
v0x600002d43450_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.uut.Matrix_A_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x600002d43450_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x600002d43450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002d43450_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fd0b6f1e710 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fd0b6f1e430;
 .timescale -9 -12;
v0x600002d434e0_0 .var/i "ram_index", 31 0;
S_0x7fd0b6f1e880 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fd0b6f1e430;
 .timescale -9 -12;
L_0x600003445ff0 .functor BUFZ 256, v0x600002d43570_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002d43570_0 .var "doutb_reg", 255 0;
S_0x7fd0b6f1e9f0 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 7 239, 5 7 0, S_0x7fd0b6f1e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x600002341100 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x600002341140 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x600002341180 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x6000023411c0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x600002d43f00 .array "BRAM", 0 31, 255 0;
v0x600002d44000_0 .net "addra", 4 0, v0x600002d44c60_0;  1 drivers
v0x600002d44090_0 .net "addrb", 4 0, v0x600002d44cf0_0;  1 drivers
v0x600002d44120_0 .net "clka", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d441b0_0 .net "clkb", 0 0, v0x600002d462e0_0;  alias, 1 drivers
v0x600002d44240_0 .net "dina", 255 0, v0x600002d44d80_0;  1 drivers
v0x600002d442d0_0 .net "doutb", 255 0, L_0x6000034460d0;  alias, 1 drivers
v0x600002d44360_0 .net "enb", 0 0, v0x600002d44ea0_0;  1 drivers
v0x600002d443f0_0 .var "ram_data", 255 0;
v0x600002d44480_0 .net "regceb", 0 0, v0x600002d44f30_0;  1 drivers
v0x600002d44510_0 .net "rstb", 0 0, v0x600002d46760_0;  alias, 1 drivers
v0x600002d445a0_0 .net "wea", 0 0, v0x600002d44fc0_0;  1 drivers
S_0x7fd0b6f1eb60 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fd0b6f1e9f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd0b6f1eb60
v0x600002d43d50_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x600002d43d50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x600002d43d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002d43d50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x7fd0b6f1ecd0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fd0b6f1e9f0;
 .timescale -9 -12;
v0x600002d43de0_0 .var/i "ram_index", 31 0;
S_0x7fd0b6f1ee40 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fd0b6f1e9f0;
 .timescale -9 -12;
L_0x6000034460d0 .functor BUFZ 256, v0x600002d43e70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002d43e70_0 .var "doutb_reg", 255 0;
    .scope S_0x7fd0b6f1e710;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d434e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600002d434e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002d434e0_0;
    %store/vec4a v0x600002d43600, 4, 0;
    %load/vec4 v0x600002d434e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d434e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fd0b6f1e880;
T_4 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d43570_0, 0, 256;
    %end;
    .thread T_4, $init;
    .scope S_0x7fd0b6f1e880;
T_5 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d43ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002d43570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002d43b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600002d43a80_0;
    %assign/vec4 v0x600002d43570_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd0b6f1e430;
T_6 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d43a80_0, 0, 256;
    %end;
    .thread T_6, $init;
    .scope S_0x7fd0b6f1e430;
T_7 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d43c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600002d438d0_0;
    %load/vec4 v0x600002d43690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d43600, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd0b6f1e430;
T_8 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d439f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600002d43720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002d43600, 4;
    %assign/vec4 v0x600002d43a80_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd0b6f1ecd0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d43de0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x600002d43de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002d43de0_0;
    %store/vec4a v0x600002d43f00, 4, 0;
    %load/vec4 v0x600002d43de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d43de0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fd0b6f1ee40;
T_10 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d43e70_0, 0, 256;
    %end;
    .thread T_10, $init;
    .scope S_0x7fd0b6f1ee40;
T_11 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d44510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002d43e70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002d44480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002d443f0_0;
    %assign/vec4 v0x600002d43e70_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd0b6f1e9f0;
T_12 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d443f0_0, 0, 256;
    %end;
    .thread T_12, $init;
    .scope S_0x7fd0b6f1e9f0;
T_13 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d445a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x600002d44240_0;
    %load/vec4 v0x600002d44000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d43f00, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd0b6f1e9f0;
T_14 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d44360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x600002d44090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002d43f00, 4;
    %assign/vec4 v0x600002d443f0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fd0b6f1e170;
T_15 ;
Ewait_0 .event/or E_0x600001154540, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x600002d45b00_0;
    %load/vec4 v0x600002d453b0_0;
    %or;
    %store/vec4 v0x600002d45440_0, 0, 1;
    %load/vec4 v0x600002d45950_0;
    %store/vec4 v0x600002d447e0_0, 0, 5;
    %load/vec4 v0x600002d459e0_0;
    %store/vec4 v0x600002d44cf0_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd0b6f1e170;
T_16 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d45b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d45560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d45830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d45680_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002d458c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d454d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002d45560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002d45200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d45560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d45830_0, 0;
    %load/vec4 v0x600002d45170_0;
    %concati/vec4 0, 0, 254;
    %assign/vec4 v0x600002d45a70_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x600002d458c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44630_0, 0;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d454d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600002d45830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002d45200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x600002d45680_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.10, 4;
    %load/vec4 v0x600002d458c0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002d458c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d45680_0, 0;
    %load/vec4 v0x600002d44630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x600002d45a70_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002d455f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002d45170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002d44870_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x600002d44750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44b40_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x600002d44b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %load/vec4 v0x600002d45a70_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002d455f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002d45170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002d44d80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x600002d44c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d45830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d45b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d454d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44b40_0, 0;
T_16.16 ;
T_16.15 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d454d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d45680_0, 0;
    %load/vec4 v0x600002d458c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600002d458c0_0, 0;
    %load/vec4 v0x600002d458c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x600002d44630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %load/vec4 v0x600002d45a70_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002d455f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002d45170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002d44870_0, 0;
    %load/vec4 v0x600002d458c0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x600002d44750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %jmp T_16.21;
T_16.20 ;
    %load/vec4 v0x600002d44b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %load/vec4 v0x600002d45a70_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002d455f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002d45170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002d44d80_0, 0;
    %load/vec4 v0x600002d458c0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x600002d44c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
T_16.22 ;
T_16.21 ;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x600002d455f0_0;
    %load/vec4 v0x600002d45170_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x600002d458c0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002d45a70_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
T_16.19 ;
T_16.13 ;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x600002d45680_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002d45680_0, 0;
    %load/vec4 v0x600002d45170_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x600002d45680_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002d455f0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
T_16.11 ;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002d45b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d454d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44fc0_0, 0;
T_16.24 ;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fd0b6f1e170;
T_17 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d45b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d447e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d44cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d45cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002d45b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d44f30_0, 0;
    %load/vec4 v0x600002d45950_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d446c0_0, 4, 5;
    %load/vec4 v0x600002d446c0_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d446c0_0, 4, 5;
    %load/vec4 v0x600002d446c0_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v0x600002d45050_0, 0;
    %load/vec4 v0x600002d459e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d44bd0_0, 4, 5;
    %load/vec4 v0x600002d44bd0_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d44bd0_0, 4, 5;
    %load/vec4 v0x600002d44bd0_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v0x600002d45290_0, 0;
    %load/vec4 v0x600002d45d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d45c20_0, 4, 5;
    %load/vec4 v0x600002d45c20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002d45c20_0, 4, 5;
    %load/vec4 v0x600002d45c20_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600002d45cb0_0, 0;
    %load/vec4 v0x600002d44900_0;
    %assign/vec4 v0x600002d450e0_0, 0;
    %load/vec4 v0x600002d44e10_0;
    %assign/vec4 v0x600002d45320_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d447e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d44cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d44f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d45cb0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fd0b6f1de80;
T_18 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d42be0_0;
    %assign/vec4 v0x600002d42c70_0, 0;
    %load/vec4 v0x600002d43210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d430f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d42ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d43180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d42b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002d42f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d43330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d42d00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002d42d00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002d42c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x600002d42be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002d42d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d43180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d42b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d43330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42fd0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600002d42d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x600002d432a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002d43060_0;
    %assign/vec4 v0x600002d430f0_0, 0;
    %load/vec4 v0x600002d42a30_0;
    %assign/vec4 v0x600002d42ac0_0, 0;
    %load/vec4 v0x600002d42e20_0;
    %load/vec4 v0x600002d42a30_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %part/u 8;
    %assign/vec4 v0x600002d42f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d43330_0, 0;
    %load/vec4 v0x600002d42a30_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0x600002d43060_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d42d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42fd0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x600002d43060_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002d43180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d42b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42fd0_0, 0;
T_18.11 ;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x600002d43060_0;
    %assign/vec4 v0x600002d43180_0, 0;
    %load/vec4 v0x600002d42a30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002d42b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42fd0_0, 0;
T_18.9 ;
T_18.6 ;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fd0b6f1d550;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d413b0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x600002d413b0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002d413b0_0;
    %store/vec4a v0x600002d414d0, 4, 0;
    %load/vec4 v0x600002d413b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d413b0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x7fd0b6f1dd10;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002d41440_0, 0, 8;
    %end;
    .thread T_20, $init;
    .scope S_0x7fd0b6f1dd10;
T_21 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d41a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002d41440_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002d419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002d41950_0;
    %assign/vec4 v0x600002d41440_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fd0b6f09e80;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002d41950_0, 0, 8;
    %end;
    .thread T_22, $init;
    .scope S_0x7fd0b6f09e80;
T_23 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d41b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x600002d417a0_0;
    %load/vec4 v0x600002d41560_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d414d0, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fd0b6f09e80;
T_24 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d418c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x600002d415f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x600002d414d0, 4;
    %assign/vec4 v0x600002d41950_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fd0b6f09d10;
T_25 ;
Ewait_1 .event/or E_0x600001154120, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x600002d42010_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600002d42130_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %store/vec4 v0x600002d41ef0_0, 0, 2;
    %load/vec4 v0x600002d42640_0;
    %load/vec4 v0x600002d42490_0;
    %or;
    %store/vec4 v0x600002d41cb0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fd0b6f09d10;
T_26 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d42640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d420a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d421c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42520_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002d41d40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002d420a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600002d42760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d420a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
    %load/vec4 v0x600002d42400_0;
    %assign/vec4 v0x600002d41f80_0, 0;
    %load/vec4 v0x600002d425b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002d41dd0_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x600002d41b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002d425b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002d41dd0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600002d41d40_0, 4, 5;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
T_26.5 ;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600002d42370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x600002d42760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
    %load/vec4 v0x600002d42400_0;
    %assign/vec4 v0x600002d41f80_0, 0;
    %load/vec4 v0x600002d425b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002d41dd0_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x600002d41b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002d425b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002d41dd0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600002d41d40_0, 4, 5;
    %jmp T_26.9;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
T_26.9 ;
    %load/vec4 v0x600002d41d40_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42880_0, 0;
T_26.10 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600002d42880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002d41d40_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x600002d426d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42910_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002d41d40_0, 0;
T_26.14 ;
T_26.13 ;
T_26.7 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fd0b6f09d10;
T_27 ;
    %wait E_0x600001154210;
    %load/vec4 v0x600002d42640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d421c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002d41c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d42130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d427f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002d42880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002d41c20_0, 0;
    %load/vec4 v0x600002d41e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d426d0_0, 0;
T_27.4 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x600002d426d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d421c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d427f0_0, 0;
    %load/vec4 v0x600002d42130_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_27.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v0x600002d42130_0;
    %addi 1, 0, 2;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %assign/vec4 v0x600002d42130_0, 0;
    %load/vec4 v0x600002d42130_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.10, 4;
    %load/vec4 v0x600002d41c20_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600002d41c20_0, 0;
T_27.10 ;
    %load/vec4 v0x600002d41c20_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_27.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d42490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d420a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d426d0_0, 0;
T_27.12 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d421c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002d41c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d42490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d427f0_0, 0;
T_27.7 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fd0b6f0db50;
T_28 ;
    %delay 10000, 0;
    %load/vec4 v0x600002d462e0_0;
    %nor/r;
    %store/vec4 v0x600002d462e0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fd0b6f0db50;
T_29 ;
    %vpi_call/w 3 90 "$dumpfile", "matrix_load_comp.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd0b6f0db50 {0 0 0};
    %vpi_call/w 3 92 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d462e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d46760_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d46760_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d46760_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x7fd0b6f0dcc0;
    %jmp t_0;
    .scope S_0x7fd0b6f0dcc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d40fc0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x600002d40fc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.1, 5;
    %fork t_3, S_0x7fd0b6f070d0;
    %jmp t_2;
    .scope S_0x7fd0b6f070d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d40f30_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x600002d40f30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.3, 5;
    %fork t_5, S_0x7fd0b6f07240;
    %jmp t_4;
    .scope S_0x7fd0b6f07240;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d40ea0_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x600002d40ea0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.5, 5;
    %load/vec4 v0x600002d40fc0_0;
    %load/vec4 v0x600002d40f30_0;
    %cmp/e;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d46130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002d460a0_0, 0, 2;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002d460a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d46130_0, 0, 1;
T_29.7 ;
    %delay 20000, 0;
    %load/vec4 v0x600002d40ea0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d40ea0_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %end;
    .scope S_0x7fd0b6f070d0;
t_4 %join;
    %load/vec4 v0x600002d40f30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d40f30_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %end;
    .scope S_0x7fd0b6f0dcc0;
t_2 %join;
    %load/vec4 v0x600002d40fc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d40fc0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_0x7fd0b6f0db50;
t_0 %join;
    %fork t_7, S_0x7fd0b6f04740;
    %jmp t_6;
    .scope S_0x7fd0b6f04740;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d41170_0, 0, 32;
T_29.8 ;
    %load/vec4 v0x600002d41170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.9, 5;
    %fork t_9, S_0x7fd0b6f048b0;
    %jmp t_8;
    .scope S_0x7fd0b6f048b0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d410e0_0, 0, 32;
T_29.10 ;
    %load/vec4 v0x600002d410e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.11, 5;
    %fork t_11, S_0x7fd0b6f0b2d0;
    %jmp t_10;
    .scope S_0x7fd0b6f0b2d0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d41050_0, 0, 32;
T_29.12 ;
    %load/vec4 v0x600002d41050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.13, 5;
    %load/vec4 v0x600002d41170_0;
    %load/vec4 v0x600002d410e0_0;
    %cmp/e;
    %jmp/0xz  T_29.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d46130_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002d460a0_0, 0, 2;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002d460a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d46130_0, 0, 1;
T_29.15 ;
    %delay 20000, 0;
    %load/vec4 v0x600002d41050_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d41050_0, 0, 32;
    %jmp T_29.12;
T_29.13 ;
    %end;
    .scope S_0x7fd0b6f048b0;
t_10 %join;
    %load/vec4 v0x600002d410e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d410e0_0, 0, 32;
    %jmp T_29.10;
T_29.11 ;
    %end;
    .scope S_0x7fd0b6f04740;
t_8 %join;
    %load/vec4 v0x600002d41170_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002d41170_0, 0, 32;
    %jmp T_29.8;
T_29.9 ;
    %end;
    .scope S_0x7fd0b6f0db50;
t_6 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002d460a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d46130_0, 0, 1;
    %delay 20000, 0;
    %fork t_13, S_0x7fd0b6f0b440;
    %jmp t_12;
    .scope S_0x7fd0b6f0b440;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d41200_0, 0, 32;
T_29.16 ;
    %load/vec4 v0x600002d41200_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_29.17, 5;
    %delay 20000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002d41200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002d41200_0, 0, 32;
    %jmp T_29.16;
T_29.17 ;
    %end;
    .scope S_0x7fd0b6f0db50;
t_12 %join;
    %vpi_call/w 3 145 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 146 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_load_comp_tb.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
    "src/dummy_alg.sv";
    "src/matrix_loader.sv";
