Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Mar  7 17:05:48 2018
| Host         : cfaed-pdpc004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 8 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                    5           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.175        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.825ns  (logic 3.171ns (35.929%)  route 5.654ns (64.071%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=6, estimated)        2.167     2.807    boundary       ReConfig/genPG[0].PG/I0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.850 r  reconfigurable ReConfig/genPG[0].PG/LUT6/O
                         net (fo=1, routed)           0.000     2.850    reconfigurable ReConfig/genPG[0].PG__0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     3.146 r  reconfigurable ReConfig/genCC[0].Chain/O[3]
                         net (fo=1, routed)           3.487     6.633    boundary       s[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.191     8.825 r  static         s[3]_OBUF_inst/O
                         net (fo=0)                   0.000     8.825    static         s[3]_OBUF
    AT37                                                              r  static         s[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.825                     
  -------------------------------------------------------------------
                         slack                                  0.175                     

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.813ns  (logic 3.116ns (35.356%)  route 5.697ns (64.644%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=6, estimated)        2.167     2.807    boundary       ReConfig/genPG[0].PG/I0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.850 r  reconfigurable ReConfig/genPG[0].PG/LUT6/O
                         net (fo=1, routed)           0.000     2.850    reconfigurable ReConfig/genPG[0].PG__0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.109 r  reconfigurable ReConfig/genCC[0].Chain/CO[3]
                         net (fo=1, routed)           0.996     4.105    boundary       c_out
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.043     4.148 r  static         s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.534     6.682    static         s_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.131     8.813 r  static         s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.813    static         s[7]
    AU39                                                              r  static         s[7] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.813                     
  -------------------------------------------------------------------
                         slack                                  0.187                     

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.747ns  (logic 3.082ns (35.234%)  route 5.665ns (64.766%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=6, estimated)        2.167     2.807    boundary       ReConfig/genPG[0].PG/I0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.850 r  reconfigurable ReConfig/genPG[0].PG/LUT6/O
                         net (fo=1, routed)           0.000     2.850    reconfigurable ReConfig/genPG[0].PG__0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     3.068 r  reconfigurable ReConfig/genCC[0].Chain/O[1]
                         net (fo=1, routed)           3.498     6.567    boundary       s[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.181     8.747 r  static         s[1]_OBUF_inst/O
                         net (fo=0)                   0.000     8.747    static         s[1]_OBUF
    AN39                                                              r  static         s[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.747                     
  -------------------------------------------------------------------
                         slack                                  0.253                     

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.648ns  (logic 3.134ns (36.235%)  route 5.514ns (63.765%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=6, estimated)        2.167     2.807    boundary       ReConfig/genPG[0].PG/I0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.850 r  reconfigurable ReConfig/genPG[0].PG/LUT6/O
                         net (fo=1, routed)           0.000     2.850    reconfigurable ReConfig/genPG[0].PG__0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     3.116 r  reconfigurable ReConfig/genCC[0].Chain/O[2]
                         net (fo=1, routed)           3.347     6.464    boundary       s[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.184     8.648 r  static         s[2]_OBUF_inst/O
                         net (fo=0)                   0.000     8.648    static         s[2]_OBUF
    AR37                                                              r  static         s[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.648                     
  -------------------------------------------------------------------
                         slack                                  0.352                     

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.507ns  (logic 2.978ns (35.003%)  route 5.529ns (64.997%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=6, estimated)        2.167     2.807    boundary       ReConfig/genPG[0].PG/I0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.850 r  reconfigurable ReConfig/genPG[0].PG/LUT6/O
                         net (fo=1, routed)           0.000     2.850    reconfigurable ReConfig/genPG[0].PG__0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.974 r  reconfigurable ReConfig/genCC[0].Chain/O[0]
                         net (fo=1, routed)           3.362     6.337    boundary       s[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.171     8.507 r  static         s[0]_OBUF_inst/O
                         net (fo=0)                   0.000     8.507    static         s[0]_OBUF
    AM39                                                              r  static         s[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.507                     
  -------------------------------------------------------------------
                         slack                                  0.493                     





