#+OPTIONS: ^:nil
#+EXPORT_EXCLUDE_TAGS: noexport
* CMS ETL Readout Board PCB :TOC:
  - [[#useful-links][Useful Links]]
  - [[#milestones][Milestones]]
  - [[#block-diagrams][Block Diagrams]]
  - [[#mechanical-outline][Mechanical Outline]]
  - [[#power][Power]]
  - [[#lpgbt-configuration][LPGBT Configuration]]
  - [[#vtrx-i2c][VTRX+ I2C]]
  - [[#v2-change-log][v2 Change Log]]
  - [[#errata][Errata]]

** Useful Links
- Documentation page: [[http://etl-rb.docs.cern.ch/][etl-rb.docs.cern.ch]]
- Latest RB Schematics - [[https://gitlab.cern.ch/cms-etl-electronics/readout-board-pcb/uploads/183954f3a47f967752902acf8ae9c3d3/ETL_RB_V1.6.PDF][ETL_RB_V1.6.PDF]]
- Latest RB Gerbers:  [[https://gitlab.cern.ch/cms-etl-electronics/readout-board-pcb/uploads/5678ebf45c38e1c627c98f56c8df58fa/ETL_RB_V1.6.zip][ETL_RB_V1.6.zip]]
- Latest RB Project Archive - [[https://gitlab.cern.ch/cms-etl-electronics/readout-board-pcb/uploads/25dc68e87a1a2c3de5a3411c434b7c02/ETL_RB__11-2-2020_9-17-11_AM_.zip][ETL_RB__11-2-2020_9-17-11_AM_.zip]]
- Mr. Wu's File Stash - [[http://physics.bu.edu/~wusx/download/ETL_RB/]]
- [[https://gitlab.cern.ch/vldbplus/rpi_translator_board_v2/-/raw/master/HW/Project%20Outputs%20for%20RPi_VLDB_Interface/v2-b/SCH/RPi_VLDB_Interface_v2b.PDF?inline=false][PiGBT Schematic]]

- Datasheets:
  + LpGBT Manual - [[https://lpgbt.web.cern.ch/lpgbt/manual/][LpGBT Manual]]
  + GBT-SCA Manual - [[https://espace.cern.ch/GBT-Project/GBT-SCA/Manuals/GBT-SCA_Manual_2019.002.pdf][GBT-SCA Manual]]
  + LINPOL12 Datasheet - [[https://project-dcdc.web.cern.ch/public/Documents/linPOL12V%20datasheetV3.3.pdf][LinPOL12V]]
  + VTRX+ Application Note: [[https://edms.cern.ch/ui/file/2149674/1/VTRxPlusApplicationNote.pdf][VTRxPlusApplicationNote.pdf]]
  + VTRX+ Specification: [[https://edms.cern.ch/ui/file/1719329/1/VTRxPlus_spec_v2.4.pdf][VTRxPlus_spec_v2.4.pdf]]
  + VTRX+ LDD Specs: [[https://edms.cern.ch/ui/file/1719330/1/VLplus_quadLDD_spec_v1.2_prototypes.pdf][VLplus_quadLDD_spec_v1.2_prototypes.pdf]]
- TDR - [[https://cds.cern.ch/record/2667167/files/CMS-TDR-020.pdf][CMS-TDR-020]]
** Milestones
- 2020/11/02 - Finish schematic and layout; Submit files to fab house
- 2020/12/08 - Receive readout boards from Pactron
- 2021/03/01 - Preliminary testing (LPGBT, elinks)
- 2021/03/18 - Working SCA GPIO Control
- 2021/03/23 - Working ADC voltage readings
- 2021/05/11 - 2nd batch of readout boards delivered to BU
- 2021/05/19 - Working SCA I2C master
** Block Diagrams
*** Data Flow
#+ATTR_HTML: :width 700px
[[file:docs/data-flow.svg]]
*** Module Connectivity
Full size: [[file:docs/module-connectivity.pdf]]
#+ATTR_HTML: :width 700px
[[file:docs/module-connectivity.svg]]
*** Power Distribution
#+ATTR_HTML: :width 700px
[[file:docs/power-distribution.svg]]
*** Control and Monitoring
#+ATTR_HTML: :width 700px
[[file:docs/ctrl-and-mon.svg]]
** Mechanical Outline
#+attr_org: :width 700px
[[file:docs/mechanical-outline.png]]
** Power
*** Power Estimates

The readout board is expected to dissipate up to ~1.3W, along with some
additional power for LINPOL conversion efficiency. Total power should be around
2W. Details of the calculation follow.

*NOTE:* This calculation is for a configuration of *2tx + 1rx* (i.e. with a trigger
path). The numbers are different if this is not the case (subtract roughly 0.6W
for the LPGBT/VTRX).

|-----------------------------+------------------|
| Note                        | P (mW)           |
|-----------------------------+------------------|
| 1.2V LPGBT analog + digital | 1000             |
| 1.2V VTRX digital           | 30               |
| 2.5V VTRX analog            | 150 - 175        |
| 1.5V GBT-SCA                | 65.4 - 108       |
| LINPOL12 Loss               | 613 - 853        |
|-----------------------------+------------------|
| *Total*                     | *1858 - 2166 mW* |
|-----------------------------+------------------|

**** VTRX
[[https://edms.cern.ch/ui/file/1719329/1/VTRxPlus_spec_v2.4.pdf][VTRX+ Specification]] specifies:
- A supply current 2V5RX of 40mA
- A supply current 2V5TX of  15/ch @ End of life (30mA for a 2+1 configuration)
- A supply current 1V2D of 5+10/ch mA (25mA for a 2+1 configuration)

|---------+--------+----------------+----------------------------------------|
| Voltage | I (mA) |         P (mW) | Notes                                  |
|---------+--------+----------------+----------------------------------------|
| 2V5RX   |     40 |            100 | 40mA total                             |
| 2V5TX   |  20-30 |          50-75 | 15mA/ch at end of life (10mA to start) |
| 1V2     |     25 |             30 | 5+10mA/ch                              |
|---------+--------+----------------+----------------------------------------|
| *Total* |        | *180 - 205 mW* |                                        |
|---------+--------+----------------+----------------------------------------|

**** GBT-SCA
The GBT-SCA manual specifies power consumption of:

|--------------------------------+-------------------+-----------------|
| Supply                         | Typical (Maximum) | Power mW        |
|--------------------------------+-------------------+-----------------|
| 1V5 VDD core                   | 36 (63) mA        | 54 (94.5) mW    |
| 1V5 AVDD analog                | 0.5 (0.8) mA      | 0.75 (1.2) mW   |
| 1V5 DVDD Static supply current | 7.1 (8.2) mA      | 10.65 (12.3) mW |
|--------------------------------+-------------------+-----------------|
| *Total*                          | *43.6 (72.0) mA*    | *65.4 (108.0) mW* |
|--------------------------------+-------------------+-----------------|

**** LPGBT
LPGBT power measurements can be found at
https://espace.cern.ch/GBT-Project/LpGBT/Presentations/lpGBT20190903.pdf

Note that these numbers may change between v0 and v1 of the LPGBT.

Power consumption is dependent on the exact configuration, but we expect it
should be <500mW

We expect up to 2 LPGBTs per board, so ~1W maximum.

**** LINPOL

Three LINPOL12 chips are used on board to provide 1.5V (GBT-SCA), and 2.5V (1
each for VTRX TX + RX).

For the 2.5V supply a voltage divider is formed by RR0510P-1541-D (1.54k) and
RR0510P-4870-D (487R).
 - V=0.6*(1+1540/487)=2.497V

For the 1.5V supply a voltage divider is formed by RR0510P-6040-D (604R) and
RR0510P-4020-D (402R).
 - V= 0.6*(1+604/402)=1.50V

We have some additional power loss in the LINPOL12 chips, which is dependent on
the exact input voltage. Assuming 8V nominal, we would expect using the /MAXIMUM/
values:

|--------+-------------------------------------------|
| Supply | Power mW                                  |
|--------+-------------------------------------------|
| 1V5    | (8-1.5)*(43.6 - 72) = (283 typ - 468 max) |
| 2V5 TX | (8-2.5)*(20 - 30) = (110 start - 165 EOL) |
| 2V5 RX | (8-2.5)*40 = 220                          |
|--------+-------------------------------------------|
| *Total*  | *613 - 853 mW*                              |
|--------+-------------------------------------------|

** LPGBT Configuration

The DAQ and Trigger LPGBTs are arranged in a master-slave configuration, with
the master LPGBT providing a clock and an I2C bus to the slave.

Both LPGBTs are configured by default in FEC12 10.24 Gbps mode, with jumpers
available to select FEC5 or 5.12 Gbps modes. CHange of the mode affects both
LPGBTs together.

|---------+--------------------------------------------------------|
| Jumpers | Description                                            |
|---------+--------------------------------------------------------|
| JMP1    | Install to set LPGBT MODE[2] to 0 (FEC12 → FEC5)       |
| JMP2    | Install to set LPGBT MODE[3] to 0 (data rate → 5 Gbps) |
|---------+--------------------------------------------------------|

** VTRX+ I2C
VTRX+ documentation does not specify the I2C address of the device, but the
laser driver spec has some details:
[[https://edms.cern.ch/ui/file/1719330/1/VLplus_quadLDD_spec_v1.2_prototypes.pdf]]

I checked the bonding diagram
([[https://edms.cern.ch/ui/file/2146792/1/CERN_VTRxPlus_V10_bonding.pdf]]) and the
address pins are not connected, so they use internal pull down.

The address then is ~0b1010000~ = ~0x50~

** v2 Change Log
- [X] Replace KSC2223 BJT w/ ZXMN2B01FTA
- [X] Parallelized LinPol Outputs for higher output current
- [X] Fix I2C note
- [X] Remove I2C programmer port / EFUSEPOWER
- [X] PB and BV interfaces removed
  - Connections can be made as needed directly on the breakout board
- [X] Addition of LEDs
  + [X] Master and slave READY signals connected to LEDs
  + [X] Connect power to LED
  + [X] Connect LPGBT GPIO to LED
  + [X] Connect SCA GPIO to LED
- [X] lpGBT v1 Changes:
  + [X] SC_I2C changed to BOOTCNF1, Should be tied to 0 (https://lpgbt.web.cern.ch/lpgbt/v1/powerup.html#bootcnf1-bootcnf0)
  + [X] Stateovrd changed to EDINTERM
    - "Notice that pin EDINECTERM contains a pull-down resistor. If left
      unconnected, the eRx termination for the EC channel will be disabled.
      Notice as well, that this pin has no effect when the lpGBT is set to work
      as a transceiver. In that case, it is the responsibility of the user to
      configure the termination for the EC-channel in master lpGBTs."
    - https://lpgbt.web.cern.ch/lpgbt/v1/configuration.html?highlight=edinecterm#ec-channel-control-link-topologies
  + [X] VCOBypass changed to BOOTCNF0
    - https://lpgbt.web.cern.ch/lpgbt/v1/powerup.html#bootcnf1-bootcnf0
    - Need to be able to change from 0 <--> 1 to select boot mode
- [X] Latest module pinout (monitor 1x VREF and VTEMP per ETROC)
- [X] Update module connector (QSE-020-01-F-D)
  + RB side: QSE-020-01-{F,L,C}-D
  + Mating connector QTE-020-01-{F,L,C}-D
  + Test report: https://suddendocs.samtec.com/testreports/168830_report_rev_6_qua.pdf
  + 5mm stack height with QTE lead style -01
  + Catalog page: https://suddendocs.samtec.com/catalog_english/qse.pdf
** Errata
1) KSC2223 footprint is incorrect
   - The footprint of the KSC2223 transistor is incorrect.
2) Incorrect assignment of e-fuse power
   - EFUSEPOWER (2.5V power to be applied only during fusing) is incorrectly
     connected to I2C configuration connector ~P1~, pin 9. Pin 9 is in fact the
     ~MODE3_1V25~ pin of the Rpi control toolkit, and should /not/ be connected to
     EFUSE power.
   - *The trace must be cut*.
3) Erroneous note about I2C addresses
   - The schematic features a note:
#+begin_src
I2C ADDR6, ADDR5 and ADDR4 of ETROC2 must not be all 0 or all 1.
pin 11 of P6, P8 and P10 sets ADDR2 of ETROC2
pin 12 of P6, P8 and P10 sets ADDR3 of ETROC2
#+end_src
     + This note, is, however, a remnant of a previous iteration of the design
       where all modules were on the same i2c bus. In the current configuration,
       each module has its own I2C bus, and shares the same address.
