// Seed: 1609216170
macromodule module_0;
  assign id_1 = id_1[1];
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    output uwire id_9,
    input wire id_10,
    output wire id_11,
    input wand id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15,
    output supply1 id_16,
    output tri1 id_17,
    input tri id_18,
    input supply1 id_19,
    input tri0 id_20,
    output supply0 id_21,
    input tri id_22,
    input wor id_23,
    input wire id_24,
    input wor id_25,
    input wand id_26,
    input supply1 id_27
);
  wire id_29;
  module_0(); id_30(
      .id_0(id_27), .id_1(1), .id_2(1), .id_3(id_9), .id_4(id_16)
  );
endmodule
