// Seed: 3404961390
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wire id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11,
    output supply0 id_12,
    output wire id_13,
    input tri1 id_14
);
  assign id_3 = 1;
  wire id_16;
  wire id_17;
  id_18 :
  assert property (@(negedge 1'b0) id_6)
  else;
  supply1 id_19 = 1 ? id_18 : id_10;
  xor primCall (id_13, id_6, id_2, id_11, id_8, id_17, id_16, id_5, id_4, id_14, id_18, id_9);
  always $display(1);
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
