// Seed: 2068783800
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1 * 1;
  always begin : id_4
    id_5(.id_0(id_3), .id_1(), .id_2(id_1));
  end
  string id_6, id_7;
  assign id_7 = "";
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2 (
    output tri id_0,
    output wand id_1,
    input tri id_2,
    input logic id_3,
    output logic id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_1 = id_3 & 1;
  assign id_1 = id_2;
  always
  `define pp_8 0
  always begin
    id_4 = id_3;
  end
  reg id_9, id_10;
  always id_4 <= id_9;
  wire id_11, id_12;
endmodule
module module_3 (
    input  logic id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output logic id_4
);
  always id_4 <= id_1 & id_0;
  assign id_2 = 1'b0;
  final @(posedge id_0) $display(1'b0, id_1, 1'b0);
  assign id_2 = 1'b0;
  wor id_6 = id_1, id_7;
  module_2(
      id_7, id_6, id_7, id_0, id_4, id_3, id_6
  );
endmodule
