Vivado Simulator 2020.1
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.

Time: 7500 ps Started: 7500 ps Scope: /red_pitaya_top/ps/system_i/processing_system7/inst/M_AXI_GP1/master/IF/PC File: C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:1981
Fatal: AXI4_ERRS_WREADY_X: When not in reset, a value of X on WREADY is not permitted. Spec: section A3.2.2.
Time: 7500 ps  Iteration: 1  Process: /red_pitaya_top/ps/system_i/processing_system7/inst/M_AXI_GP1/master/IF/PC//red_pitaya_top/ps/system_i/processing_system7/inst/M_AXI_GP1/master/IF/PC  Scope: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 7500 ps : File "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" Line 727
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
