

================================================================
== Vivado HLS Report for 'efficient_pad_n_1cha'
================================================================
* Date:           Tue Dec  3 11:18:52 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.619|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2470|  2500|  2470|  2500|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- fillzero  |    60|    90|   2 ~ 3  |          -|          -|    30|    no    |
        |- row       |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col      |    84|    84|         3|          -|          -|    28|    no    |
        +------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & arrayNo4 == 0) | (!tmp & arrayNo4 == 14) | (!tmp & arrayNo4 == 15)
	4  / (!tmp & arrayNo4 == 1) | (!tmp & arrayNo4 == 2) | (!tmp & arrayNo4 == 3) | (!tmp & arrayNo4 == 4) | (!tmp & arrayNo4 == 5) | (!tmp & arrayNo4 == 6) | (!tmp & arrayNo4 == 7) | (!tmp & arrayNo4 == 8) | (!tmp & arrayNo4 == 9) | (!tmp & arrayNo4 == 10) | (!tmp & arrayNo4 == 11) | (!tmp & arrayNo4 == 12) | (!tmp & arrayNo4 == 13)
	5  / (tmp)
3 --> 
	4  / (arrayNo4 == 0) | (arrayNo4 == 14) | (arrayNo4 == 15)
4 --> 
	2  / true
5 --> 
	6  / (!tmp_35)
6 --> 
	7  / (!tmp_38)
	5  / (tmp_38)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:53]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_6, %3 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -2" [../src/CNN_final.cpp:53]   --->   Operation 11 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.10ns)   --->   "%i_6 = add i5 %i, 1" [../src/CNN_final.cpp:53]   --->   Operation 13 'add' 'i_6' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [../src/CNN_final.cpp:53]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str535) nounwind" [../src/CNN_final.cpp:54]   --->   Operation 15 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:55]   --->   Operation 16 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %i to i6" [../src/CNN_final.cpp:53]   --->   Operation 17 'zext' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [60 x i18]* %out_image_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:55]   --->   Operation 18 'getelementptr' 'out_image_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.18ns)   --->   "%tmp_53 = add i6 30, %tmp_cast" [../src/CNN_final.cpp:53]   --->   Operation 19 'add' 'tmp_53' <Predicate = (!tmp)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i6 %tmp_53 to i64" [../src/CNN_final.cpp:53]   --->   Operation 20 'zext' 'tmp_60_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_image_14_V_addr_1 = getelementptr [60 x i18]* %out_image_14_V, i64 0, i64 %tmp_60_cast" [../src/CNN_final.cpp:53]   --->   Operation 21 'getelementptr' 'out_image_14_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:55]   --->   Operation 22 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%arrayNo4 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i, i32 1, i32 4)" [../src/CNN_final.cpp:53]   --->   Operation 23 'partselect' 'arrayNo4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i5 %i to i1" [../src/CNN_final.cpp:53]   --->   Operation 24 'trunc' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.52ns)   --->   "%tmp_61_cast = select i1 %tmp_13, i64 30, i64 0" [../src/CNN_final.cpp:56]   --->   Operation 25 'select' 'tmp_61_cast' <Predicate = (!tmp)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_4 = getelementptr [60 x i18]* %out_image_0_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 26 'getelementptr' 'out_image_0_V_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.51ns)   --->   "%tmp_62_cast = select i1 %tmp_13, i64 59, i64 29" [../src/CNN_final.cpp:53]   --->   Operation 27 'select' 'tmp_62_cast' <Predicate = (!tmp)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_5 = getelementptr [60 x i18]* %out_image_0_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 28 'getelementptr' 'out_image_0_V_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [60 x i18]* %out_image_1_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 29 'getelementptr' 'out_image_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_3 = getelementptr [60 x i18]* %out_image_1_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 30 'getelementptr' 'out_image_1_V_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [60 x i18]* %out_image_2_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 31 'getelementptr' 'out_image_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_3 = getelementptr [60 x i18]* %out_image_2_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 32 'getelementptr' 'out_image_2_V_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [60 x i18]* %out_image_3_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 33 'getelementptr' 'out_image_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_4 = getelementptr [60 x i18]* %out_image_3_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 34 'getelementptr' 'out_image_3_V_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [60 x i18]* %out_image_4_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 35 'getelementptr' 'out_image_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_image_4_V_addr_1 = getelementptr [60 x i18]* %out_image_4_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 36 'getelementptr' 'out_image_4_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [60 x i18]* %out_image_5_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 37 'getelementptr' 'out_image_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%out_image_5_V_addr_1 = getelementptr [60 x i18]* %out_image_5_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 38 'getelementptr' 'out_image_5_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [60 x i18]* %out_image_6_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 39 'getelementptr' 'out_image_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%out_image_6_V_addr_1 = getelementptr [60 x i18]* %out_image_6_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 40 'getelementptr' 'out_image_6_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [60 x i18]* %out_image_7_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 41 'getelementptr' 'out_image_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_image_7_V_addr_1 = getelementptr [60 x i18]* %out_image_7_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 42 'getelementptr' 'out_image_7_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [60 x i18]* %out_image_8_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 43 'getelementptr' 'out_image_8_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_image_8_V_addr_1 = getelementptr [60 x i18]* %out_image_8_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 44 'getelementptr' 'out_image_8_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [60 x i18]* %out_image_9_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 45 'getelementptr' 'out_image_9_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%out_image_9_V_addr_1 = getelementptr [60 x i18]* %out_image_9_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 46 'getelementptr' 'out_image_9_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [60 x i18]* %out_image_10_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 47 'getelementptr' 'out_image_10_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%out_image_10_V_addr_1 = getelementptr [60 x i18]* %out_image_10_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 48 'getelementptr' 'out_image_10_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [60 x i18]* %out_image_11_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 49 'getelementptr' 'out_image_11_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%out_image_11_V_addr_1 = getelementptr [60 x i18]* %out_image_11_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 50 'getelementptr' 'out_image_11_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [60 x i18]* %out_image_12_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 51 'getelementptr' 'out_image_12_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%out_image_12_V_addr_1 = getelementptr [60 x i18]* %out_image_12_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 52 'getelementptr' 'out_image_12_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [60 x i18]* %out_image_13_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 53 'getelementptr' 'out_image_13_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%out_image_13_V_addr_1 = getelementptr [60 x i18]* %out_image_13_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 54 'getelementptr' 'out_image_13_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%out_image_14_V_addr = getelementptr [60 x i18]* %out_image_14_V, i64 0, i64 %tmp_61_cast" [../src/CNN_final.cpp:56]   --->   Operation 55 'getelementptr' 'out_image_14_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%out_image_14_V_addr_2 = getelementptr [60 x i18]* %out_image_14_V, i64 0, i64 %tmp_62_cast" [../src/CNN_final.cpp:58]   --->   Operation 56 'getelementptr' 'out_image_14_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_14_V_addr_1, align 4" [../src/CNN_final.cpp:57]   --->   Operation 57 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "switch i4 %arrayNo4, label %branch44 [
    i4 0, label %branch30
    i4 1, label %branch31
    i4 2, label %branch32
    i4 3, label %branch33
    i4 4, label %branch34
    i4 5, label %branch35
    i4 6, label %branch36
    i4 7, label %branch37
    i4 -8, label %branch38
    i4 -7, label %branch39
    i4 -6, label %branch40
    i4 -5, label %branch41
    i4 -4, label %branch42
    i4 -3, label %branch43
  ]" [../src/CNN_final.cpp:56]   --->   Operation 58 'switch' <Predicate = (!tmp)> <Delay = 0.88>
ST_2 : Operation 59 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_13_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 59 'store' <Predicate = (!tmp & arrayNo4 == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 60 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_13_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 60 'store' <Predicate = (!tmp & arrayNo4 == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 61 'br' <Predicate = (!tmp & arrayNo4 == 13)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_12_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 62 'store' <Predicate = (!tmp & arrayNo4 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 63 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_12_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 63 'store' <Predicate = (!tmp & arrayNo4 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 64 'br' <Predicate = (!tmp & arrayNo4 == 12)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_11_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 65 'store' <Predicate = (!tmp & arrayNo4 == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 66 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_11_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 66 'store' <Predicate = (!tmp & arrayNo4 == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 67 'br' <Predicate = (!tmp & arrayNo4 == 11)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_10_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 68 'store' <Predicate = (!tmp & arrayNo4 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 69 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_10_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 69 'store' <Predicate = (!tmp & arrayNo4 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 70 'br' <Predicate = (!tmp & arrayNo4 == 10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_9_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 71 'store' <Predicate = (!tmp & arrayNo4 == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 72 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_9_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 72 'store' <Predicate = (!tmp & arrayNo4 == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 73 'br' <Predicate = (!tmp & arrayNo4 == 9)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_8_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 74 'store' <Predicate = (!tmp & arrayNo4 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 75 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_8_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 75 'store' <Predicate = (!tmp & arrayNo4 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 76 'br' <Predicate = (!tmp & arrayNo4 == 8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_7_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 77 'store' <Predicate = (!tmp & arrayNo4 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 78 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_7_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 78 'store' <Predicate = (!tmp & arrayNo4 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 79 'br' <Predicate = (!tmp & arrayNo4 == 7)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 80 'store' <Predicate = (!tmp & arrayNo4 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 81 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_6_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 81 'store' <Predicate = (!tmp & arrayNo4 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 82 'br' <Predicate = (!tmp & arrayNo4 == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 83 'store' <Predicate = (!tmp & arrayNo4 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 84 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_5_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 84 'store' <Predicate = (!tmp & arrayNo4 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 85 'br' <Predicate = (!tmp & arrayNo4 == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 86 'store' <Predicate = (!tmp & arrayNo4 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 87 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_4_V_addr_1, align 4" [../src/CNN_final.cpp:58]   --->   Operation 87 'store' <Predicate = (!tmp & arrayNo4 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 88 'br' <Predicate = (!tmp & arrayNo4 == 4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 89 'store' <Predicate = (!tmp & arrayNo4 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 90 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_3_V_addr_4, align 4" [../src/CNN_final.cpp:58]   --->   Operation 90 'store' <Predicate = (!tmp & arrayNo4 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 91 'br' <Predicate = (!tmp & arrayNo4 == 3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 92 'store' <Predicate = (!tmp & arrayNo4 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 93 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_2_V_addr_3, align 4" [../src/CNN_final.cpp:58]   --->   Operation 93 'store' <Predicate = (!tmp & arrayNo4 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 94 'br' <Predicate = (!tmp & arrayNo4 == 2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 95 'store' <Predicate = (!tmp & arrayNo4 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 96 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:58]   --->   Operation 96 'store' <Predicate = (!tmp & arrayNo4 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 97 'br' <Predicate = (!tmp & arrayNo4 == 1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_0_V_addr_5, align 4" [../src/CNN_final.cpp:58]   --->   Operation 98 'store' <Predicate = (!tmp & arrayNo4 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 99 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_14_V_addr, align 4" [../src/CNN_final.cpp:56]   --->   Operation 99 'store' <Predicate = (!tmp & arrayNo4 == 14) | (!tmp & arrayNo4 == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_2 : Operation 100 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:61]   --->   Operation 100 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 101 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_0_V_addr_4, align 4" [../src/CNN_final.cpp:56]   --->   Operation 101 'store' <Predicate = (arrayNo4 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 102 'br' <Predicate = (arrayNo4 == 0)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_14_V_addr_2, align 4" [../src/CNN_final.cpp:58]   --->   Operation 103 'store' <Predicate = (arrayNo4 == 14) | (arrayNo4 == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 104 'br' <Predicate = (arrayNo4 == 14) | (arrayNo4 == 15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:53]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.35>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_7, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.88ns)   --->   "%tmp_35 = icmp eq i5 %i_1, -4" [../src/CNN_final.cpp:61]   --->   Operation 107 'icmp' 'tmp_35' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 108 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.10ns)   --->   "%i_7 = add i5 %i_1, 1" [../src/CNN_final.cpp:65]   --->   Operation 109 'add' 'i_7' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %9, label %4" [../src/CNN_final.cpp:61]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:62]   --->   Operation 111 'specloopname' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:62]   --->   Operation 112 'specregionbegin' 'tmp_36' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i5 %i_1 to i1" [../src/CNN_final.cpp:65]   --->   Operation 113 'trunc' 'tmp_14' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_1, i5 0)" [../src/CNN_final.cpp:65]   --->   Operation 114 'bitconcatenate' 'tmp_54' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_54 to i11" [../src/CNN_final.cpp:65]   --->   Operation 115 'zext' 'p_shl_cast' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_55 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_1, i2 0)" [../src/CNN_final.cpp:65]   --->   Operation 116 'bitconcatenate' 'tmp_55' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_55 to i11" [../src/CNN_final.cpp:65]   --->   Operation 117 'zext' 'p_shl1_cast' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.35ns)   --->   "%tmp_56 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:65]   --->   Operation 118 'sub' 'tmp_56' <Predicate = (!tmp_35)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_7, i32 1, i32 4)" [../src/CNN_final.cpp:65]   --->   Operation 119 'partselect' 'arrayNo' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.52ns)   --->   "%tmp_66_cast = select i1 %tmp_14, i6 0, i6 30" [../src/CNN_final.cpp:65]   --->   Operation 120 'select' 'tmp_66_cast' <Predicate = (!tmp_35)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.87ns)   --->   "br label %5" [../src/CNN_final.cpp:63]   --->   Operation 121 'br' <Predicate = (!tmp_35)> <Delay = 0.87>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:70]   --->   Operation 122 'ret' <Predicate = (tmp_35)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.61>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %4 ], [ %j_6, %7 ]"   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.88ns)   --->   "%tmp_38 = icmp eq i5 %j, -4" [../src/CNN_final.cpp:63]   --->   Operation 124 'icmp' 'tmp_38' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 125 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.10ns)   --->   "%j_6 = add i5 %j, 1" [../src/CNN_final.cpp:65]   --->   Operation 126 'add' 'j_6' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %8, label %6" [../src/CNN_final.cpp:63]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i5 %j_6 to i6" [../src/CNN_final.cpp:65]   --->   Operation 128 'zext' 'tmp_39_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.18ns)   --->   "%tmp_57 = add i6 %tmp_39_cast, %tmp_66_cast" [../src/CNN_final.cpp:65]   --->   Operation 129 'add' 'tmp_57' <Predicate = (!tmp_38)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i5 %j to i11" [../src/CNN_final.cpp:65]   --->   Operation 130 'zext' 'tmp_40_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.35ns)   --->   "%tmp_58 = add i11 %tmp_40_cast, %tmp_56" [../src/CNN_final.cpp:65]   --->   Operation 131 'add' 'tmp_58' <Predicate = (!tmp_38)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i11 %tmp_58 to i64" [../src/CNN_final.cpp:65]   --->   Operation 132 'sext' 'tmp_68_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i18]* %in_image_V, i64 0, i64 %tmp_68_cast" [../src/CNN_final.cpp:65]   --->   Operation 133 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.26ns)   --->   "%in_image_V_load = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:65]   --->   Operation 134 'load' 'in_image_V_load' <Predicate = (!tmp_38)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_36)" [../src/CNN_final.cpp:67]   --->   Operation 135 'specregionend' 'empty_51' <Predicate = (tmp_38)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:61]   --->   Operation 136 'br' <Predicate = (tmp_38)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.26>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:64]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i6 %tmp_57 to i64" [../src/CNN_final.cpp:65]   --->   Operation 138 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_6 = getelementptr [60 x i18]* %out_image_0_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 139 'getelementptr' 'out_image_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_4 = getelementptr [60 x i18]* %out_image_1_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 140 'getelementptr' 'out_image_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_4 = getelementptr [60 x i18]* %out_image_2_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 141 'getelementptr' 'out_image_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_5 = getelementptr [60 x i18]* %out_image_3_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 142 'getelementptr' 'out_image_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%out_image_4_V_addr_2 = getelementptr [60 x i18]* %out_image_4_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 143 'getelementptr' 'out_image_4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%out_image_5_V_addr_2 = getelementptr [60 x i18]* %out_image_5_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 144 'getelementptr' 'out_image_5_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%out_image_6_V_addr_2 = getelementptr [60 x i18]* %out_image_6_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 145 'getelementptr' 'out_image_6_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%out_image_7_V_addr_2 = getelementptr [60 x i18]* %out_image_7_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 146 'getelementptr' 'out_image_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%out_image_8_V_addr_2 = getelementptr [60 x i18]* %out_image_8_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 147 'getelementptr' 'out_image_8_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%out_image_9_V_addr_2 = getelementptr [60 x i18]* %out_image_9_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 148 'getelementptr' 'out_image_9_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%out_image_10_V_addr_2 = getelementptr [60 x i18]* %out_image_10_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 149 'getelementptr' 'out_image_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%out_image_11_V_addr_2 = getelementptr [60 x i18]* %out_image_11_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 150 'getelementptr' 'out_image_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%out_image_12_V_addr_2 = getelementptr [60 x i18]* %out_image_12_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 151 'getelementptr' 'out_image_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%out_image_13_V_addr_2 = getelementptr [60 x i18]* %out_image_13_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 152 'getelementptr' 'out_image_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%out_image_14_V_addr_3 = getelementptr [60 x i18]* %out_image_14_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:65]   --->   Operation 153 'getelementptr' 'out_image_14_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/2] (2.26ns)   --->   "%in_image_V_load = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:65]   --->   Operation 154 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_7 : Operation 155 [1/1] (0.88ns)   --->   "switch i4 %arrayNo, label %branch14 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../src/CNN_final.cpp:65]   --->   Operation 155 'switch' <Predicate = true> <Delay = 0.88>

State 8 <SV = 5> <Delay = 2.26>
ST_8 : Operation 156 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_13_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 156 'store' <Predicate = (arrayNo == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 157 'br' <Predicate = (arrayNo == 13)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_12_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 158 'store' <Predicate = (arrayNo == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 159 'br' <Predicate = (arrayNo == 12)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_11_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 160 'store' <Predicate = (arrayNo == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 161 'br' <Predicate = (arrayNo == 11)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_10_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 162 'store' <Predicate = (arrayNo == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 163 'br' <Predicate = (arrayNo == 10)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_9_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 164 'store' <Predicate = (arrayNo == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 165 'br' <Predicate = (arrayNo == 9)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_8_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 166 'store' <Predicate = (arrayNo == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 167 'br' <Predicate = (arrayNo == 8)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_7_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 168 'store' <Predicate = (arrayNo == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 169 'br' <Predicate = (arrayNo == 7)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_6_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 170 'store' <Predicate = (arrayNo == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 171 'br' <Predicate = (arrayNo == 6)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_5_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 172 'store' <Predicate = (arrayNo == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 173 'br' <Predicate = (arrayNo == 5)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_4_V_addr_2, align 4" [../src/CNN_final.cpp:65]   --->   Operation 174 'store' <Predicate = (arrayNo == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 175 'br' <Predicate = (arrayNo == 4)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_3_V_addr_5, align 4" [../src/CNN_final.cpp:65]   --->   Operation 176 'store' <Predicate = (arrayNo == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 177 'br' <Predicate = (arrayNo == 3)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_2_V_addr_4, align 4" [../src/CNN_final.cpp:65]   --->   Operation 178 'store' <Predicate = (arrayNo == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 179 'br' <Predicate = (arrayNo == 2)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_1_V_addr_4, align 4" [../src/CNN_final.cpp:65]   --->   Operation 180 'store' <Predicate = (arrayNo == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 181 'br' <Predicate = (arrayNo == 1)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_0_V_addr_6, align 4" [../src/CNN_final.cpp:65]   --->   Operation 182 'store' <Predicate = (arrayNo == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 183 'br' <Predicate = (arrayNo == 0)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_14_V_addr_3, align 4" [../src/CNN_final.cpp:65]   --->   Operation 184 'store' <Predicate = (arrayNo == 14) | (arrayNo == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 60> <RAM>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:65]   --->   Operation 185 'br' <Predicate = (arrayNo == 14) | (arrayNo == 15)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "br label %5" [../src/CNN_final.cpp:63]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:53) [19]  (0.872 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:53) [19]  (0 ns)
	'add' operation ('tmp_53', ../src/CNN_final.cpp:53) [29]  (1.19 ns)
	'getelementptr' operation ('out_image_14_V_addr_1', ../src/CNN_final.cpp:53) [31]  (0 ns)
	'store' operation (../src/CNN_final.cpp:57) of constant 0 on array 'out_image_14_V' [67]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'store' operation (../src/CNN_final.cpp:56) of constant 0 on array 'out_image_0_V' [122]  (2.27 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:65) [134]  (0 ns)
	'sub' operation ('tmp_56', ../src/CNN_final.cpp:65) [147]  (1.35 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../src/CNN_final.cpp:65) [152]  (0 ns)
	'add' operation ('tmp_58', ../src/CNN_final.cpp:65) [178]  (1.35 ns)
	'getelementptr' operation ('in_image_V_addr', ../src/CNN_final.cpp:65) [180]  (0 ns)
	'load' operation ('in_image_V_load', ../src/CNN_final.cpp:65) on array 'in_image_V' [181]  (2.27 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'load' operation ('in_image_V_load', ../src/CNN_final.cpp:65) on array 'in_image_V' [181]  (2.27 ns)

 <State 8>: 2.27ns
The critical path consists of the following:
	'store' operation (../src/CNN_final.cpp:65) of variable 'in_image_V_load', ../src/CNN_final.cpp:65 on array 'out_image_13_V' [184]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
