// Seed: 3899877716
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6
);
  logic id_8, id_9;
  logic id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_3 = 32'd97
) (
    input  wand  _id_0,
    output logic id_1,
    input  tri   id_2,
    input  uwire _id_3,
    input  uwire id_4
);
  always id_1 <= id_0;
  logic [7:0][id_0 : id_3] id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4
  );
  wire  id_7;
  logic id_8;
endmodule
