{"vcs1":{"timestamp_begin":1682302984.052209516, "rt":0.71, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682302984.795893355, "rt":0.92, "ut":0.20, "st":0.25}}
{"link":{"timestamp_begin":1682302985.744778310, "rt":1.53, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302983.763321947}
{"VCS_COMP_START_TIME": 1682302983.763321947}
{"VCS_COMP_END_TIME": 1682302988.267291904}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340288}}
{"stitch_vcselab": {"peak_mem": 238988}}
