<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>FSM on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/fsm/</link><description>Recent content in FSM on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Sat, 16 Nov 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/fsm/index.xml" rel="self" type="application/rss+xml"/><item><title>Custom 8-Bit Multicycle Processor</title><link>https://will-l10.github.io/blogs/custom-processor/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/custom-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a complete custom processor from scratch with 16-instruction ISA and FSM-based control unit, capable of executing complex matrix operations entirely in software.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="instruction-set-architecture-isa"&gt;Instruction Set Architecture (ISA)&lt;/h3&gt;
&lt;p&gt;Custom 16-instruction set including:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Arithmetic&lt;/strong&gt;: ADD, SUB, MULT, DIV&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Logic&lt;/strong&gt;: AND, OR, XOR, NOT&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Control Flow&lt;/strong&gt;: JUMP, conditional branches (BEQ, BNE, BLT, BGT)&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: LOAD, STORE&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Special&lt;/strong&gt;: NOP, HALT&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="control-unit"&gt;Control Unit&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Finite State Machine (FSM) based control&lt;/li&gt;
&lt;li&gt;Multi-cycle execution with 5-7 cycles per instruction&lt;/li&gt;
&lt;li&gt;State-based instruction decode and execution&lt;/li&gt;
&lt;li&gt;Comprehensive flag management (Zero, Negative, Carry, Overflow)&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="implementation"&gt;Implementation&lt;/h2&gt;
&lt;h3 id="hardware-platform"&gt;Hardware Platform&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;FPGA&lt;/strong&gt;: Altera DE2-115&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: 512-byte unified instruction/data memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Display&lt;/strong&gt;: Real-time 7-segment display showing PC, opcode, accumulator&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Programming&lt;/strong&gt;: Manual mode using FPGA switches for direct memory manipulation&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="key-features"&gt;Key Features&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;Matrix Operations&lt;/strong&gt;: Successfully executed 2Ã—2 matrix operations&lt;/p&gt;</description></item><item><title>GCD Algorithm Hardware Implementation</title><link>https://will-l10.github.io/blogs/gcd-algorithm/</link><pubDate>Sat, 10 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/gcd-algorithm/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Created general datapath for Greatest Common Divisor algorithm using finite state machine design methodology, demonstrating algorithm-to-hardware translation.&lt;/p&gt;
&lt;h2 id="algorithm"&gt;Algorithm&lt;/h2&gt;
&lt;h3 id="euclidean-algorithm"&gt;Euclidean Algorithm&lt;/h3&gt;
&lt;p&gt;The GCD algorithm uses the principle:&lt;/p&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;GCD(a, b) = GCD(b, a mod b)
&lt;/code&gt;&lt;/pre&gt;&lt;p&gt;Continues until &lt;code&gt;b = 0&lt;/code&gt;, at which point &lt;code&gt;a&lt;/code&gt; is the GCD.&lt;/p&gt;
&lt;h3 id="example"&gt;Example&lt;/h3&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;GCD(48, 18):
 48 mod 18 = 12
 18 mod 12 = 6
 12 mod 6 = 0
 Result: 6
&lt;/code&gt;&lt;/pre&gt;&lt;h2 id="fsm-design"&gt;FSM Design&lt;/h2&gt;
&lt;h3 id="state-diagram"&gt;State Diagram&lt;/h3&gt;
&lt;p&gt;The implementation uses 4 states:&lt;/p&gt;</description></item></channel></rss>