
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1761796                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485104                       # Number of bytes of host memory used
host_op_rate                                  1962631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1589.48                       # Real time elapsed on the host
host_tick_rate                              673717294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2800340672                       # Number of instructions simulated
sim_ops                                    3119564832                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2028052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4056065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 119551639                       # Number of branches fetched
system.switch_cpus.committedInsts           800340671                       # Number of instructions committed
system.switch_cpus.committedOps             891618357                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011272                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011272                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    230269488                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    225445263                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    102057135                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             9690094                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     762857626                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            762857626                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1209475528                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    705023375                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           189110574                       # Number of load instructions
system.switch_cpus.num_mem_refs             265413713                       # number of memory refs
system.switch_cpus.num_store_insts           76303139                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      79859068                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             79859068                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    104416058                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     63226029                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         542168277     60.81%     60.81% # Class of executed instruction
system.switch_cpus.op_class::IntMult         31362928      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            602996      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10024812      1.12%     65.52% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         6633458      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2729322      0.31%     66.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9045529      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     10884138      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1522536      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10627676      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           603008      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        189110574     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        76303139      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          891618393                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2317913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1134623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4635827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1134643                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1994405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       421018                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1607009                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33632                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1994406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3058657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3025445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6084102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6084102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    157643520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    155835520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    313479040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               313479040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2028038                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2028038    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2028038                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4720851373                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4659024681                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19139365943                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2277228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       919146                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3652004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2277229                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6953740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6953740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    360453248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              360453248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2253237                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53890304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4571151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.248228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431995                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3436483     75.18%     75.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1134648     24.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4571151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2764017363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4832848605                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    130502528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         130502528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     27140992                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       27140992                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1019551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1019551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       212039                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            212039                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    121866946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            121866946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      25345025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            25345025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      25345025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    121866946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           147211971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    424064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2022624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000802154518                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        23786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        23786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3518055                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            400559                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1019551                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    212039                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2039102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  424078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 16478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            72464                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            76154                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            65786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            61743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            67706                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            56598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            67927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           454355                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            87716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           157963                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          238475                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          226733                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          135586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          110354                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           73384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           69680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17088                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14170                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            18360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            16696                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13018                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            32209                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          102802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28234                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           36328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           14880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           18382                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 35927435221                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10113120000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73851635221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17762.78                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36512.78                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1332410                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 263593                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.88                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2039102                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              424078                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1011665                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1010959                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 21284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 21584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 23763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 23780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 23794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 23790                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 23787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 23787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 23815                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 23826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 23802                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 23867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 23890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 23814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 23786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 23786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 23786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 23786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   320                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       850665                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   184.075245                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.279264                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   143.529893                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        27325      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       650141     76.43%     79.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        81856      9.62%     89.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        34164      4.02%     93.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        22531      2.65%     95.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        17399      2.05%     97.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12372      1.45%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2949      0.35%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         1928      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       850665                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        23786                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     85.034138                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    80.954456                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.131654                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           19      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          109      0.46%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          339      1.43%      1.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          837      3.52%      5.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1481      6.23%     11.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2157      9.07%     20.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2665     11.20%     31.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2941     12.36%     44.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2859     12.02%     56.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2580     10.85%     67.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2265      9.52%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1706      7.17%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1377      5.79%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          897      3.77%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          608      2.56%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          383      1.61%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          247      1.04%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          155      0.65%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           76      0.32%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           40      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           22      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           12      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        23786                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        23786                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.827672                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.816112                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.626398                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2203      9.26%      9.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             299      1.26%     10.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           20836     87.60%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             293      1.23%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             152      0.64%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        23786                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             129447936                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1054592                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               27139136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              130502528                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            27140992                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      120.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       25.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   121.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    25.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.14                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070856452862                       # Total gap between requests
system.mem_ctrls0.avgGap                    869491.03                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    129447936                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     27139136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 120882138.625715240836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 25343291.685501568019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2039102                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       424078                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  73851635221                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24743895936409                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36217.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  58347511.39                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   65.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3531551100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1877052540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7853221740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1518492780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    368138283660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    101198053440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      568649323740                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       531.020799                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 259656935468                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 775445481045                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2542232700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1351221135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6588313620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         695043000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    342323998830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    122934691680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560968169445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       523.847920                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 316329964752                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 718772451761                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    129086208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         129086208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     26749312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       26749312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1008486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1008486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       208979                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            208979                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    120544347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            120544347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      24979263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            24979263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      24979263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    120544347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           145523610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    417926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2002188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000729118636                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        23444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        23444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3484299                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            394820                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1008487                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    208979                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2016974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  417958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 14786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            76456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            53915                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            55532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            58290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            59310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            56239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           458566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            93140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           152526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          233278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          229980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          144813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           94313                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           80755                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26155                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17268                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            13190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            14420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12898                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            18334                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            16602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            13152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            22403                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          104885                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           44998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           28804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           37186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           14776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           18316                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 35042765161                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10010940000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            72583790161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17502.24                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36252.24                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1331745                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 260041                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.51                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.22                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2016974                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              417958                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1001409                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1000779                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 20964                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 21250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 23442                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 23448                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 23445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 23445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 23445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 23477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 23488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 23460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 23518                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 23542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 23473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 23444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 23444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 23444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 23444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       828311                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   186.990094                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   157.584102                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   148.589940                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26747      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       629008     75.94%     79.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        79108      9.55%     88.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        33330      4.02%     92.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        23007      2.78%     95.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        18874      2.28%     97.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        12691      1.53%     99.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3195      0.39%     99.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         2351      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       828311                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        23444                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     85.402662                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    81.347206                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    26.160126                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           10      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31           86      0.37%      0.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          337      1.44%      1.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          794      3.39%      5.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         1458      6.22%     11.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2106      8.98%     20.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2552     10.89%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2865     12.22%     43.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2802     11.95%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2712     11.57%     67.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2151      9.18%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1759      7.50%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1344      5.73%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          889      3.79%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          604      2.58%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          423      1.80%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          248      1.06%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          118      0.50%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           91      0.39%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           41      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           23      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           14      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            6      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        23444                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        23444                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.825926                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.814324                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.627356                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2191      9.35%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             285      1.22%     10.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           20532     87.58%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             287      1.22%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             148      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        23444                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             128140032                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 946304                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               26746304                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              129086336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            26749312                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      119.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       24.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   120.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    24.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070857291866                       # Total gap between requests
system.mem_ctrls1.avgGap                    879578.81                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    128140032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     26746304                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 119660780.931474938989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 24976454.069175131619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2016974                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       417958                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  72583790161                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24751912814100                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35986.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  59221052.87                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3499528200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1860035760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7838027820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1485194400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    368315153520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    101047403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      568578011700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       530.954206                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 259284140215                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 775818276298                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2414626620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1283404485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6457594500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         696301020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    334064760960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    129891417600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      559340773665                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       522.328212                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 334474676755                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 700627739758                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       289876                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289876                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       289876                       # number of overall hits
system.l2.overall_hits::total                  289876                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2028038                       # number of demand (read+write) misses
system.l2.demand_misses::total                2028038                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2028038                       # number of overall misses
system.l2.overall_misses::total               2028038                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 176036733063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     176036733063                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 176036733063                       # number of overall miss cycles
system.l2.overall_miss_latency::total    176036733063                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2317914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2317914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2317914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2317914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.874941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.874941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86801.496354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86801.496354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86801.496354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86801.496354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              421018                       # number of writebacks
system.l2.writebacks::total                    421018                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2028038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2028038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2028038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2028038                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 158695732785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 158695732785                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 158695732785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 158695732785                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.874941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.874941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78250.867481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78250.867481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78250.867481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78250.867481                       # average overall mshr miss latency
system.l2.replacements                        2253237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       498128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           498128                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       498128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       498128                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       909433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        909433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        33632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33632                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2998982268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2998982268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        40685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.826644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.826644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89170.500357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89170.500357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        33632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2711497305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2711497305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.826644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.826644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80622.541181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80622.541181                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       282823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1994406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1994406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 173037750795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 173037750795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2277229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2277229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.875804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86761.547446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86761.547446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1994406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1994406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 155984235480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155984235480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.875804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78210.873553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78210.873553                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     3726770                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2253493                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.653775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.987344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.019015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   235.993641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.921850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76426069                       # Number of tag accesses
system.l2.tags.data_accesses                 76426069                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    800340708                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2800545074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    800340708                       # number of overall hits
system.cpu.icache.overall_hits::total      2800545074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    800340708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2800545946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    800340708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2800545946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    800340708                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2800545074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    800340708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2800545946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2800545946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3211635.259174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      109221292766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     109221292766                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    253551907                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        886989465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    253551907                       # number of overall hits
system.cpu.dcache.overall_hits::total       886989465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2317886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2317886                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 183406889892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183406889892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 183406889892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183406889892                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    255869793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    895411515                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    255869793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    895411515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79126.794800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21776.988963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79126.794800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21776.988963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2019518                       # number of writebacks
system.cpu.dcache.writebacks::total           2019518                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2317886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2317886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2317886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2317886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 181473773802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181473773802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 181473773802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181473773802                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78292.795160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78292.795160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78292.795160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78292.795160                       # average overall mshr miss latency
system.cpu.dcache.replacements                8421898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    182681914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       636230475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2277201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8046169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 180261283752                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 180261283752                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    184959115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    644276644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79159.144824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22403.367833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2277201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2277201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 178362098952                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 178362098952                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78325.145190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78325.145190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     70869993                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      250758990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        40685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       375881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3145606140                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3145606140                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     70910678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    251134871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77316.115030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8368.622357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        40685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3111674850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3111674850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76482.115030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76482.115030                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5427260                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18922874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1219308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1219308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5427288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18922979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 43546.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11612.457143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1195956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1195956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 42712.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42712.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5427288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     18922979                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5427288                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     18922979                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           933257472                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.809832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.705362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.293937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.534005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.465992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29872661290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29872661290                       # Number of data accesses

---------- End Simulation Statistics   ----------
