###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi11.engin.umich.edu)
#  Generated on:      Sun Apr  2 18:51:14 2023
#  Design:            Main_controller
#  Command:           report_timing > ${REPORT_PATH}/final_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin clk_r_REG26_S1/CK 
Endpoint:   clk_r_REG26_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.274
  Slack Time                    0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG26_S1 | CK ^        |           |       |   0.004 |   -0.173 | 
     | clk_r_REG26_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.160 |   0.165 |   -0.013 | 
     | U472           | A1 ^ -> Y ^ | AO22X1TR  | 0.110 |   0.274 |    0.097 | 
     | clk_r_REG26_S1 | D ^         | DFFHQX4TR | 0.000 |   0.274 |    0.097 | 
     +-----------------------------------------------------------------------+ 

