{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 01 21:49:22 2020 " "Info: Processing started: Sat Aug 01 21:49:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qua_brd_ep1c6t144i7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file qua_brd_ep1c6t144i7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Qua_BRD_EP1C6T144I7 " "Info: Found entity 1: Qua_BRD_EP1C6T144I7" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Qua_BRD_EP1C6T144I7 " "Info: Elaborating entity \"Qua_BRD_EP1C6T144I7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "17 " "Warning: Pin \"17\" not connected" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1064 312 480 1080 "17" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "93 " "Warning: Pin \"93\" not connected" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1104 312 480 1120 "93" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "92 " "Warning: Pin \"92\" not connected" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1144 312 480 1160 "92" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "37 " "Warning: Pin \"37\" not connected" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 448 424 592 464 "37" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "38 " "Warning: Pin \"38\" not connected" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 472 424 592 488 "38" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst50 " "Warning: Primitive \"DFF\" of instance \"inst50\" not used" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 432 864 928 512 "inst50" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst67 " "Warning: Primitive \"DFF\" of instance \"inst67\" not used" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 520 864 928 600 "inst67" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst6 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst6\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst6" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1672 1352 1472 1784 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst6 " "Info: Elaborated megafunction instantiation \"LPM_DECODE:inst6\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1672 1352 1472 1784 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst6 " "Info: Instantiated megafunction \"LPM_DECODE:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Info: Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1672 1352 1472 1784 "inst6" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ave.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ave " "Info: Found entity 1: decode_ave" {  } { { "db/decode_ave.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/decode_ave.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ave LPM_DECODE:inst6\|decode_ave:auto_generated " "Info: Elaborating entity \"decode_ave\" for hierarchy \"LPM_DECODE:inst6\|decode_ave:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst1 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst1\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst1" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1648 1024 1160 1848 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst1 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst1\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1648 1024 1160 1848 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst1 " "Info: Instantiated megafunction \"LPM_COUNTER:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 8 " "Info: Parameter \"LPM_MODULUS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1648 1024 1160 1848 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nne.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_nne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nne " "Info: Found entity 1: cntr_nne" {  } { { "db/cntr_nne.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_nne.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nne LPM_COUNTER:inst1\|cntr_nne:auto_generated " "Info: Elaborating entity \"cntr_nne\" for hierarchy \"LPM_COUNTER:inst1\|cntr_nne:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst3 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst3\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst3" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 920 1024 1160 1120 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst3 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst3\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 920 1024 1160 1120 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst3 " "Info: Instantiated megafunction \"LPM_COUNTER:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 920 1024 1160 1120 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8nf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8nf " "Info: Found entity 1: cntr_8nf" {  } { { "db/cntr_8nf.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8nf LPM_COUNTER:inst3\|cntr_8nf:auto_generated " "Info: Elaborating entity \"cntr_8nf\" for hierarchy \"LPM_COUNTER:inst3\|cntr_8nf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 968 688 936 1120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 55 " "Info: Parameter \"clk0_divide_by\" = \"55\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 32 " "Info: Parameter \"clk0_multiply_by\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 9090 " "Info: Parameter \"inclk0_input_frequency\" = \"9090\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.v" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst16 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst16\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst16" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1344 1592 1728 1544 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst16 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst16\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1344 1592 1728 1544 "inst16" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst16 " "Info: Instantiated megafunction \"LPM_COUNTER:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 84 " "Info: Parameter \"LPM_MODULUS\" = \"84\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1344 1592 1728 1544 "inst16" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ddh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ddh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ddh " "Info: Found entity 1: cntr_ddh" {  } { { "db/cntr_ddh.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_ddh.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ddh LPM_COUNTER:inst16\|cntr_ddh:auto_generated " "Info: Elaborating entity \"cntr_ddh\" for hierarchy \"LPM_COUNTER:inst16\|cntr_ddh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_76c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_76c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_76c " "Info: Found entity 1: cmpr_76c" {  } { { "db/cmpr_76c.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cmpr_76c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_76c LPM_COUNTER:inst16\|cntr_ddh:auto_generated\|cmpr_76c:cmpr1 " "Info: Elaborating entity \"cmpr_76c\" for hierarchy \"LPM_COUNTER:inst16\|cntr_ddh:auto_generated\|cmpr_76c:cmpr1\"" {  } { { "db/cntr_ddh.tdf" "cmpr1" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_ddh.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst11 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst11\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst11" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 984 1592 1728 1184 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst11 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst11\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 984 1592 1728 1184 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst11 " "Info: Instantiated megafunction \"LPM_COUNTER:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 120 " "Info: Parameter \"LPM_MODULUS\" = \"120\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 984 1592 1728 1184 "inst11" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_keh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_keh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_keh " "Info: Found entity 1: cntr_keh" {  } { { "db/cntr_keh.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_keh.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_keh LPM_COUNTER:inst11\|cntr_keh:auto_generated " "Info: Elaborating entity \"cntr_keh\" for hierarchy \"LPM_COUNTER:inst11\|cntr_keh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "inst4" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1240 1024 1160 1440 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1240 1024 1160 1440 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Info: Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1240 1024 1160 1440 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nif.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_nif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nif " "Info: Found entity 1: cntr_nif" {  } { { "db/cntr_nif.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_nif.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nif LPM_COUNTER:inst4\|cntr_nif:auto_generated " "Info: Elaborating entity \"cntr_nif\" for hierarchy \"LPM_COUNTER:inst4\|cntr_nif:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 42 " "Info: 42 registers lost all their fanouts during netlist optimizations. The first 42 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[0\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[1\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[2\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[3\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[4\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[5\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[6\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[7\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[8\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[9\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[10\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[11\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[12\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[13\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[14\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[15\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[16\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[17\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[18\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[19\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[20\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[21\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[22\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[23\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[24\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[25\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[26\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[27\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[28\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[29\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[30\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[31\] " "Info: Register \"lpm_counter:inst4\|cntr_nif:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[23\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[24\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[25\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[26\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[27\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[28\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[29\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[30\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[31\] " "Info: Register \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst68 " "Info: Register \"inst68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll0:inst\|altpll:altpll_component\|pll " "Info: Adding node \"altpll0:inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "143 " "Warning (15610): No output dependent on input pin \"143\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 496 424 592 512 "143" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "17 " "Warning (15610): No output dependent on input pin \"17\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1064 312 480 1080 "17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "93 " "Warning (15610): No output dependent on input pin \"93\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1104 312 480 1120 "93" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "92 " "Warning (15610): No output dependent on input pin \"92\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1144 312 480 1160 "92" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "37 " "Warning (15610): No output dependent on input pin \"37\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 448 424 592 464 "37" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "38 " "Warning (15610): No output dependent on input pin \"38\"" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 472 424 592 488 "38" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Info: Implemented 125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Info: Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 01 21:49:35 2020 " "Info: Processing ended: Sat Aug 01 21:49:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 01 21:49:37 2020 " "Info: Processing started: Sat Aug 01 21:49:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Qua_BRD_EP1C6T144I7 EP1C6T144I7 " "Info: Selected device EP1C6T144I7 for design \"Qua_BRD_EP1C6T144I7\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "altpll0:inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"altpll0:inst\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk0 32 55 0 0 " "Info: Implementing clock multiplication of 32, clock division of 55, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v" 90 0 0 } } { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 968 688 936 1120 "inst" "" } } } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C7 " "Info: Device EP1C3T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144I7 " "Info: Device EP1C3T144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C7 " "Info: Device EP1C6T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/" { { 0 { 0 ""} 0 399 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/" { { 0 { 0 ""} 0 400 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Qua_BRD_EP1C6T144I7.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Qua_BRD_EP1C6T144I7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "16 " "Info: Promoted signal \"16\" to use global clock (user assigned)" {  } { { "d:/altera/11.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "16" } { 0 "16" } } } } { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 1024 312 480 1040 "16" "" } } } } { "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 16 } "NODE_NAME" } } { "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin64/pin_planner.ppl" { 16 } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "altpll0:inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"altpll0:inst\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "d:/altera/11.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll0:inst\|altpll:altpll_component\|_clk0" } } } } { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 968 688 936 1120 "inst" "" } } } } { "altpll.tdf" "" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/" { { 0 { 0 ""} 0 256 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] Global clock " "Info: Automatically promoted some destinations of signal \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|counter_cella5 " "Info: Destination \"lpm_counter:inst3\|cntr_8nf:auto_generated\|counter_cella5\" may be non-global or may not use global clock" {  } { { "db/cntr_8nf.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf" 290 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "100 " "Info: Destination \"100\" may be non-global or may not use global clock" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 544 2152 2328 560 "100" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "73 " "Info: Destination \"73\" may be non-global or may not use global clock" {  } { { "Qua_BRD_EP1C6T144I7.bdf" "" { Schematic "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf" { { 768 2152 2328 784 "73" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_8nf.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf" 290 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] Global clock " "Info: Automatically promoted some destinations of signal \"lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter:inst3\|cntr_8nf:auto_generated\|counter_cella22 " "Info: Destination \"lpm_counter:inst3\|cntr_8nf:auto_generated\|counter_cella22\" may be non-global or may not use global clock" {  } { { "db/cntr_8nf.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf" 290 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_8nf.tdf" "" { Text "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf" 290 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y0 X35_Y10 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y10" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.fit.smsg " "Info: Generated suppressed messages file D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 01 21:49:50 2020 " "Info: Processing ended: Sat Aug 01 21:49:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 01 21:49:51 2020 " "Info: Processing started: Sat Aug 01 21:49:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7 " "Info: Command: quartus_sta Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Qua_BRD_EP1C6T144I7.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Qua_BRD_EP1C6T144I7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 9.090 -waveform \{0.000 4.545\} -name 16 16 " "Info: create_clock -period 9.090 -waveform \{0.000 4.545\} -name 16 16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 55 -multiply_by 32 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 55 -multiply_by 32 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] " "Info: create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] " "Info: create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\] " "Info: create_clock -period 1.000 -name lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\] lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] " "Info: create_clock -period 1.000 -name lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] " "Info: create_clock -period 1.000 -name lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 01 21:49:54 2020 " "Info: Processing started: Sat Aug 01 21:49:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.288 " "Info: Worst-case setup slack is -6.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.288      -385.804 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\]  " "Info:    -6.288      -385.804 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001       -31.023 inst\|altpll_component\|pll\|clk\[0\]  " "Info:    -2.001       -31.023 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363        -3.882 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\]  " "Info:    -1.363        -3.882 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677        -0.677 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\]  " "Info:    -0.677        -0.677 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614        -0.614 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\]  " "Info:    -0.614        -0.614 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.645 " "Info: Worst-case hold slack is -3.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.645      -161.434 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\]  " "Info:    -3.645      -161.434 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\]  " "Info:     0.195         0.000 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\]  " "Info:     0.258         0.000 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "Info:     0.315         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013         0.000 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\]  " "Info:     1.013         0.000 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.780 " "Info: Worst-case minimum pulse width slack is -1.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780        -4.432 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\]  " "Info:    -1.780        -4.432 lpm_counter:inst16\|cntr_ddh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717        -4.054 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\]  " "Info:    -1.717        -4.054 lpm_counter:inst11\|cntr_keh:auto_generated\|safe_q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062      -135.936 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\]  " "Info:    -1.062      -135.936 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062        -8.496 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\]  " "Info:    -1.062        -8.496 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[22\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062        -2.124 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\]  " "Info:    -1.062        -2.124 lpm_counter:inst3\|cntr_8nf:auto_generated\|safe_q\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.545         0.000 16  " "Info:     4.545         0.000 16 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.249         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "Info:     6.249         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 01 21:49:55 2020 " "Info: Processing ended: Sat Aug 01 21:49:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 01 21:49:57 2020 " "Info: Processing ended: Sat Aug 01 21:49:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
