Metric,Value
design__lint_errors__count,0
design__lint_timing_constructs__count,0
design__lint_warnings__count,4
design__latch__count,0
design__instance__count,2776
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0026374226436018944
power__switching__total,0.0027610452380031347
power__leakage__total,2.532217457940078e-08
power__total,0.005398493260145187
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.019831
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.019831
timing__hold__ws__corner:nom_tt_025C_1v80,0.315638
timing__setup__ws__corner:nom_tt_025C_1v80,-2.634207
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,-141.073151
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,-2.634207
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,64
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,63
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.013892
clock__skew__worst_setup,-0.013892
timing__hold__ws,0.096168
timing__setup__ws,-7.881222
timing__hold__tns,0.0
timing__setup__tns,-1884.1083740000001
timing__hold__wns,0.0
timing__setup__wns,-7.881222
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,532
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 209.44 220.16
design__core__bbox,5.52 10.88 203.78 206.72
design__io,74
design__die__area,46110.3
design__core__area,38827.2
design__instance__area,19179.6
design__instance__count__stdcell,2776
design__instance__area__stdcell,19179.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.493974
design__instance__utilization__stdcell,0.493974
floorplan__design__io,72
design__io__hpwl,7785091
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,212.66
design__instance__displacement__mean,0.072
design__instance__displacement__max,6.86
route__wirelength__estimated,46670.6
design__violations,0
design__instance__count__setup_buffer,3
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,2
antenna__count,3
route__net,2285
route__net__special,2
route__drc_errors__iter:1,1239
route__wirelength__iter:1,52476
route__drc_errors__iter:2,711
route__wirelength__iter:2,52077
route__drc_errors__iter:3,626
route__wirelength__iter:3,52029
route__drc_errors__iter:4,125
route__wirelength__iter:4,52079
route__drc_errors__iter:5,5
route__wirelength__iter:5,52065
route__drc_errors__iter:6,0
route__wirelength__iter:6,52069
route__drc_errors,0
route__wirelength,52069
route__vias,15543
route__vias__singlecut,15543
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,395.74
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.028712
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.028712
timing__hold__ws__corner:nom_ss_100C_1v60,0.877272
timing__setup__ws__corner:nom_ss_100C_1v60,-7.748751
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-467.716644
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-7.748751
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,65
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.014874
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.014874
timing__hold__ws__corner:nom_ff_n40C_1v95,0.098445
timing__setup__ws__corner:nom_ff_n40C_1v95,-0.64276
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,-19.702019
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,-0.64276
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,50
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.018806
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.018806
timing__hold__ws__corner:min_tt_025C_1v80,0.31211
timing__setup__ws__corner:min_tt_025C_1v80,-2.577549
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,-137.067932
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,-2.577549
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,64
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.027259
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.027259
timing__hold__ws__corner:min_ss_100C_1v60,0.873954
timing__setup__ws__corner:min_ss_100C_1v60,-7.614179
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-459.794647
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-7.614179
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,65
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.013892
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.013892
timing__hold__ws__corner:min_ff_n40C_1v95,0.096168
timing__setup__ws__corner:min_ff_n40C_1v95,-0.601786
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,-17.656933
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,-0.601786
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,45
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.021679
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.021679
timing__hold__ws__corner:max_tt_025C_1v80,0.319689
timing__setup__ws__corner:max_tt_025C_1v80,-2.688793
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,-144.801331
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,-2.688793
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,64
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.031367
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.031367
timing__hold__ws__corner:max_ss_100C_1v60,0.882724
timing__setup__ws__corner:max_ss_100C_1v60,-7.881222
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-474.716644
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-7.881222
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,65
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.01682
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.01682
timing__hold__ws__corner:max_ff_n40C_1v95,0.101148
timing__setup__ws__corner:max_ff_n40C_1v95,-0.678836
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,-21.579073
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,-0.678836
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,50
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79804
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.000303974
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00196231
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0003040000000000000167366120962242348468862473964691162109375
ir__drop__worst,0.0019599999999999999367172875963660771958529949188232421875
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
