$date
	Mon Jan 28 16:34:40 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_fa $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carryin $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 " carryout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0!
0"
0(
0&
0'
0%
0$
0#
#20
1!
1%
#30
1&
0%
1$
#40
0!
1"
1(
1%
#50
1!
0"
0(
0%
0$
1#
#60
0!
1"
1(
1%
#70
0(
0&
1"
1'
0%
1$
#80
1!
1%
#90
