library ieee;
use ieee.std_logic_1164.all;
use work.components.all;

entity bitewiseAND is
	port( x, y : in std_logic_vector(3 downto 0);
			s : out std_logic_vector(3 downto 0));
end bitewiseAND;

architecture behaviour of bitewiseAND is
	signal result : std_logic_vector(3 downto 0);
			
begin
	result(0) <= x(0) AND y(0);
	result(1) <= x(1) AND y(1);
	result(2) <= x(2) AND y(2);
	result(3) <= x(3) AND y(3);
	s <= result(3) & result(2) & result(1) & result(0);
	end behaviour;
	