
CAN1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d60  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004f40  08004f40  00005f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005000  08005000  00007084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005000  08005000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005008  08005008  00007084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005008  08005008  00006008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800500c  0800500c  0000600c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08005010  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  20000084  08005094  00007084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  08005094  00007470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f42e  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000223f  00000000  00000000  000164e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  00018728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009cc  00000000  00000000  00019408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eae3  00000000  00000000  00019dd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e4b5  00000000  00000000  000388b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be53a  00000000  00000000  00046d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001052a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d08  00000000  00000000  001052ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00108ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000084 	.word	0x20000084
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004f28 	.word	0x08004f28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000088 	.word	0x20000088
 800021c:	08004f28 	.word	0x08004f28

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005f8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	2b00      	cmp	r3, #0
 8000602:	d013      	beq.n	800062c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000604:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000608:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800060c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000610:	2b00      	cmp	r3, #0
 8000612:	d00b      	beq.n	800062c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000614:	e000      	b.n	8000618 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000616:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000618:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d0f9      	beq.n	8000616 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000622:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800062c:	687b      	ldr	r3, [r7, #4]
}
 800062e:	4618      	mov	r0, r3
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <_write>:

COM_InitTypeDef BspCOMInit;
FDCAN_HandleTypeDef hfdcan1;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len) {
 800063a:	b580      	push	{r7, lr}
 800063c:	b086      	sub	sp, #24
 800063e:	af00      	add	r7, sp, #0
 8000640:	60f8      	str	r0, [r7, #12]
 8000642:	60b9      	str	r1, [r7, #8]
 8000644:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000646:	2300      	movs	r3, #0
 8000648:	617b      	str	r3, [r7, #20]
 800064a:	e009      	b.n	8000660 <_write+0x26>
		ITM_SendChar(*ptr++);
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	1c5a      	adds	r2, r3, #1
 8000650:	60ba      	str	r2, [r7, #8]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ffc9 	bl	80005ec <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	3301      	adds	r3, #1
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbf1      	blt.n	800064c <_write+0x12>
	}
	return len;
 8000668:	687b      	ldr	r3, [r7, #4]
}
 800066a:	4618      	mov	r0, r3
 800066c:	3718      	adds	r7, #24
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <rb_push>:
static volatile uint16_t rb_tail = 0;
static volatile uint16_t rb_count = 0;
static CanFrame rb[RB_SIZE];

static void rb_push(const FDCAN_RxHeaderTypeDef *hdr, const uint8_t *data)
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
  uint16_t next = (uint16_t)((rb_head + 1U) % RB_SIZE);
 800067e:	4b2b      	ldr	r3, [pc, #172]	@ (800072c <rb_push+0xb8>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	b29b      	uxth	r3, r3
 8000684:	3301      	adds	r3, #1
 8000686:	b29b      	uxth	r3, r3
 8000688:	f003 030f 	and.w	r3, r3, #15
 800068c:	817b      	strh	r3, [r7, #10]
  if (rb_count == RB_SIZE) {
 800068e:	4b28      	ldr	r3, [pc, #160]	@ (8000730 <rb_push+0xbc>)
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	b29b      	uxth	r3, r3
 8000694:	2b10      	cmp	r3, #16
 8000696:	d109      	bne.n	80006ac <rb_push+0x38>
    rb_tail = next; /* drop oldest */
 8000698:	4a26      	ldr	r2, [pc, #152]	@ (8000734 <rb_push+0xc0>)
 800069a:	897b      	ldrh	r3, [r7, #10]
 800069c:	8013      	strh	r3, [r2, #0]
    rb_count--;
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <rb_push+0xbc>)
 80006a0:	881b      	ldrh	r3, [r3, #0]
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	3b01      	subs	r3, #1
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <rb_push+0xbc>)
 80006aa:	801a      	strh	r2, [r3, #0]
  }
  rb[rb_head].id = hdr->Identifier;
 80006ac:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <rb_push+0xb8>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	4618      	mov	r0, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	491f      	ldr	r1, [pc, #124]	@ (8000738 <rb_push+0xc4>)
 80006ba:	0103      	lsls	r3, r0, #4
 80006bc:	440b      	add	r3, r1
 80006be:	601a      	str	r2, [r3, #0]
  rb[rb_head].dlc = (uint8_t)hdr->DataLength;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	68da      	ldr	r2, [r3, #12]
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <rb_push+0xb8>)
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	b2d1      	uxtb	r1, r2
 80006cc:	4a1a      	ldr	r2, [pc, #104]	@ (8000738 <rb_push+0xc4>)
 80006ce:	011b      	lsls	r3, r3, #4
 80006d0:	4413      	add	r3, r2
 80006d2:	3304      	adds	r3, #4
 80006d4:	460a      	mov	r2, r1
 80006d6:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 8; i++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	e012      	b.n	8000704 <rb_push+0x90>
    rb[rb_head].data[i] = data[i];
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	683a      	ldr	r2, [r7, #0]
 80006e2:	4413      	add	r3, r2
 80006e4:	4a11      	ldr	r2, [pc, #68]	@ (800072c <rb_push+0xb8>)
 80006e6:	8812      	ldrh	r2, [r2, #0]
 80006e8:	b292      	uxth	r2, r2
 80006ea:	4610      	mov	r0, r2
 80006ec:	7819      	ldrb	r1, [r3, #0]
 80006ee:	4a12      	ldr	r2, [pc, #72]	@ (8000738 <rb_push+0xc4>)
 80006f0:	0103      	lsls	r3, r0, #4
 80006f2:	441a      	add	r2, r3
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4413      	add	r3, r2
 80006f8:	3305      	adds	r3, #5
 80006fa:	460a      	mov	r2, r1
 80006fc:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 8; i++) {
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	3301      	adds	r3, #1
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2b07      	cmp	r3, #7
 8000708:	dde9      	ble.n	80006de <rb_push+0x6a>
  }
  rb_head = next;
 800070a:	4a08      	ldr	r2, [pc, #32]	@ (800072c <rb_push+0xb8>)
 800070c:	897b      	ldrh	r3, [r7, #10]
 800070e:	8013      	strh	r3, [r2, #0]
  rb_count++;
 8000710:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <rb_push+0xbc>)
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	b29b      	uxth	r3, r3
 8000716:	3301      	adds	r3, #1
 8000718:	b29a      	uxth	r2, r3
 800071a:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <rb_push+0xbc>)
 800071c:	801a      	strh	r2, [r3, #0]
}
 800071e:	bf00      	nop
 8000720:	3714      	adds	r7, #20
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20000174 	.word	0x20000174
 8000730:	20000178 	.word	0x20000178
 8000734:	20000176 	.word	0x20000176
 8000738:	2000017c 	.word	0x2000017c

0800073c <HAL_FDCAN_RxFifo0Callback>:

/* Button state for edge detection in main loop */
static uint32_t button_prev_state = 0;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0U)
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	f003 0301 	and.w	r3, r3, #1
 800074c:	2b00      	cmp	r3, #0
 800074e:	d032      	beq.n	80007b6 <HAL_FDCAN_RxFifo0Callback+0x7a>
  {
    /* Retrieve Rx message */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000750:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000752:	4a1c      	ldr	r2, [pc, #112]	@ (80007c4 <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000754:	2140      	movs	r1, #64	@ 0x40
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f001 f8e0 	bl	800191c <HAL_FDCAN_GetRxMessage>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d002      	beq.n	8000768 <HAL_FDCAN_RxFifo0Callback+0x2c>
    {
      /* Reception Error */
      Error_Handler();
 8000762:	f000 f9bd 	bl	8000ae0 <Error_Handler>
        }
      }
      printf("\n");
    }
  }
}
 8000766:	e026      	b.n	80007b6 <HAL_FDCAN_RxFifo0Callback+0x7a>
      rb_push(&RxHeader, RxData);
 8000768:	4915      	ldr	r1, [pc, #84]	@ (80007c0 <HAL_FDCAN_RxFifo0Callback+0x84>)
 800076a:	4816      	ldr	r0, [pc, #88]	@ (80007c4 <HAL_FDCAN_RxFifo0Callback+0x88>)
 800076c:	f7ff ff82 	bl	8000674 <rb_push>
      printf("Received ID: 0x%03lX ", RxHeader.Identifier);
 8000770:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4619      	mov	r1, r3
 8000776:	4814      	ldr	r0, [pc, #80]	@ (80007c8 <HAL_FDCAN_RxFifo0Callback+0x8c>)
 8000778:	f003 fcd2 	bl	8004120 <iprintf>
      if (RxHeader.DataLength == FDCAN_DLC_BYTES_8)
 800077c:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <HAL_FDCAN_RxFifo0Callback+0x88>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	2b08      	cmp	r3, #8
 8000782:	d115      	bne.n	80007b0 <HAL_FDCAN_RxFifo0Callback+0x74>
        datacheck = 1;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <HAL_FDCAN_RxFifo0Callback+0x90>)
 8000786:	2201      	movs	r2, #1
 8000788:	601a      	str	r2, [r3, #0]
        printf("Received message: ");
 800078a:	4811      	ldr	r0, [pc, #68]	@ (80007d0 <HAL_FDCAN_RxFifo0Callback+0x94>)
 800078c:	f003 fcc8 	bl	8004120 <iprintf>
        for (int i = 0; i < 8; i++) 
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	e009      	b.n	80007aa <HAL_FDCAN_RxFifo0Callback+0x6e>
          printf("%c", RxData[i]);
 8000796:	4a0a      	ldr	r2, [pc, #40]	@ (80007c0 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	4413      	add	r3, r2
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	4618      	mov	r0, r3
 80007a0:	f003 fcd0 	bl	8004144 <putchar>
        for (int i = 0; i < 8; i++) 
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	3301      	adds	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b07      	cmp	r3, #7
 80007ae:	ddf2      	ble.n	8000796 <HAL_FDCAN_RxFifo0Callback+0x5a>
      printf("\n");
 80007b0:	200a      	movs	r0, #10
 80007b2:	f003 fcc7 	bl	8004144 <putchar>
}
 80007b6:	bf00      	nop
 80007b8:	3710      	adds	r7, #16
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	2000016c 	.word	0x2000016c
 80007c4:	20000138 	.word	0x20000138
 80007c8:	08004f40 	.word	0x08004f40
 80007cc:	20000160 	.word	0x20000160
 80007d0:	08004f58 	.word	0x08004f58

080007d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007da:	f000 fc9f 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007de:	f000 f89b 	bl	8000918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e2:	f000 f941 	bl	8000a68 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80007e6:	f000 f8e1 	bl	80009ac <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  printf("CANSTART!\n");
 80007ea:	4842      	ldr	r0, [pc, #264]	@ (80008f4 <main+0x120>)
 80007ec:	f003 fd08 	bl	8004200 <puts>
  HAL_FDCAN_Start(&hfdcan1);
 80007f0:	4841      	ldr	r0, [pc, #260]	@ (80008f8 <main+0x124>)
 80007f2:	f001 f827 	bl	8001844 <HAL_FDCAN_Start>

  // HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, 0);
  // HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_FIFO_EMPTY, 0);
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, FDCAN_RX_FIFO0);
 80007f6:	2240      	movs	r2, #64	@ 0x40
 80007f8:	2101      	movs	r1, #1
 80007fa:	483f      	ldr	r0, [pc, #252]	@ (80008f8 <main+0x124>)
 80007fc:	f001 f996 	bl	8001b2c <HAL_FDCAN_ActivateNotification>
  TxHeader.Identifier = 0x446;
 8000800:	4b3e      	ldr	r3, [pc, #248]	@ (80008fc <main+0x128>)
 8000802:	f240 4246 	movw	r2, #1094	@ 0x446
 8000806:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000808:	4b3c      	ldr	r3, [pc, #240]	@ (80008fc <main+0x128>)
 800080a:	2200      	movs	r2, #0
 800080c:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800080e:	4b3b      	ldr	r3, [pc, #236]	@ (80008fc <main+0x128>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000814:	4b39      	ldr	r3, [pc, #228]	@ (80008fc <main+0x128>)
 8000816:	2208      	movs	r2, #8
 8000818:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800081a:	4b38      	ldr	r3, [pc, #224]	@ (80008fc <main+0x128>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000820:	4b36      	ldr	r3, [pc, #216]	@ (80008fc <main+0x128>)
 8000822:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000826:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 8000828:	4b34      	ldr	r3, [pc, #208]	@ (80008fc <main+0x128>)
 800082a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800082e:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000830:	4b32      	ldr	r3, [pc, #200]	@ (80008fc <main+0x128>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 8000836:	4b31      	ldr	r3, [pc, #196]	@ (80008fc <main+0x128>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]


  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800083c:	2000      	movs	r0, #0
 800083e:	f000 fadf 	bl	8000e00 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000842:	2101      	movs	r1, #1
 8000844:	2000      	movs	r0, #0
 8000846:	f000 fb11 	bl	8000e6c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800084a:	4b2d      	ldr	r3, [pc, #180]	@ (8000900 <main+0x12c>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000852:	4b2b      	ldr	r3, [pc, #172]	@ (8000900 <main+0x12c>)
 8000854:	2200      	movs	r2, #0
 8000856:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000858:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <main+0x12c>)
 800085a:	2200      	movs	r2, #0
 800085c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800085e:	4b28      	ldr	r3, [pc, #160]	@ (8000900 <main+0x12c>)
 8000860:	2200      	movs	r2, #0
 8000862:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000864:	4b26      	ldr	r3, [pc, #152]	@ (8000900 <main+0x12c>)
 8000866:	2200      	movs	r2, #0
 8000868:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800086a:	4925      	ldr	r1, [pc, #148]	@ (8000900 <main+0x12c>)
 800086c:	2000      	movs	r0, #0
 800086e:	f000 fb9f 	bl	8000fb0 <BSP_COM_Init>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <main+0xa8>
  {
    Error_Handler();
 8000878:	f000 f932 	bl	8000ae0 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Poll button state for falling edge (button pressed) */
    uint32_t button_state = BSP_PB_GetState(BUTTON_USER);
 800087c:	2000      	movs	r0, #0
 800087e:	f000 fb63 	bl	8000f48 <BSP_PB_GetState>
 8000882:	4603      	mov	r3, r0
 8000884:	603b      	str	r3, [r7, #0]
    if (button_prev_state == 1 && button_state == 0)
 8000886:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <main+0x130>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b01      	cmp	r3, #1
 800088c:	d121      	bne.n	80008d2 <main+0xfe>
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d11e      	bne.n	80008d2 <main+0xfe>
    {
      printf("Button pressed!\n");
 8000894:	481c      	ldr	r0, [pc, #112]	@ (8000908 <main+0x134>)
 8000896:	f003 fcb3 	bl	8004200 <puts>
      /* Prepare Tx message */
      for (int i = 0; i < 8; i++) {
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	e00b      	b.n	80008b8 <main+0xe4>
        TxData[i] = Hello[i];
 80008a0:	4a1a      	ldr	r2, [pc, #104]	@ (800090c <main+0x138>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4413      	add	r3, r2
 80008a6:	7819      	ldrb	r1, [r3, #0]
 80008a8:	4a19      	ldr	r2, [pc, #100]	@ (8000910 <main+0x13c>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4413      	add	r3, r2
 80008ae:	460a      	mov	r2, r1
 80008b0:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < 8; i++) {
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3301      	adds	r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b07      	cmp	r3, #7
 80008bc:	ddf0      	ble.n	80008a0 <main+0xcc>
      }

      /* Start FDCAN transmission */
      if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK)
 80008be:	4a14      	ldr	r2, [pc, #80]	@ (8000910 <main+0x13c>)
 80008c0:	490e      	ldr	r1, [pc, #56]	@ (80008fc <main+0x128>)
 80008c2:	480d      	ldr	r0, [pc, #52]	@ (80008f8 <main+0x124>)
 80008c4:	f000 ffe6 	bl	8001894 <HAL_FDCAN_AddMessageToTxFifoQ>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <main+0xfe>
      {
        /* Transmission request Error */
        Error_Handler();
 80008ce:	f000 f907 	bl	8000ae0 <Error_Handler>
      }
    }
    button_prev_state = button_state;
 80008d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000904 <main+0x130>)
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	6013      	str	r3, [r2, #0]

    if (datacheck == 1)
 80008d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <main+0x140>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d1cd      	bne.n	800087c <main+0xa8>
    {
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80008e0:	2120      	movs	r1, #32
 80008e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e6:	f001 fe27 	bl	8002538 <HAL_GPIO_TogglePin>
      datacheck = 0;
 80008ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <main+0x140>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
  {
 80008f0:	e7c4      	b.n	800087c <main+0xa8>
 80008f2:	bf00      	nop
 80008f4:	08004f6c 	.word	0x08004f6c
 80008f8:	200000b0 	.word	0x200000b0
 80008fc:	20000114 	.word	0x20000114
 8000900:	200000a0 	.word	0x200000a0
 8000904:	2000027c 	.word	0x2000027c
 8000908:	08004f78 	.word	0x08004f78
 800090c:	20000000 	.word	0x20000000
 8000910:	20000164 	.word	0x20000164
 8000914:	20000160 	.word	0x20000160

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	@ 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	2238      	movs	r2, #56	@ 0x38
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f003 fc72 	bl	8004210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800093a:	2000      	movs	r0, #0
 800093c:	f001 fe16 	bl	800256c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000940:	2301      	movs	r3, #1
 8000942:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000944:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000948:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	2302      	movs	r3, #2
 800094c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800094e:	2303      	movs	r3, #3
 8000950:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000952:	2306      	movs	r3, #6
 8000954:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000956:	2355      	movs	r3, #85	@ 0x55
 8000958:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800095a:	2302      	movs	r3, #2
 800095c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800095e:	2302      	movs	r3, #2
 8000960:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000962:	2302      	movs	r3, #2
 8000964:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000966:	f107 0318 	add.w	r3, r7, #24
 800096a:	4618      	mov	r0, r3
 800096c:	f001 feb2 	bl	80026d4 <HAL_RCC_OscConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000976:	f000 f8b3 	bl	8000ae0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097a:	230f      	movs	r3, #15
 800097c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800097e:	2303      	movs	r3, #3
 8000980:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2104      	movs	r1, #4
 8000992:	4618      	mov	r0, r3
 8000994:	f002 f9b0 	bl	8002cf8 <HAL_RCC_ClockConfig>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800099e:	f000 f89f 	bl	8000ae0 <Error_Handler>
  }
}
 80009a2:	bf00      	nop
 80009a4:	3750      	adds	r7, #80	@ 0x50
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b086      	sub	sp, #24
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80009b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009b4:	4a2b      	ldr	r2, [pc, #172]	@ (8000a64 <MX_FDCAN1_Init+0xb8>)
 80009b6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80009b8:	4b29      	ldr	r3, [pc, #164]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80009be:	4b28      	ldr	r3, [pc, #160]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009c0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009c4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80009c6:	4b26      	ldr	r3, [pc, #152]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80009cc:	4b24      	ldr	r3, [pc, #144]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80009d2:	4b23      	ldr	r3, [pc, #140]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80009d8:	4b21      	ldr	r3, [pc, #132]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 17;
 80009de:	4b20      	ldr	r3, [pc, #128]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009e0:	2211      	movs	r2, #17
 80009e2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80009e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 80009ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009ec:	220f      	movs	r2, #15
 80009ee:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 80009f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80009fc:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 8000a02:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a04:	220f      	movs	r2, #15
 8000a06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 3;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a10:	2203      	movs	r2, #3
 8000a12:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000a14:	4b12      	ldr	r3, [pc, #72]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a20:	480f      	ldr	r0, [pc, #60]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a22:	f000 fd5b 	bl	80014dc <HAL_FDCAN_Init>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_FDCAN1_Init+0x84>
  {
    Error_Handler();
 8000a2c:	f000 f858 	bl	8000ae0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  FDCAN_FilterTypeDef  canFilterConfig;

  canFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000a30:	2300      	movs	r3, #0
 8000a32:	603b      	str	r3, [r7, #0]
  canFilterConfig.FilterIndex = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	607b      	str	r3, [r7, #4]
  canFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	60bb      	str	r3, [r7, #8]
  canFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
  canFilterConfig.FilterID1 = 0x447;
 8000a40:	f240 4347 	movw	r3, #1095	@ 0x447
 8000a44:	613b      	str	r3, [r7, #16]
  canFilterConfig.FilterID2 = 0x7FF;
 8000a46:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a4a:	617b      	str	r3, [r7, #20]
  HAL_FDCAN_ConfigFilter(&hfdcan1, &canFilterConfig);
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4803      	ldr	r0, [pc, #12]	@ (8000a60 <MX_FDCAN1_Init+0xb4>)
 8000a52:	f000 fe9d 	bl	8001790 <HAL_FDCAN_ConfigFilter>


  /* USER CODE END FDCAN1_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200000b0 	.word	0x200000b0
 8000a64:	40006400 	.word	0x40006400

08000a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	4a1a      	ldr	r2, [pc, #104]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a74:	f043 0304 	orr.w	r3, r3, #4
 8000a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a7a:	4b18      	ldr	r3, [pc, #96]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7e:	f003 0304 	and.w	r3, r3, #4
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a86:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8a:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a8c:	f043 0320 	orr.w	r3, r3, #32
 8000a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	f003 0320 	and.w	r3, r3, #32
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_GPIO_Init+0x74>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ace:	bf00      	nop
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae4:	b672      	cpsid	i
}
 8000ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <Error_Handler+0x8>

08000aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <HAL_MspInit+0x44>)
 8000af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000af6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b30 <HAL_MspInit+0x44>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b0e:	4a08      	ldr	r2, [pc, #32]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b16:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b22:	f001 fdc7 	bl	80026b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40021000 	.word	0x40021000

08000b34 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b09a      	sub	sp, #104	@ 0x68
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b4c:	f107 0310 	add.w	r3, r7, #16
 8000b50:	2244      	movs	r2, #68	@ 0x44
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f003 fb5b 	bl	8004210 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a24      	ldr	r2, [pc, #144]	@ (8000bf0 <HAL_FDCAN_MspInit+0xbc>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d141      	bne.n	8000be8 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b68:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000b6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b6e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b70:	f107 0310 	add.w	r3, r7, #16
 8000b74:	4618      	mov	r0, r3
 8000b76:	f002 fadb 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000b80:	f7ff ffae 	bl	8000ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b84:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b88:	4a1a      	ldr	r2, [pc, #104]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000b8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b90:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba0:	4a14      	ldr	r2, [pc, #80]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <HAL_FDCAN_MspInit+0xc0>)
 8000baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bac:	f003 0301 	and.w	r3, r3, #1
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bb4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bb8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000bc6:	2309      	movs	r3, #9
 8000bc8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bd4:	f001 fafe 	bl	80021d4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2100      	movs	r1, #0
 8000bdc:	2015      	movs	r0, #21
 8000bde:	f000 fbe8 	bl	80013b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000be2:	2015      	movs	r0, #21
 8000be4:	f000 fbff 	bl	80013e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000be8:	bf00      	nop
 8000bea:	3768      	adds	r7, #104	@ 0x68
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40006400 	.word	0x40006400
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <MemManage_Handler+0x4>

08000c10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c4e:	f000 fab7 	bl	80011c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000c5c:	4802      	ldr	r0, [pc, #8]	@ (8000c68 <FDCAN1_IT0_IRQHandler+0x10>)
 8000c5e:	f001 f84b 	bl	8001cf8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200000b0 	.word	0x200000b0

08000c6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000c70:	2000      	movs	r0, #0
 8000c72:	f000 f97f 	bl	8000f74 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	e00a      	b.n	8000ca2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c8c:	f3af 8000 	nop.w
 8000c90:	4601      	mov	r1, r0
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	60ba      	str	r2, [r7, #8]
 8000c98:	b2ca      	uxtb	r2, r1
 8000c9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	dbf0      	blt.n	8000c8c <_read+0x12>
  }

  return len;
 8000caa:	687b      	ldr	r3, [r7, #4]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3718      	adds	r7, #24
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cdc:	605a      	str	r2, [r3, #4]
  return 0;
 8000cde:	2300      	movs	r3, #0
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <_isatty>:

int _isatty(int file)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cf4:	2301      	movs	r3, #1
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d02:	b480      	push	{r7}
 8000d04:	b085      	sub	sp, #20
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	60f8      	str	r0, [r7, #12]
 8000d0a:	60b9      	str	r1, [r7, #8]
 8000d0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3714      	adds	r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d24:	4a14      	ldr	r2, [pc, #80]	@ (8000d78 <_sbrk+0x5c>)
 8000d26:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <_sbrk+0x60>)
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d30:	4b13      	ldr	r3, [pc, #76]	@ (8000d80 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d102      	bne.n	8000d3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d38:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <_sbrk+0x64>)
 8000d3a:	4a12      	ldr	r2, [pc, #72]	@ (8000d84 <_sbrk+0x68>)
 8000d3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d3e:	4b10      	ldr	r3, [pc, #64]	@ (8000d80 <_sbrk+0x64>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d207      	bcs.n	8000d5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d4c:	f003 fa68 	bl	8004220 <__errno>
 8000d50:	4603      	mov	r3, r0
 8000d52:	220c      	movs	r2, #12
 8000d54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d5a:	e009      	b.n	8000d70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d62:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <_sbrk+0x64>)
 8000d6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20008000 	.word	0x20008000
 8000d7c:	00000400 	.word	0x00000400
 8000d80:	20000280 	.word	0x20000280
 8000d84:	20000470 	.word	0x20000470

08000d88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <SystemInit+0x20>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d92:	4a05      	ldr	r2, [pc, #20]	@ (8000da8 <SystemInit+0x20>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dac:	480d      	ldr	r0, [pc, #52]	@ (8000de4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dae:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000db0:	f7ff ffea 	bl	8000d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db4:	480c      	ldr	r0, [pc, #48]	@ (8000de8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000db6:	490d      	ldr	r1, [pc, #52]	@ (8000dec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db8:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <LoopForever+0xe>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000dbc:	e002      	b.n	8000dc4 <LoopCopyDataInit>

08000dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc2:	3304      	adds	r3, #4

08000dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc8:	d3f9      	bcc.n	8000dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dca:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dcc:	4c0a      	ldr	r4, [pc, #40]	@ (8000df8 <LoopForever+0x16>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd0:	e001      	b.n	8000dd6 <LoopFillZerobss>

08000dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd4:	3204      	adds	r2, #4

08000dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd8:	d3fb      	bcc.n	8000dd2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000dda:	f003 fa27 	bl	800422c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dde:	f7ff fcf9 	bl	80007d4 <main>

08000de2 <LoopForever>:

LoopForever:
    b LoopForever
 8000de2:	e7fe      	b.n	8000de2 <LoopForever>
  ldr   r0, =_estack
 8000de4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dec:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000df0:	08005010 	.word	0x08005010
  ldr r2, =_sbss
 8000df4:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000df8:	20000470 	.word	0x20000470

08000dfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dfc:	e7fe      	b.n	8000dfc <ADC1_2_IRQHandler>
	...

08000e00 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b088      	sub	sp, #32
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000e0a:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <BSP_LED_Init+0x64>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <BSP_LED_Init+0x64>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <BSP_LED_Init+0x64>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	60bb      	str	r3, [r7, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000e22:	2320      	movs	r3, #32
 8000e24:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e26:	2301      	movs	r3, #1
 8000e28:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	4a0c      	ldr	r2, [pc, #48]	@ (8000e68 <BSP_LED_Init+0x68>)
 8000e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e3a:	f107 020c 	add.w	r2, r7, #12
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f001 f9c7 	bl	80021d4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4a07      	ldr	r2, [pc, #28]	@ (8000e68 <BSP_LED_Init+0x68>)
 8000e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4e:	2120      	movs	r1, #32
 8000e50:	2200      	movs	r2, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f001 fb58 	bl	8002508 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3720      	adds	r7, #32
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	2000000c 	.word	0x2000000c

08000e6c <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	460a      	mov	r2, r1
 8000e76:	71fb      	strb	r3, [r7, #7]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <BSP_PB_Init+0xc4>)
 8000e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e80:	4a2b      	ldr	r2, [pc, #172]	@ (8000f30 <BSP_PB_Init+0xc4>)
 8000e82:	f043 0304 	orr.w	r3, r3, #4
 8000e86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e88:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <BSP_PB_Init+0xc4>)
 8000e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8c:	f003 0304 	and.w	r3, r3, #4
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000e94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e98:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10c      	bne.n	8000ec2 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4a21      	ldr	r2, [pc, #132]	@ (8000f34 <BSP_PB_Init+0xc8>)
 8000eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb4:	f107 020c 	add.w	r2, r7, #12
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f001 f98a 	bl	80021d4 <HAL_GPIO_Init>
 8000ec0:	e031      	b.n	8000f26 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000ec2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ec6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	4a1a      	ldr	r2, [pc, #104]	@ (8000f34 <BSP_PB_Init+0xc8>)
 8000ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed0:	f107 020c 	add.w	r2, r7, #12
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f001 f97c 	bl	80021d4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	00db      	lsls	r3, r3, #3
 8000ee0:	4a15      	ldr	r2, [pc, #84]	@ (8000f38 <BSP_PB_Init+0xcc>)
 8000ee2:	441a      	add	r2, r3
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	4915      	ldr	r1, [pc, #84]	@ (8000f3c <BSP_PB_Init+0xd0>)
 8000ee8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000eec:	4619      	mov	r1, r3
 8000eee:	4610      	mov	r0, r2
 8000ef0:	f000 fab0 	bl	8001454 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	4a0f      	ldr	r2, [pc, #60]	@ (8000f38 <BSP_PB_Init+0xcc>)
 8000efa:	1898      	adds	r0, r3, r2
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	4a10      	ldr	r2, [pc, #64]	@ (8000f40 <BSP_PB_Init+0xd4>)
 8000f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f04:	461a      	mov	r2, r3
 8000f06:	2100      	movs	r1, #0
 8000f08:	f000 fa87 	bl	800141a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000f0c:	2028      	movs	r0, #40	@ 0x28
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	4a0c      	ldr	r2, [pc, #48]	@ (8000f44 <BSP_PB_Init+0xd8>)
 8000f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f16:	2200      	movs	r2, #0
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f000 fa4a 	bl	80013b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000f1e:	2328      	movs	r3, #40	@ 0x28
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 fa60 	bl	80013e6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000f26:	2300      	movs	r3, #0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3720      	adds	r7, #32
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000
 8000f34:	20000010 	.word	0x20000010
 8000f38:	20000284 	.word	0x20000284
 8000f3c:	08004fa0 	.word	0x08004fa0
 8000f40:	20000018 	.word	0x20000018
 8000f44:	2000001c 	.word	0x2000001c

08000f48 <BSP_PB_GetState>:
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_USER: User Push Button
  * @retval The Button GPIO pin value
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	4a06      	ldr	r2, [pc, #24]	@ (8000f70 <BSP_PB_GetState+0x28>)
 8000f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4618      	mov	r0, r3
 8000f62:	f001 fab9 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000f66:	4603      	mov	r3, r0
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000010 	.word	0x20000010

08000f74 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <BSP_PB_IRQHandler+0x20>)
 8000f84:	4413      	add	r3, r2
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 fa78 	bl	800147c <HAL_EXTI_IRQHandler>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000284 	.word	0x20000284

08000f98 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d903      	bls.n	8000fce <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000fc6:	f06f 0301 	mvn.w	r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	e018      	b.n	8001000 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2294      	movs	r2, #148	@ 0x94
 8000fd2:	fb02 f303 	mul.w	r3, r2, r3
 8000fd6:	4a0d      	ldr	r2, [pc, #52]	@ (800100c <BSP_COM_Init+0x5c>)
 8000fd8:	4413      	add	r3, r2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 f852 	bl	8001084 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2294      	movs	r2, #148	@ 0x94
 8000fe4:	fb02 f303 	mul.w	r3, r2, r3
 8000fe8:	4a08      	ldr	r2, [pc, #32]	@ (800100c <BSP_COM_Init+0x5c>)
 8000fea:	4413      	add	r3, r2
 8000fec:	6839      	ldr	r1, [r7, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f80e 	bl	8001010 <MX_LPUART1_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000ffa:	f06f 0303 	mvn.w	r3, #3
 8000ffe:	e000      	b.n	8001002 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001000:	68fb      	ldr	r3, [r7, #12]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2000028c 	.word	0x2000028c

08001010 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800101a:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <MX_LPUART1_Init+0x60>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	220c      	movs	r2, #12
 800102e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	895b      	ldrh	r3, [r3, #10]
 8001034:	461a      	mov	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	891b      	ldrh	r3, [r3, #8]
 8001046:	461a      	mov	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	899b      	ldrh	r3, [r3, #12]
 8001050:	461a      	mov	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800105c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f002 fa56 	bl	8003510 <HAL_UART_Init>
 8001064:	4603      	mov	r3, r0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000014 	.word	0x20000014

08001074 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff ff8d 	bl	8000f98 <BSP_PB_Callback>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800108c:	4b22      	ldr	r3, [pc, #136]	@ (8001118 <COM1_MspInit+0x94>)
 800108e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001090:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <COM1_MspInit+0x94>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001098:	4b1f      	ldr	r3, [pc, #124]	@ (8001118 <COM1_MspInit+0x94>)
 800109a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80010a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <COM1_MspInit+0x94>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001118 <COM1_MspInit+0x94>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b0:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <COM1_MspInit+0x94>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80010bc:	4b16      	ldr	r3, [pc, #88]	@ (8001118 <COM1_MspInit+0x94>)
 80010be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010c0:	4a15      	ldr	r2, [pc, #84]	@ (8001118 <COM1_MspInit+0x94>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <COM1_MspInit+0x94>)
 80010ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80010d4:	2304      	movs	r3, #4
 80010d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80010d8:	2302      	movs	r3, #2
 80010da:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80010dc:	2302      	movs	r3, #2
 80010de:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80010e0:	2301      	movs	r3, #1
 80010e2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80010e4:	230c      	movs	r3, #12
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f2:	f001 f86f 	bl	80021d4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80010f6:	2308      	movs	r3, #8
 80010f8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80010fe:	230c      	movs	r3, #12
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800110c:	f001 f862 	bl	80021d4 <HAL_GPIO_Init>
}
 8001110:	bf00      	nop
 8001112:	3728      	adds	r7, #40	@ 0x28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40021000 	.word	0x40021000

0800111c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001122:	2300      	movs	r3, #0
 8001124:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001126:	2003      	movs	r0, #3
 8001128:	f000 f938 	bl	800139c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800112c:	2000      	movs	r0, #0
 800112e:	f000 f80d 	bl	800114c <HAL_InitTick>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d002      	beq.n	800113e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	71fb      	strb	r3, [r7, #7]
 800113c:	e001      	b.n	8001142 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800113e:	f7ff fcd5 	bl	8000aec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001142:	79fb      	ldrb	r3, [r7, #7]

}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001158:	4b16      	ldr	r3, [pc, #88]	@ (80011b4 <HAL_InitTick+0x68>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d022      	beq.n	80011a6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <HAL_InitTick+0x6c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <HAL_InitTick+0x68>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800116c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001170:	fbb2 f3f3 	udiv	r3, r2, r3
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f944 	bl	8001402 <HAL_SYSTICK_Config>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d10f      	bne.n	80011a0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b0f      	cmp	r3, #15
 8001184:	d809      	bhi.n	800119a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001186:	2200      	movs	r2, #0
 8001188:	6879      	ldr	r1, [r7, #4]
 800118a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800118e:	f000 f910 	bl	80013b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001192:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <HAL_InitTick+0x70>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6013      	str	r3, [r2, #0]
 8001198:	e007      	b.n	80011aa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	73fb      	strb	r3, [r7, #15]
 800119e:	e004      	b.n	80011aa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
 80011a4:	e001      	b.n	80011aa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000024 	.word	0x20000024
 80011b8:	20000008 	.word	0x20000008
 80011bc:	20000020 	.word	0x20000020

080011c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <HAL_IncTick+0x1c>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <HAL_IncTick+0x20>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4413      	add	r3, r2
 80011ce:	4a03      	ldr	r2, [pc, #12]	@ (80011dc <HAL_IncTick+0x1c>)
 80011d0:	6013      	str	r3, [r2, #0]
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	20000320 	.word	0x20000320
 80011e0:	20000024 	.word	0x20000024

080011e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return uwTick;
 80011e8:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <HAL_GetTick+0x14>)
 80011ea:	681b      	ldr	r3, [r3, #0]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20000320 	.word	0x20000320

080011fc <__NVIC_SetPriorityGrouping>:
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001218:	4013      	ands	r3, r2
 800121a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001224:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800122c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800122e:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	60d3      	str	r3, [r2, #12]
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	e000ed00 	.word	0xe000ed00

08001244 <__NVIC_GetPriorityGrouping>:
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001248:	4b04      	ldr	r3, [pc, #16]	@ (800125c <__NVIC_GetPriorityGrouping+0x18>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	0a1b      	lsrs	r3, r3, #8
 800124e:	f003 0307 	and.w	r3, r3, #7
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <__NVIC_EnableIRQ>:
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	2b00      	cmp	r3, #0
 8001270:	db0b      	blt.n	800128a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	f003 021f 	and.w	r2, r3, #31
 8001278:	4907      	ldr	r1, [pc, #28]	@ (8001298 <__NVIC_EnableIRQ+0x38>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	095b      	lsrs	r3, r3, #5
 8001280:	2001      	movs	r0, #1
 8001282:	fa00 f202 	lsl.w	r2, r0, r2
 8001286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000e100 	.word	0xe000e100

0800129c <__NVIC_SetPriority>:
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	db0a      	blt.n	80012c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	490c      	ldr	r1, [pc, #48]	@ (80012e8 <__NVIC_SetPriority+0x4c>)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	0112      	lsls	r2, r2, #4
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	440b      	add	r3, r1
 80012c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012c4:	e00a      	b.n	80012dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	4908      	ldr	r1, [pc, #32]	@ (80012ec <__NVIC_SetPriority+0x50>)
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	f003 030f 	and.w	r3, r3, #15
 80012d2:	3b04      	subs	r3, #4
 80012d4:	0112      	lsls	r2, r2, #4
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	440b      	add	r3, r1
 80012da:	761a      	strb	r2, [r3, #24]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000e100 	.word	0xe000e100
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <NVIC_EncodePriority>:
{
 80012f0:	b480      	push	{r7}
 80012f2:	b089      	sub	sp, #36	@ 0x24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	f1c3 0307 	rsb	r3, r3, #7
 800130a:	2b04      	cmp	r3, #4
 800130c:	bf28      	it	cs
 800130e:	2304      	movcs	r3, #4
 8001310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3304      	adds	r3, #4
 8001316:	2b06      	cmp	r3, #6
 8001318:	d902      	bls.n	8001320 <NVIC_EncodePriority+0x30>
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3b03      	subs	r3, #3
 800131e:	e000      	b.n	8001322 <NVIC_EncodePriority+0x32>
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43da      	mvns	r2, r3
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	401a      	ands	r2, r3
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001338:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	fa01 f303 	lsl.w	r3, r1, r3
 8001342:	43d9      	mvns	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	4313      	orrs	r3, r2
}
 800134a:	4618      	mov	r0, r3
 800134c:	3724      	adds	r7, #36	@ 0x24
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <SysTick_Config>:
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3b01      	subs	r3, #1
 8001364:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001368:	d301      	bcc.n	800136e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800136a:	2301      	movs	r3, #1
 800136c:	e00f      	b.n	800138e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <SysTick_Config+0x40>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3b01      	subs	r3, #1
 8001374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001376:	210f      	movs	r1, #15
 8001378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800137c:	f7ff ff8e 	bl	800129c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001380:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <SysTick_Config+0x40>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001386:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <SysTick_Config+0x40>)
 8001388:	2207      	movs	r2, #7
 800138a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	e000e010 	.word	0xe000e010

0800139c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ff29 	bl	80011fc <__NVIC_SetPriorityGrouping>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	4603      	mov	r3, r0
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013c0:	f7ff ff40 	bl	8001244 <__NVIC_GetPriorityGrouping>
 80013c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68b9      	ldr	r1, [r7, #8]
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7ff ff90 	bl	80012f0 <NVIC_EncodePriority>
 80013d0:	4602      	mov	r2, r0
 80013d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff5f 	bl	800129c <__NVIC_SetPriority>
}
 80013de:	bf00      	nop
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	4603      	mov	r3, r0
 80013ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ff33 	bl	8001260 <__NVIC_EnableIRQ>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b082      	sub	sp, #8
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ffa4 	bl	8001358 <SysTick_Config>
 8001410:	4603      	mov	r3, r0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800141a:	b480      	push	{r7}
 800141c:	b087      	sub	sp, #28
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	460b      	mov	r3, r1
 8001424:	607a      	str	r2, [r7, #4]
 8001426:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001428:	2300      	movs	r3, #0
 800142a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 800142c:	7afb      	ldrb	r3, [r7, #11]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d103      	bne.n	800143a <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	605a      	str	r2, [r3, #4]
      break;
 8001438:	e005      	b.n	8001446 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2200      	movs	r2, #0
 800143e:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	75fb      	strb	r3, [r7, #23]
      break;
 8001444:	bf00      	nop
  }

  return status;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
}
 8001448:	4618      	mov	r0, r3
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e003      	b.n	8001470 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800146e:	2300      	movs	r3, #0
  }
}
 8001470:	4618      	mov	r0, r3
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	0c1b      	lsrs	r3, r3, #16
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 031f 	and.w	r3, r3, #31
 8001498:	2201      	movs	r2, #1
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	015a      	lsls	r2, r3, #5
 80014a4:	4b0c      	ldr	r3, [pc, #48]	@ (80014d8 <HAL_EXTI_IRQHandler+0x5c>)
 80014a6:	4413      	add	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d009      	beq.n	80014ce <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	4798      	blx	r3
    }
  }
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40010414 	.word	0x40010414

080014dc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e147      	b.n	800177e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d106      	bne.n	8001508 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff fb16 	bl	8000b34 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	699a      	ldr	r2, [r3, #24]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0210 	bic.w	r2, r2, #16
 8001516:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001518:	f7ff fe64 	bl	80011e4 <HAL_GetTick>
 800151c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800151e:	e012      	b.n	8001546 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001520:	f7ff fe60 	bl	80011e4 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b0a      	cmp	r3, #10
 800152c:	d90b      	bls.n	8001546 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f043 0201 	orr.w	r2, r3, #1
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2203      	movs	r2, #3
 800153e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e11b      	b.n	800177e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	2b08      	cmp	r3, #8
 8001552:	d0e5      	beq.n	8001520 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	699a      	ldr	r2, [r3, #24]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 0201 	orr.w	r2, r2, #1
 8001562:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001564:	f7ff fe3e 	bl	80011e4 <HAL_GetTick>
 8001568:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800156a:	e012      	b.n	8001592 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800156c:	f7ff fe3a 	bl	80011e4 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b0a      	cmp	r3, #10
 8001578:	d90b      	bls.n	8001592 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157e:	f043 0201 	orr.w	r2, r3, #1
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2203      	movs	r2, #3
 800158a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e0f5      	b.n	800177e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0e5      	beq.n	800156c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	699a      	ldr	r2, [r3, #24]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0202 	orr.w	r2, r2, #2
 80015ae:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a74      	ldr	r2, [pc, #464]	@ (8001788 <HAL_FDCAN_Init+0x2ac>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d103      	bne.n	80015c2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80015ba:	4a74      	ldr	r2, [pc, #464]	@ (800178c <HAL_FDCAN_Init+0x2b0>)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7c1b      	ldrb	r3, [r3, #16]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d108      	bne.n	80015dc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	699a      	ldr	r2, [r3, #24]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015d8:	619a      	str	r2, [r3, #24]
 80015da:	e007      	b.n	80015ec <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	699a      	ldr	r2, [r3, #24]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015ea:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	7c5b      	ldrb	r3, [r3, #17]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d108      	bne.n	8001606 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	699a      	ldr	r2, [r3, #24]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001602:	619a      	str	r2, [r3, #24]
 8001604:	e007      	b.n	8001616 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	699a      	ldr	r2, [r3, #24]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001614:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7c9b      	ldrb	r3, [r3, #18]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d108      	bne.n	8001630 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	699a      	ldr	r2, [r3, #24]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800162c:	619a      	str	r2, [r3, #24]
 800162e:	e007      	b.n	8001640 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	699a      	ldr	r2, [r3, #24]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800163e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	699a      	ldr	r2, [r3, #24]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001664:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f022 0210 	bic.w	r2, r2, #16
 8001674:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d108      	bne.n	8001690 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	699a      	ldr	r2, [r3, #24]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f042 0204 	orr.w	r2, r2, #4
 800168c:	619a      	str	r2, [r3, #24]
 800168e:	e02c      	b.n	80016ea <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d028      	beq.n	80016ea <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	2b02      	cmp	r3, #2
 800169e:	d01c      	beq.n	80016da <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699a      	ldr	r2, [r3, #24]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016ae:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	691a      	ldr	r2, [r3, #16]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f042 0210 	orr.w	r2, r2, #16
 80016be:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b03      	cmp	r3, #3
 80016c6:	d110      	bne.n	80016ea <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	699a      	ldr	r2, [r3, #24]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 0220 	orr.w	r2, r2, #32
 80016d6:	619a      	str	r2, [r3, #24]
 80016d8:	e007      	b.n	80016ea <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	699a      	ldr	r2, [r3, #24]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f042 0220 	orr.w	r2, r2, #32
 80016e8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016fa:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a1b      	ldr	r3, [r3, #32]
 8001700:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001702:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	3b01      	subs	r3, #1
 800170c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001712:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001714:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800171e:	d115      	bne.n	800174c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001724:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800172a:	3b01      	subs	r3, #1
 800172c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800172e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001734:	3b01      	subs	r3, #1
 8001736:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001738:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001740:	3b01      	subs	r3, #1
 8001742:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001748:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800174a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f000 fc64 	bl	8002030 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40006400 	.word	0x40006400
 800178c:	40006500 	.word	0x40006500

08001790 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80017a0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80017a2:	7dfb      	ldrb	r3, [r7, #23]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d002      	beq.n	80017ae <HAL_FDCAN_ConfigFilter+0x1e>
 80017a8:	7dfb      	ldrb	r3, [r7, #23]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d13d      	bne.n	800182a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d119      	bne.n	80017ea <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80017c2:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80017ca:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	e01d      	b.n	8001826 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	075a      	lsls	r2, r3, #29
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	691b      	ldr	r3, [r3, #16]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	079a      	lsls	r2, r3, #30
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	4313      	orrs	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	3304      	adds	r3, #4
 800181e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e006      	b.n	8001838 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182e:	f043 0202 	orr.w	r2, r3, #2
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
  }
}
 8001838:	4618      	mov	r0, r3
 800183a:	371c      	adds	r7, #28
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b01      	cmp	r3, #1
 8001856:	d110      	bne.n	800187a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2202      	movs	r2, #2
 800185c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	699a      	ldr	r2, [r3, #24]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 0201 	bic.w	r2, r2, #1
 800186e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001876:	2300      	movs	r3, #0
 8001878:	e006      	b.n	8001888 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187e:	f043 0204 	orr.w	r2, r3, #4
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
  }
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d12c      	bne.n	8001906 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80018b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d007      	beq.n	80018cc <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e023      	b.n	8001914 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80018d4:	0c1b      	lsrs	r3, r3, #16
 80018d6:	f003 0303 	and.w	r3, r3, #3
 80018da:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	68b9      	ldr	r1, [r7, #8]
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f000 fbfa 	bl	80020dc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2101      	movs	r1, #1
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	fa01 f202 	lsl.w	r2, r1, r2
 80018f4:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80018f8:	2201      	movs	r2, #1
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	409a      	lsls	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	e006      	b.n	8001914 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800190a:	f043 0208 	orr.w	r2, r3, #8
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
  }
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800191c:	b480      	push	{r7}
 800191e:	b08b      	sub	sp, #44	@ 0x2c
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
 8001928:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001934:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001936:	7efb      	ldrb	r3, [r7, #27]
 8001938:	2b02      	cmp	r3, #2
 800193a:	f040 80e8 	bne.w	8001b0e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	2b40      	cmp	r3, #64	@ 0x40
 8001942:	d137      	bne.n	80019b4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800194c:	f003 030f 	and.w	r3, r3, #15
 8001950:	2b00      	cmp	r3, #0
 8001952:	d107      	bne.n	8001964 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001958:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0db      	b.n	8001b1c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800196c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001970:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001974:	d10a      	bne.n	800198c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800197e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001982:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001986:	d101      	bne.n	800198c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001988:	2301      	movs	r3, #1
 800198a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001994:	0a1b      	lsrs	r3, r3, #8
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	69fa      	ldr	r2, [r7, #28]
 800199c:	4413      	add	r3, r2
 800199e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80019a4:	69fa      	ldr	r2, [r7, #28]
 80019a6:	4613      	mov	r3, r2
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	4413      	add	r3, r2
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	440b      	add	r3, r1
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b2:	e036      	b.n	8001a22 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d107      	bne.n	80019d4 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e0a3      	b.n	8001b1c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019e4:	d10a      	bne.n	80019fc <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019f6:	d101      	bne.n	80019fc <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80019f8:	2301      	movs	r3, #1
 80019fa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	69fa      	ldr	r2, [r7, #28]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001a14:	69fa      	ldr	r2, [r7, #28]
 8001a16:	4613      	mov	r3, r2
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	440b      	add	r3, r1
 8001a20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d107      	bne.n	8001a46 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	0c9b      	lsrs	r3, r3, #18
 8001a3c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	e005      	b.n	8001a52 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	0c1b      	lsrs	r3, r3, #16
 8001a80:	f003 020f 	and.w	r2, r3, #15
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	0e1b      	lsrs	r3, r3, #24
 8001aa6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	0fda      	lsrs	r2, r3, #31
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	3304      	adds	r3, #4
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac0:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	623b      	str	r3, [r7, #32]
 8001ac6:	e00a      	b.n	8001ade <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	441a      	add	r2, r3
 8001ace:	6839      	ldr	r1, [r7, #0]
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	440b      	add	r3, r1
 8001ad4:	7812      	ldrb	r2, [r2, #0]
 8001ad6:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001ad8:	6a3b      	ldr	r3, [r7, #32]
 8001ada:	3301      	adds	r3, #1
 8001adc:	623b      	str	r3, [r7, #32]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001ae4:	5cd3      	ldrb	r3, [r2, r3]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	6a3b      	ldr	r3, [r7, #32]
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d3ec      	bcc.n	8001ac8 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	2b40      	cmp	r3, #64	@ 0x40
 8001af2:	d105      	bne.n	8001b00 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001afe:	e004      	b.n	8001b0a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	69fa      	ldr	r2, [r7, #28]
 8001b06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e006      	b.n	8001b1c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b12:	f043 0208 	orr.w	r2, r3, #8
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
  }
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	372c      	adds	r7, #44	@ 0x2c
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	08004fa4 	.word	0x08004fa4

08001b2c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b087      	sub	sp, #28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001b3e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d003      	beq.n	8001b4e <HAL_FDCAN_ActivateNotification+0x22>
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	f040 80c8 	bne.w	8001cde <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b54:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f003 0307 	and.w	r3, r3, #7
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d004      	beq.n	8001b6a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d03b      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d004      	beq.n	8001b7e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d031      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d004      	beq.n	8001b92 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d027      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d004      	beq.n	8001ba6 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d01d      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d004      	beq.n	8001bba <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d013      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d004      	beq.n	8001bce <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	f003 0320 	and.w	r3, r3, #32
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d009      	beq.n	8001be2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d00c      	beq.n	8001bf2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f042 0201 	orr.w	r2, r2, #1
 8001bf0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d004      	beq.n	8001c06 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d13b      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d004      	beq.n	8001c1a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d131      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d004      	beq.n	8001c2e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d127      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d004      	beq.n	8001c42 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d11d      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d004      	beq.n	8001c56 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	f003 0310 	and.w	r3, r3, #16
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d113      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d004      	beq.n	8001c6a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f003 0320 	and.w	r3, r3, #32
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d109      	bne.n	8001c7e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d00c      	beq.n	8001c8e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d007      	beq.n	8001c8e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f042 0202 	orr.w	r2, r2, #2
 8001c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d009      	beq.n	8001cac <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	e006      	b.n	8001cec <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce2:	f043 0202 	orr.w	r2, r3, #2
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
  }
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	371c      	adds	r7, #28
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	@ 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d06:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d14:	4013      	ands	r3, r2
 8001d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d44:	4013      	ands	r3, r2
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d4e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001d52:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5a:	6a3a      	ldr	r2, [r7, #32]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d66:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d6a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d86:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	099b      	lsrs	r3, r3, #6
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d00c      	beq.n	8001dae <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	099b      	lsrs	r3, r3, #6
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2240      	movs	r2, #64	@ 0x40
 8001da6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f922 	bl	8001ff2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	0a1b      	lsrs	r3, r3, #8
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d01a      	beq.n	8001df0 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d014      	beq.n	8001df0 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001dce:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001de6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001de8:	6939      	ldr	r1, [r7, #16]
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8e2 	bl	8001fb4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d007      	beq.n	8001e06 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001dfc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001dfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f8ac 	bl	8001f5e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d007      	beq.n	8001e1c <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e12:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001e14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe fc90 	bl	800073c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d007      	beq.n	8001e32 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e28:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001e2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f8a1 	bl	8001f74 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	0a5b      	lsrs	r3, r3, #9
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00d      	beq.n	8001e5a <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	0a5b      	lsrs	r3, r3, #9
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e52:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 f898 	bl	8001f8a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	09db      	lsrs	r3, r3, #7
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d019      	beq.n	8001e9a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	09db      	lsrs	r3, r3, #7
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d013      	beq.n	8001e9a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e7a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	4013      	ands	r3, r2
 8001e88:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2280      	movs	r2, #128	@ 0x80
 8001e90:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001e92:	68f9      	ldr	r1, [r7, #12]
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f882 	bl	8001f9e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	0b5b      	lsrs	r3, r3, #13
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	0b5b      	lsrs	r3, r3, #13
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d007      	beq.n	8001ec2 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f884 	bl	8001fca <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	0bdb      	lsrs	r3, r3, #15
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00d      	beq.n	8001eea <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	0bdb      	lsrs	r3, r3, #15
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d007      	beq.n	8001eea <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ee2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f87a 	bl	8001fde <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	0b9b      	lsrs	r3, r3, #14
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d010      	beq.n	8001f18 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	0b9b      	lsrs	r3, r3, #14
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00a      	beq.n	8001f18 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f10:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	69fa      	ldr	r2, [r7, #28]
 8001f24:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001f26:	69f9      	ldr	r1, [r7, #28]
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f876 	bl	800201a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d009      	beq.n	8001f48 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6a3a      	ldr	r2, [r7, #32]
 8001f3a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f40:	6a3b      	ldr	r3, [r7, #32]
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f858 	bl	8002006 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001f56:	bf00      	nop
 8001f58:	3730      	adds	r7, #48	@ 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002038:	4b27      	ldr	r3, [pc, #156]	@ (80020d8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800203a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800204a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002052:	041a      	lsls	r2, r3, #16
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002070:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002078:	061a      	lsls	r2, r3, #24
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	e005      	b.n	80020be <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3304      	adds	r3, #4
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d3f3      	bcc.n	80020b2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80020ca:	bf00      	nop
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	4000a400 	.word	0x4000a400

080020dc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	@ 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10a      	bne.n	8002108 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80020fa:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002102:	4313      	orrs	r3, r2
 8002104:	61fb      	str	r3, [r7, #28]
 8002106:	e00a      	b.n	800211e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002110:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002116:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002118:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800211c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002128:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800212e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002134:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	440b      	add	r3, r1
 8002150:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	69fa      	ldr	r2, [r7, #28]
 8002156:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	3304      	adds	r3, #4
 800215c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	3304      	adds	r3, #4
 8002168:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	e020      	b.n	80021b2 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	3303      	adds	r3, #3
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	4413      	add	r3, r2
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	3302      	adds	r3, #2
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	440b      	add	r3, r1
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002188:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	3301      	adds	r3, #1
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	440b      	add	r3, r1
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002196:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	440a      	add	r2, r1
 800219e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80021a0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	3304      	adds	r3, #4
 80021aa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	3304      	adds	r3, #4
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	4a06      	ldr	r2, [pc, #24]	@ (80021d0 <FDCAN_CopyMessageToRAM+0xf4>)
 80021b8:	5cd3      	ldrb	r3, [r2, r3]
 80021ba:	461a      	mov	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	4293      	cmp	r3, r2
 80021c0:	d3d6      	bcc.n	8002170 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80021c2:	bf00      	nop
 80021c4:	bf00      	nop
 80021c6:	3724      	adds	r7, #36	@ 0x24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	08004fa4 	.word	0x08004fa4

080021d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021e2:	e15a      	b.n	800249a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	2101      	movs	r1, #1
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	4013      	ands	r3, r2
 80021f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 814c 	beq.w	8002494 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f003 0303 	and.w	r3, r3, #3
 8002204:	2b01      	cmp	r3, #1
 8002206:	d005      	beq.n	8002214 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002210:	2b02      	cmp	r3, #2
 8002212:	d130      	bne.n	8002276 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800224a:	2201      	movs	r2, #1
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	f003 0201 	and.w	r2, r3, #1
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	2b03      	cmp	r3, #3
 8002280:	d017      	beq.n	80022b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	2203      	movs	r2, #3
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d123      	bne.n	8002306 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	08da      	lsrs	r2, r3, #3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3208      	adds	r2, #8
 80022c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	220f      	movs	r2, #15
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	691a      	ldr	r2, [r3, #16]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	08da      	lsrs	r2, r3, #3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3208      	adds	r2, #8
 8002300:	6939      	ldr	r1, [r7, #16]
 8002302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	2203      	movs	r2, #3
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4013      	ands	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f003 0203 	and.w	r2, r3, #3
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 80a6 	beq.w	8002494 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002348:	4b5b      	ldr	r3, [pc, #364]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 800234a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234c:	4a5a      	ldr	r2, [pc, #360]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	6613      	str	r3, [r2, #96]	@ 0x60
 8002354:	4b58      	ldr	r3, [pc, #352]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 8002356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002360:	4a56      	ldr	r2, [pc, #344]	@ (80024bc <HAL_GPIO_Init+0x2e8>)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	089b      	lsrs	r3, r3, #2
 8002366:	3302      	adds	r3, #2
 8002368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	220f      	movs	r2, #15
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800238a:	d01f      	beq.n	80023cc <HAL_GPIO_Init+0x1f8>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a4c      	ldr	r2, [pc, #304]	@ (80024c0 <HAL_GPIO_Init+0x2ec>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d019      	beq.n	80023c8 <HAL_GPIO_Init+0x1f4>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a4b      	ldr	r2, [pc, #300]	@ (80024c4 <HAL_GPIO_Init+0x2f0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d013      	beq.n	80023c4 <HAL_GPIO_Init+0x1f0>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a4a      	ldr	r2, [pc, #296]	@ (80024c8 <HAL_GPIO_Init+0x2f4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d00d      	beq.n	80023c0 <HAL_GPIO_Init+0x1ec>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a49      	ldr	r2, [pc, #292]	@ (80024cc <HAL_GPIO_Init+0x2f8>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d007      	beq.n	80023bc <HAL_GPIO_Init+0x1e8>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a48      	ldr	r2, [pc, #288]	@ (80024d0 <HAL_GPIO_Init+0x2fc>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d101      	bne.n	80023b8 <HAL_GPIO_Init+0x1e4>
 80023b4:	2305      	movs	r3, #5
 80023b6:	e00a      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023b8:	2306      	movs	r3, #6
 80023ba:	e008      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023bc:	2304      	movs	r3, #4
 80023be:	e006      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c0:	2303      	movs	r3, #3
 80023c2:	e004      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e002      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023cc:	2300      	movs	r3, #0
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	f002 0203 	and.w	r2, r2, #3
 80023d4:	0092      	lsls	r2, r2, #2
 80023d6:	4093      	lsls	r3, r2
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023de:	4937      	ldr	r1, [pc, #220]	@ (80024bc <HAL_GPIO_Init+0x2e8>)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	089b      	lsrs	r3, r3, #2
 80023e4:	3302      	adds	r3, #2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ec:	4b39      	ldr	r3, [pc, #228]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002410:	4a30      	ldr	r2, [pc, #192]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002416:	4b2f      	ldr	r3, [pc, #188]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	43db      	mvns	r3, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4313      	orrs	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800243a:	4a26      	ldr	r2, [pc, #152]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002440:	4b24      	ldr	r3, [pc, #144]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	43db      	mvns	r3, r3
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002464:	4a1b      	ldr	r2, [pc, #108]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800246a:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43db      	mvns	r3, r3
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	3301      	adds	r3, #1
 8002498:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f47f ae9d 	bne.w	80021e4 <HAL_GPIO_Init+0x10>
  }
}
 80024aa:	bf00      	nop
 80024ac:	bf00      	nop
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	40021000 	.word	0x40021000
 80024bc:	40010000 	.word	0x40010000
 80024c0:	48000400 	.word	0x48000400
 80024c4:	48000800 	.word	0x48000800
 80024c8:	48000c00 	.word	0x48000c00
 80024cc:	48001000 	.word	0x48001000
 80024d0:	48001400 	.word	0x48001400
 80024d4:	40010400 	.word	0x40010400

080024d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	887b      	ldrh	r3, [r7, #2]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024f0:	2301      	movs	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e001      	b.n	80024fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
 8002514:	4613      	mov	r3, r2
 8002516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002518:	787b      	ldrb	r3, [r7, #1]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800251e:	887a      	ldrh	r2, [r7, #2]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002524:	e002      	b.n	800252c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800254a:	887a      	ldrh	r2, [r7, #2]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4013      	ands	r3, r2
 8002550:	041a      	lsls	r2, r3, #16
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	43d9      	mvns	r1, r3
 8002556:	887b      	ldrh	r3, [r7, #2]
 8002558:	400b      	ands	r3, r1
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	619a      	str	r2, [r3, #24]
}
 8002560:	bf00      	nop
 8002562:	3714      	adds	r7, #20
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d141      	bne.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800257a:	4b4b      	ldr	r3, [pc, #300]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002586:	d131      	bne.n	80025ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002588:	4b47      	ldr	r3, [pc, #284]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800258e:	4a46      	ldr	r2, [pc, #280]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002594:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002598:	4b43      	ldr	r3, [pc, #268]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025a0:	4a41      	ldr	r2, [pc, #260]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025a8:	4b40      	ldr	r3, [pc, #256]	@ (80026ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2232      	movs	r2, #50	@ 0x32
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	4a3f      	ldr	r2, [pc, #252]	@ (80026b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025b4:	fba2 2303 	umull	r2, r3, r2, r3
 80025b8:	0c9b      	lsrs	r3, r3, #18
 80025ba:	3301      	adds	r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025be:	e002      	b.n	80025c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025c6:	4b38      	ldr	r3, [pc, #224]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d2:	d102      	bne.n	80025da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f2      	bne.n	80025c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025da:	4b33      	ldr	r3, [pc, #204]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025e6:	d158      	bne.n	800269a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e057      	b.n	800269c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025ec:	4b2e      	ldr	r3, [pc, #184]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025f2:	4a2d      	ldr	r2, [pc, #180]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025fc:	e04d      	b.n	800269a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002604:	d141      	bne.n	800268a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002606:	4b28      	ldr	r3, [pc, #160]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800260e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002612:	d131      	bne.n	8002678 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002614:	4b24      	ldr	r3, [pc, #144]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800261a:	4a23      	ldr	r2, [pc, #140]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800261c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002620:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002624:	4b20      	ldr	r3, [pc, #128]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800262c:	4a1e      	ldr	r2, [pc, #120]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002632:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002634:	4b1d      	ldr	r3, [pc, #116]	@ (80026ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2232      	movs	r2, #50	@ 0x32
 800263a:	fb02 f303 	mul.w	r3, r2, r3
 800263e:	4a1c      	ldr	r2, [pc, #112]	@ (80026b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002640:	fba2 2303 	umull	r2, r3, r2, r3
 8002644:	0c9b      	lsrs	r3, r3, #18
 8002646:	3301      	adds	r3, #1
 8002648:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800264a:	e002      	b.n	8002652 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	3b01      	subs	r3, #1
 8002650:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800265e:	d102      	bne.n	8002666 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f2      	bne.n	800264c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002666:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002672:	d112      	bne.n	800269a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e011      	b.n	800269c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002678:	4b0b      	ldr	r3, [pc, #44]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800267a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800267e:	4a0a      	ldr	r2, [pc, #40]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002684:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002688:	e007      	b.n	800269a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800268a:	4b07      	ldr	r3, [pc, #28]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002692:	4a05      	ldr	r2, [pc, #20]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002694:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002698:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40007000 	.word	0x40007000
 80026ac:	20000008 	.word	0x20000008
 80026b0:	431bde83 	.word	0x431bde83

080026b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c2:	6093      	str	r3, [r2, #8]
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40007000 	.word	0x40007000

080026d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e2fe      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d075      	beq.n	80027de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026f2:	4b97      	ldr	r3, [pc, #604]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026fc:	4b94      	ldr	r3, [pc, #592]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b0c      	cmp	r3, #12
 800270a:	d102      	bne.n	8002712 <HAL_RCC_OscConfig+0x3e>
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	2b03      	cmp	r3, #3
 8002710:	d002      	beq.n	8002718 <HAL_RCC_OscConfig+0x44>
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b08      	cmp	r3, #8
 8002716:	d10b      	bne.n	8002730 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	4b8d      	ldr	r3, [pc, #564]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d05b      	beq.n	80027dc <HAL_RCC_OscConfig+0x108>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d157      	bne.n	80027dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e2d9      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002738:	d106      	bne.n	8002748 <HAL_RCC_OscConfig+0x74>
 800273a:	4b85      	ldr	r3, [pc, #532]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a84      	ldr	r2, [pc, #528]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e01d      	b.n	8002784 <HAL_RCC_OscConfig+0xb0>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002750:	d10c      	bne.n	800276c <HAL_RCC_OscConfig+0x98>
 8002752:	4b7f      	ldr	r3, [pc, #508]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a7e      	ldr	r2, [pc, #504]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800275c:	6013      	str	r3, [r2, #0]
 800275e:	4b7c      	ldr	r3, [pc, #496]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a7b      	ldr	r2, [pc, #492]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e00b      	b.n	8002784 <HAL_RCC_OscConfig+0xb0>
 800276c:	4b78      	ldr	r3, [pc, #480]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a77      	ldr	r2, [pc, #476]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002772:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	4b75      	ldr	r3, [pc, #468]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a74      	ldr	r2, [pc, #464]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800277e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7fe fd2a 	bl	80011e4 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002794:	f7fe fd26 	bl	80011e4 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b64      	cmp	r3, #100	@ 0x64
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e29e      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027a6:	4b6a      	ldr	r3, [pc, #424]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0xc0>
 80027b2:	e014      	b.n	80027de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7fe fd16 	bl	80011e4 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027bc:	f7fe fd12 	bl	80011e4 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b64      	cmp	r3, #100	@ 0x64
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e28a      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ce:	4b60      	ldr	r3, [pc, #384]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0xe8>
 80027da:	e000      	b.n	80027de <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d075      	beq.n	80028d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027ea:	4b59      	ldr	r3, [pc, #356]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 030c 	and.w	r3, r3, #12
 80027f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027f4:	4b56      	ldr	r3, [pc, #344]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	2b0c      	cmp	r3, #12
 8002802:	d102      	bne.n	800280a <HAL_RCC_OscConfig+0x136>
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d002      	beq.n	8002810 <HAL_RCC_OscConfig+0x13c>
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	2b04      	cmp	r3, #4
 800280e:	d11f      	bne.n	8002850 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002810:	4b4f      	ldr	r3, [pc, #316]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002818:	2b00      	cmp	r3, #0
 800281a:	d005      	beq.n	8002828 <HAL_RCC_OscConfig+0x154>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e25d      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002828:	4b49      	ldr	r3, [pc, #292]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	061b      	lsls	r3, r3, #24
 8002836:	4946      	ldr	r1, [pc, #280]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002838:	4313      	orrs	r3, r2
 800283a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800283c:	4b45      	ldr	r3, [pc, #276]	@ (8002954 <HAL_RCC_OscConfig+0x280>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7fe fc83 	bl	800114c <HAL_InitTick>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d043      	beq.n	80028d4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e249      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d023      	beq.n	80028a0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002858:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a3c      	ldr	r2, [pc, #240]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800285e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002862:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7fe fcbe 	bl	80011e4 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800286c:	f7fe fcba 	bl	80011e4 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e232      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800287e:	4b34      	ldr	r3, [pc, #208]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288a:	4b31      	ldr	r3, [pc, #196]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	061b      	lsls	r3, r3, #24
 8002898:	492d      	ldr	r1, [pc, #180]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800289a:	4313      	orrs	r3, r2
 800289c:	604b      	str	r3, [r1, #4]
 800289e:	e01a      	b.n	80028d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80028a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ac:	f7fe fc9a 	bl	80011e4 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b4:	f7fe fc96 	bl	80011e4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e20e      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028c6:	4b22      	ldr	r3, [pc, #136]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1f0      	bne.n	80028b4 <HAL_RCC_OscConfig+0x1e0>
 80028d2:	e000      	b.n	80028d6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d041      	beq.n	8002966 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d01c      	beq.n	8002924 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ea:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80028ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f0:	4a17      	ldr	r2, [pc, #92]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fa:	f7fe fc73 	bl	80011e4 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002900:	e008      	b.n	8002914 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002902:	f7fe fc6f 	bl	80011e4 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d901      	bls.n	8002914 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e1e7      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002914:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002916:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0ef      	beq.n	8002902 <HAL_RCC_OscConfig+0x22e>
 8002922:	e020      	b.n	8002966 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002924:	4b0a      	ldr	r3, [pc, #40]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 8002926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800292a:	4a09      	ldr	r2, [pc, #36]	@ (8002950 <HAL_RCC_OscConfig+0x27c>)
 800292c:	f023 0301 	bic.w	r3, r3, #1
 8002930:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002934:	f7fe fc56 	bl	80011e4 <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800293a:	e00d      	b.n	8002958 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800293c:	f7fe fc52 	bl	80011e4 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d906      	bls.n	8002958 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e1ca      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
 800294e:	bf00      	nop
 8002950:	40021000 	.word	0x40021000
 8002954:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002958:	4b8c      	ldr	r3, [pc, #560]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 800295a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ea      	bne.n	800293c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80a6 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002978:	4b84      	ldr	r3, [pc, #528]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 800297a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_RCC_OscConfig+0x2b4>
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <HAL_RCC_OscConfig+0x2b6>
 8002988:	2300      	movs	r3, #0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00d      	beq.n	80029aa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800298e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002992:	4a7e      	ldr	r2, [pc, #504]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002998:	6593      	str	r3, [r2, #88]	@ 0x58
 800299a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 800299c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80029a6:	2301      	movs	r3, #1
 80029a8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029aa:	4b79      	ldr	r3, [pc, #484]	@ (8002b90 <HAL_RCC_OscConfig+0x4bc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d118      	bne.n	80029e8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029b6:	4b76      	ldr	r3, [pc, #472]	@ (8002b90 <HAL_RCC_OscConfig+0x4bc>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a75      	ldr	r2, [pc, #468]	@ (8002b90 <HAL_RCC_OscConfig+0x4bc>)
 80029bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c2:	f7fe fc0f 	bl	80011e4 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ca:	f7fe fc0b 	bl	80011e4 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e183      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002b90 <HAL_RCC_OscConfig+0x4bc>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d108      	bne.n	8002a02 <HAL_RCC_OscConfig+0x32e>
 80029f0:	4b66      	ldr	r3, [pc, #408]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 80029f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f6:	4a65      	ldr	r2, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a00:	e024      	b.n	8002a4c <HAL_RCC_OscConfig+0x378>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b05      	cmp	r3, #5
 8002a08:	d110      	bne.n	8002a2c <HAL_RCC_OscConfig+0x358>
 8002a0a:	4b60      	ldr	r3, [pc, #384]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a10:	4a5e      	ldr	r2, [pc, #376]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a12:	f043 0304 	orr.w	r3, r3, #4
 8002a16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a20:	4a5a      	ldr	r2, [pc, #360]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a2a:	e00f      	b.n	8002a4c <HAL_RCC_OscConfig+0x378>
 8002a2c:	4b57      	ldr	r3, [pc, #348]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a32:	4a56      	ldr	r2, [pc, #344]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a3c:	4b53      	ldr	r3, [pc, #332]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a42:	4a52      	ldr	r2, [pc, #328]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a44:	f023 0304 	bic.w	r3, r3, #4
 8002a48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d016      	beq.n	8002a82 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe fbc6 	bl	80011e4 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a5c:	f7fe fbc2 	bl	80011e4 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e138      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a72:	4b46      	ldr	r3, [pc, #280]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0ed      	beq.n	8002a5c <HAL_RCC_OscConfig+0x388>
 8002a80:	e015      	b.n	8002aae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a82:	f7fe fbaf 	bl	80011e4 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a88:	e00a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8a:	f7fe fbab 	bl	80011e4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e121      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1ed      	bne.n	8002a8a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002aae:	7ffb      	ldrb	r3, [r7, #31]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d105      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab4:	4b35      	ldr	r3, [pc, #212]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab8:	4a34      	ldr	r2, [pc, #208]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002aba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002abe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d03c      	beq.n	8002b46 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01c      	beq.n	8002b0e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ad4:	4b2d      	ldr	r3, [pc, #180]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ada:	4a2c      	ldr	r2, [pc, #176]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fb7e 	bl	80011e4 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aec:	f7fe fb7a 	bl	80011e4 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e0f2      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002afe:	4b23      	ldr	r3, [pc, #140]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0ef      	beq.n	8002aec <HAL_RCC_OscConfig+0x418>
 8002b0c:	e01b      	b.n	8002b46 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b14:	4a1d      	ldr	r2, [pc, #116]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1e:	f7fe fb61 	bl	80011e4 <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b26:	f7fe fb5d 	bl	80011e4 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e0d5      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b38:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1ef      	bne.n	8002b26 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 80c9 	beq.w	8002ce2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b50:	4b0e      	ldr	r3, [pc, #56]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 030c 	and.w	r3, r3, #12
 8002b58:	2b0c      	cmp	r3, #12
 8002b5a:	f000 8083 	beq.w	8002c64 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d15e      	bne.n	8002c24 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b66:	4b09      	ldr	r3, [pc, #36]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a08      	ldr	r2, [pc, #32]	@ (8002b8c <HAL_RCC_OscConfig+0x4b8>)
 8002b6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b72:	f7fe fb37 	bl	80011e4 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b78:	e00c      	b.n	8002b94 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b7a:	f7fe fb33 	bl	80011e4 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d905      	bls.n	8002b94 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e0ab      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b94:	4b55      	ldr	r3, [pc, #340]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1ec      	bne.n	8002b7a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ba0:	4b52      	ldr	r3, [pc, #328]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002ba2:	68da      	ldr	r2, [r3, #12]
 8002ba4:	4b52      	ldr	r3, [pc, #328]	@ (8002cf0 <HAL_RCC_OscConfig+0x61c>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6a11      	ldr	r1, [r2, #32]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bb0:	3a01      	subs	r2, #1
 8002bb2:	0112      	lsls	r2, r2, #4
 8002bb4:	4311      	orrs	r1, r2
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002bba:	0212      	lsls	r2, r2, #8
 8002bbc:	4311      	orrs	r1, r2
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002bc2:	0852      	lsrs	r2, r2, #1
 8002bc4:	3a01      	subs	r2, #1
 8002bc6:	0552      	lsls	r2, r2, #21
 8002bc8:	4311      	orrs	r1, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002bce:	0852      	lsrs	r2, r2, #1
 8002bd0:	3a01      	subs	r2, #1
 8002bd2:	0652      	lsls	r2, r2, #25
 8002bd4:	4311      	orrs	r1, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bda:	06d2      	lsls	r2, r2, #27
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	4943      	ldr	r1, [pc, #268]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be4:	4b41      	ldr	r3, [pc, #260]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a40      	ldr	r2, [pc, #256]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bf0:	4b3e      	ldr	r3, [pc, #248]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	4a3d      	ldr	r2, [pc, #244]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bfa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bfc:	f7fe faf2 	bl	80011e4 <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c04:	f7fe faee 	bl	80011e4 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e066      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c16:	4b35      	ldr	r3, [pc, #212]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f0      	beq.n	8002c04 <HAL_RCC_OscConfig+0x530>
 8002c22:	e05e      	b.n	8002ce2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c24:	4b31      	ldr	r3, [pc, #196]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a30      	ldr	r2, [pc, #192]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c30:	f7fe fad8 	bl	80011e4 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c38:	f7fe fad4 	bl	80011e4 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e04c      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c4a:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1f0      	bne.n	8002c38 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c56:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	4924      	ldr	r1, [pc, #144]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_RCC_OscConfig+0x620>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	60cb      	str	r3, [r1, #12]
 8002c62:	e03e      	b.n	8002ce2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e039      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c70:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_RCC_OscConfig+0x618>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f003 0203 	and.w	r2, r3, #3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d12c      	bne.n	8002cde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d123      	bne.n	8002cde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d11b      	bne.n	8002cde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d113      	bne.n	8002cde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc0:	085b      	lsrs	r3, r3, #1
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d109      	bne.n	8002cde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd4:	085b      	lsrs	r3, r3, #1
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d001      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3720      	adds	r7, #32
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	019f800c 	.word	0x019f800c
 8002cf4:	feeefffc 	.word	0xfeeefffc

08002cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d02:	2300      	movs	r3, #0
 8002d04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e11e      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b91      	ldr	r3, [pc, #580]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d910      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b8e      	ldr	r3, [pc, #568]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 020f 	bic.w	r2, r3, #15
 8002d26:	498c      	ldr	r1, [pc, #560]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b8a      	ldr	r3, [pc, #552]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e106      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d073      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b03      	cmp	r3, #3
 8002d52:	d129      	bne.n	8002da8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d54:	4b81      	ldr	r3, [pc, #516]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e0f4      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d64:	f000 f99e 	bl	80030a4 <RCC_GetSysClockFreqFromPLLSource>
 8002d68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4a7c      	ldr	r2, [pc, #496]	@ (8002f60 <HAL_RCC_ClockConfig+0x268>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d93f      	bls.n	8002df2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d72:	4b7a      	ldr	r3, [pc, #488]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d009      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d033      	beq.n	8002df2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d12f      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d92:	4b72      	ldr	r3, [pc, #456]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d9a:	4a70      	ldr	r2, [pc, #448]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002d9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002da0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002da2:	2380      	movs	r3, #128	@ 0x80
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	e024      	b.n	8002df2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d107      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002db0:	4b6a      	ldr	r3, [pc, #424]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d109      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0c6      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc0:	4b66      	ldr	r3, [pc, #408]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e0be      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002dd0:	f000 f8ce 	bl	8002f70 <HAL_RCC_GetSysClockFreq>
 8002dd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	4a61      	ldr	r2, [pc, #388]	@ (8002f60 <HAL_RCC_ClockConfig+0x268>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d909      	bls.n	8002df2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dde:	4b5f      	ldr	r3, [pc, #380]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002de6:	4a5d      	ldr	r2, [pc, #372]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002dee:	2380      	movs	r3, #128	@ 0x80
 8002df0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002df2:	4b5a      	ldr	r3, [pc, #360]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f023 0203 	bic.w	r2, r3, #3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	4957      	ldr	r1, [pc, #348]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e04:	f7fe f9ee 	bl	80011e4 <HAL_GetTick>
 8002e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0a:	e00a      	b.n	8002e22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e0c:	f7fe f9ea 	bl	80011e4 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e095      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e22:	4b4e      	ldr	r3, [pc, #312]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 020c 	and.w	r2, r3, #12
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d1eb      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d023      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e4c:	4b43      	ldr	r3, [pc, #268]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	4a42      	ldr	r2, [pc, #264]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d007      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e64:	4b3d      	ldr	r3, [pc, #244]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e74:	4b39      	ldr	r3, [pc, #228]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	4936      	ldr	r1, [pc, #216]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	608b      	str	r3, [r1, #8]
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	2b80      	cmp	r3, #128	@ 0x80
 8002e8c:	d105      	bne.n	8002e9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e8e:	4b33      	ldr	r3, [pc, #204]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	4a32      	ldr	r2, [pc, #200]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002e94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d21d      	bcs.n	8002ee4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f023 020f 	bic.w	r2, r3, #15
 8002eb0:	4929      	ldr	r1, [pc, #164]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002eb8:	f7fe f994 	bl	80011e4 <HAL_GetTick>
 8002ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec0:	f7fe f990 	bl	80011e4 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e03b      	b.n	8002f4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed6:	4b20      	ldr	r3, [pc, #128]	@ (8002f58 <HAL_RCC_ClockConfig+0x260>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d1ed      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d008      	beq.n	8002f02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	4917      	ldr	r1, [pc, #92]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d009      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f0e:	4b13      	ldr	r3, [pc, #76]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	490f      	ldr	r1, [pc, #60]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f22:	f000 f825 	bl	8002f70 <HAL_RCC_GetSysClockFreq>
 8002f26:	4602      	mov	r2, r0
 8002f28:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <HAL_RCC_ClockConfig+0x264>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	490c      	ldr	r1, [pc, #48]	@ (8002f64 <HAL_RCC_ClockConfig+0x26c>)
 8002f34:	5ccb      	ldrb	r3, [r1, r3]
 8002f36:	f003 031f 	and.w	r3, r3, #31
 8002f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f68 <HAL_RCC_ClockConfig+0x270>)
 8002f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f42:	4b0a      	ldr	r3, [pc, #40]	@ (8002f6c <HAL_RCC_ClockConfig+0x274>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe f900 	bl	800114c <HAL_InitTick>
 8002f4c:	4603      	mov	r3, r0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40022000 	.word	0x40022000
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	04c4b400 	.word	0x04c4b400
 8002f64:	08004f88 	.word	0x08004f88
 8002f68:	20000008 	.word	0x20000008
 8002f6c:	20000020 	.word	0x20000020

08002f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b087      	sub	sp, #28
 8002f74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f76:	4b2c      	ldr	r3, [pc, #176]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d102      	bne.n	8002f88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f82:	4b2a      	ldr	r3, [pc, #168]	@ (800302c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	e047      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f88:	4b27      	ldr	r3, [pc, #156]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d102      	bne.n	8002f9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f94:	4b26      	ldr	r3, [pc, #152]	@ (8003030 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	e03e      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f9a:	4b23      	ldr	r3, [pc, #140]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 030c 	and.w	r3, r3, #12
 8002fa2:	2b0c      	cmp	r3, #12
 8002fa4:	d136      	bne.n	8003014 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fa6:	4b20      	ldr	r3, [pc, #128]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	091b      	lsrs	r3, r3, #4
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	3301      	adds	r3, #1
 8002fbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d10c      	bne.n	8002fde <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003030 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fcc:	4a16      	ldr	r2, [pc, #88]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fce:	68d2      	ldr	r2, [r2, #12]
 8002fd0:	0a12      	lsrs	r2, r2, #8
 8002fd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	617b      	str	r3, [r7, #20]
      break;
 8002fdc:	e00c      	b.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fde:	4a13      	ldr	r2, [pc, #76]	@ (800302c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe6:	4a10      	ldr	r2, [pc, #64]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fe8:	68d2      	ldr	r2, [r2, #12]
 8002fea:	0a12      	lsrs	r2, r2, #8
 8002fec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	617b      	str	r3, [r7, #20]
      break;
 8002ff6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	0e5b      	lsrs	r3, r3, #25
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	3301      	adds	r3, #1
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	e001      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003018:	693b      	ldr	r3, [r7, #16]
}
 800301a:	4618      	mov	r0, r3
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000
 800302c:	00f42400 	.word	0x00f42400
 8003030:	016e3600 	.word	0x016e3600

08003034 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003038:	4b03      	ldr	r3, [pc, #12]	@ (8003048 <HAL_RCC_GetHCLKFreq+0x14>)
 800303a:	681b      	ldr	r3, [r3, #0]
}
 800303c:	4618      	mov	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	20000008 	.word	0x20000008

0800304c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003050:	f7ff fff0 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8003054:	4602      	mov	r2, r0
 8003056:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	4904      	ldr	r1, [pc, #16]	@ (8003074 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003062:	5ccb      	ldrb	r3, [r1, r3]
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800306c:	4618      	mov	r0, r3
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40021000 	.word	0x40021000
 8003074:	08004f98 	.word	0x08004f98

08003078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800307c:	f7ff ffda 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8003080:	4602      	mov	r2, r0
 8003082:	4b06      	ldr	r3, [pc, #24]	@ (800309c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	0adb      	lsrs	r3, r3, #11
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	4904      	ldr	r1, [pc, #16]	@ (80030a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800308e:	5ccb      	ldrb	r3, [r1, r3]
 8003090:	f003 031f 	and.w	r3, r3, #31
 8003094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003098:	4618      	mov	r0, r3
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000
 80030a0:	08004f98 	.word	0x08004f98

080030a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	091b      	lsrs	r3, r3, #4
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	3301      	adds	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	2b03      	cmp	r3, #3
 80030c6:	d10c      	bne.n	80030e2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030c8:	4a17      	ldr	r2, [pc, #92]	@ (8003128 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	4a14      	ldr	r2, [pc, #80]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030d2:	68d2      	ldr	r2, [r2, #12]
 80030d4:	0a12      	lsrs	r2, r2, #8
 80030d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	617b      	str	r3, [r7, #20]
    break;
 80030e0:	e00c      	b.n	80030fc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030e2:	4a12      	ldr	r2, [pc, #72]	@ (800312c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030ec:	68d2      	ldr	r2, [r2, #12]
 80030ee:	0a12      	lsrs	r2, r2, #8
 80030f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030f4:	fb02 f303 	mul.w	r3, r2, r3
 80030f8:	617b      	str	r3, [r7, #20]
    break;
 80030fa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	0e5b      	lsrs	r3, r3, #25
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	3301      	adds	r3, #1
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	fbb2 f3f3 	udiv	r3, r2, r3
 8003114:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003116:	687b      	ldr	r3, [r7, #4]
}
 8003118:	4618      	mov	r0, r3
 800311a:	371c      	adds	r7, #28
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	40021000 	.word	0x40021000
 8003128:	016e3600 	.word	0x016e3600
 800312c:	00f42400 	.word	0x00f42400

08003130 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003138:	2300      	movs	r3, #0
 800313a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800313c:	2300      	movs	r3, #0
 800313e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 8098 	beq.w	800327e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2300      	movs	r3, #0
 8003150:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003152:	4b43      	ldr	r3, [pc, #268]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10d      	bne.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	4b40      	ldr	r3, [pc, #256]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003162:	4a3f      	ldr	r2, [pc, #252]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003168:	6593      	str	r3, [r2, #88]	@ 0x58
 800316a:	4b3d      	ldr	r3, [pc, #244]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003172:	60bb      	str	r3, [r7, #8]
 8003174:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003176:	2301      	movs	r3, #1
 8003178:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800317a:	4b3a      	ldr	r3, [pc, #232]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a39      	ldr	r2, [pc, #228]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003184:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003186:	f7fe f82d 	bl	80011e4 <HAL_GetTick>
 800318a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800318c:	e009      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318e:	f7fe f829 	bl	80011e4 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d902      	bls.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	74fb      	strb	r3, [r7, #19]
        break;
 80031a0:	e005      	b.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031a2:	4b30      	ldr	r3, [pc, #192]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d0ef      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80031ae:	7cfb      	ldrb	r3, [r7, #19]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d159      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01e      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d019      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031d0:	4b23      	ldr	r3, [pc, #140]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031dc:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031fc:	4a18      	ldr	r2, [pc, #96]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d016      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320e:	f7fd ffe9 	bl	80011e4 <HAL_GetTick>
 8003212:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003214:	e00b      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003216:	f7fd ffe5 	bl	80011e4 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003224:	4293      	cmp	r3, r2
 8003226:	d902      	bls.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	74fb      	strb	r3, [r7, #19]
            break;
 800322c:	e006      	b.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800322e:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0ec      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800323c:	7cfb      	ldrb	r3, [r7, #19]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10b      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003242:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003250:	4903      	ldr	r1, [pc, #12]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003258:	e008      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800325a:	7cfb      	ldrb	r3, [r7, #19]
 800325c:	74bb      	strb	r3, [r7, #18]
 800325e:	e005      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003260:	40021000 	.word	0x40021000
 8003264:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800326c:	7c7b      	ldrb	r3, [r7, #17]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d105      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003272:	4ba6      	ldr	r3, [pc, #664]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003276:	4aa5      	ldr	r2, [pc, #660]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003278:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800327c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800328a:	4ba0      	ldr	r3, [pc, #640]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800328c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003290:	f023 0203 	bic.w	r2, r3, #3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	499c      	ldr	r1, [pc, #624]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800329a:	4313      	orrs	r3, r2
 800329c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032ac:	4b97      	ldr	r3, [pc, #604]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b2:	f023 020c 	bic.w	r2, r3, #12
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	4994      	ldr	r1, [pc, #592]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00a      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032ce:	4b8f      	ldr	r3, [pc, #572]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	498b      	ldr	r1, [pc, #556]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00a      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032f0:	4b86      	ldr	r3, [pc, #536]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	4983      	ldr	r1, [pc, #524]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0320 	and.w	r3, r3, #32
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003312:	4b7e      	ldr	r3, [pc, #504]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003318:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	497a      	ldr	r1, [pc, #488]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003334:	4b75      	ldr	r3, [pc, #468]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	4972      	ldr	r1, [pc, #456]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003344:	4313      	orrs	r3, r2
 8003346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00a      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003356:	4b6d      	ldr	r3, [pc, #436]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	4969      	ldr	r1, [pc, #420]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00a      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003378:	4b64      	ldr	r3, [pc, #400]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	4961      	ldr	r1, [pc, #388]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00a      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800339a:	4b5c      	ldr	r3, [pc, #368]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	4958      	ldr	r1, [pc, #352]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d015      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033bc:	4b53      	ldr	r3, [pc, #332]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ca:	4950      	ldr	r1, [pc, #320]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033da:	d105      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033dc:	4b4b      	ldr	r3, [pc, #300]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4a4a      	ldr	r2, [pc, #296]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d015      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033f4:	4b45      	ldr	r3, [pc, #276]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003402:	4942      	ldr	r1, [pc, #264]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003412:	d105      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003414:	4b3d      	ldr	r3, [pc, #244]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	4a3c      	ldr	r2, [pc, #240]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800341a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800341e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d015      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800342c:	4b37      	ldr	r3, [pc, #220]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800342e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003432:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	4934      	ldr	r1, [pc, #208]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800343c:	4313      	orrs	r3, r2
 800343e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800344a:	d105      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800344c:	4b2f      	ldr	r3, [pc, #188]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	4a2e      	ldr	r2, [pc, #184]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003456:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d015      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003464:	4b29      	ldr	r3, [pc, #164]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800346a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003472:	4926      	ldr	r1, [pc, #152]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003474:	4313      	orrs	r3, r2
 8003476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003482:	d105      	bne.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003484:	4b21      	ldr	r3, [pc, #132]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	4a20      	ldr	r2, [pc, #128]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800348e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d015      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800349c:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800349e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034aa:	4918      	ldr	r1, [pc, #96]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034ba:	d105      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034bc:	4b13      	ldr	r3, [pc, #76]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	4a12      	ldr	r2, [pc, #72]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d015      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034d4:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034e2:	490a      	ldr	r1, [pc, #40]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034f2:	d105      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003500:	7cbb      	ldrb	r3, [r7, #18]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40021000 	.word	0x40021000

08003510 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e042      	b.n	80035a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003528:	2b00      	cmp	r3, #0
 800352a:	d106      	bne.n	800353a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f83b 	bl	80035b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2224      	movs	r2, #36	@ 0x24
 800353e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fafe 	bl	8003b5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f82f 	bl	80035c4 <UART_SetConfig>
 8003566:	4603      	mov	r3, r0
 8003568:	2b01      	cmp	r3, #1
 800356a:	d101      	bne.n	8003570 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e01b      	b.n	80035a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800357e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800358e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fb7d 	bl	8003ca0 <UART_CheckIdleState>
 80035a6:	4603      	mov	r3, r0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c8:	b08c      	sub	sp, #48	@ 0x30
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	431a      	orrs	r2, r3
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	4bab      	ldr	r3, [pc, #684]	@ (80038a0 <UART_SetConfig+0x2dc>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035fc:	430b      	orrs	r3, r1
 80035fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4aa0      	ldr	r2, [pc, #640]	@ (80038a4 <UART_SetConfig+0x2e0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800362c:	4313      	orrs	r3, r2
 800362e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800363a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003644:	430b      	orrs	r3, r1
 8003646:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364e:	f023 010f 	bic.w	r1, r3, #15
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a91      	ldr	r2, [pc, #580]	@ (80038a8 <UART_SetConfig+0x2e4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d125      	bne.n	80036b4 <UART_SetConfig+0xf0>
 8003668:	4b90      	ldr	r3, [pc, #576]	@ (80038ac <UART_SetConfig+0x2e8>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366e:	f003 0303 	and.w	r3, r3, #3
 8003672:	2b03      	cmp	r3, #3
 8003674:	d81a      	bhi.n	80036ac <UART_SetConfig+0xe8>
 8003676:	a201      	add	r2, pc, #4	@ (adr r2, 800367c <UART_SetConfig+0xb8>)
 8003678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367c:	0800368d 	.word	0x0800368d
 8003680:	0800369d 	.word	0x0800369d
 8003684:	08003695 	.word	0x08003695
 8003688:	080036a5 	.word	0x080036a5
 800368c:	2301      	movs	r3, #1
 800368e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003692:	e0d6      	b.n	8003842 <UART_SetConfig+0x27e>
 8003694:	2302      	movs	r3, #2
 8003696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800369a:	e0d2      	b.n	8003842 <UART_SetConfig+0x27e>
 800369c:	2304      	movs	r3, #4
 800369e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036a2:	e0ce      	b.n	8003842 <UART_SetConfig+0x27e>
 80036a4:	2308      	movs	r3, #8
 80036a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036aa:	e0ca      	b.n	8003842 <UART_SetConfig+0x27e>
 80036ac:	2310      	movs	r3, #16
 80036ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036b2:	e0c6      	b.n	8003842 <UART_SetConfig+0x27e>
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a7d      	ldr	r2, [pc, #500]	@ (80038b0 <UART_SetConfig+0x2ec>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d138      	bne.n	8003730 <UART_SetConfig+0x16c>
 80036be:	4b7b      	ldr	r3, [pc, #492]	@ (80038ac <UART_SetConfig+0x2e8>)
 80036c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c4:	f003 030c 	and.w	r3, r3, #12
 80036c8:	2b0c      	cmp	r3, #12
 80036ca:	d82d      	bhi.n	8003728 <UART_SetConfig+0x164>
 80036cc:	a201      	add	r2, pc, #4	@ (adr r2, 80036d4 <UART_SetConfig+0x110>)
 80036ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036d2:	bf00      	nop
 80036d4:	08003709 	.word	0x08003709
 80036d8:	08003729 	.word	0x08003729
 80036dc:	08003729 	.word	0x08003729
 80036e0:	08003729 	.word	0x08003729
 80036e4:	08003719 	.word	0x08003719
 80036e8:	08003729 	.word	0x08003729
 80036ec:	08003729 	.word	0x08003729
 80036f0:	08003729 	.word	0x08003729
 80036f4:	08003711 	.word	0x08003711
 80036f8:	08003729 	.word	0x08003729
 80036fc:	08003729 	.word	0x08003729
 8003700:	08003729 	.word	0x08003729
 8003704:	08003721 	.word	0x08003721
 8003708:	2300      	movs	r3, #0
 800370a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800370e:	e098      	b.n	8003842 <UART_SetConfig+0x27e>
 8003710:	2302      	movs	r3, #2
 8003712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003716:	e094      	b.n	8003842 <UART_SetConfig+0x27e>
 8003718:	2304      	movs	r3, #4
 800371a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800371e:	e090      	b.n	8003842 <UART_SetConfig+0x27e>
 8003720:	2308      	movs	r3, #8
 8003722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003726:	e08c      	b.n	8003842 <UART_SetConfig+0x27e>
 8003728:	2310      	movs	r3, #16
 800372a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800372e:	e088      	b.n	8003842 <UART_SetConfig+0x27e>
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a5f      	ldr	r2, [pc, #380]	@ (80038b4 <UART_SetConfig+0x2f0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d125      	bne.n	8003786 <UART_SetConfig+0x1c2>
 800373a:	4b5c      	ldr	r3, [pc, #368]	@ (80038ac <UART_SetConfig+0x2e8>)
 800373c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003740:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003744:	2b30      	cmp	r3, #48	@ 0x30
 8003746:	d016      	beq.n	8003776 <UART_SetConfig+0x1b2>
 8003748:	2b30      	cmp	r3, #48	@ 0x30
 800374a:	d818      	bhi.n	800377e <UART_SetConfig+0x1ba>
 800374c:	2b20      	cmp	r3, #32
 800374e:	d00a      	beq.n	8003766 <UART_SetConfig+0x1a2>
 8003750:	2b20      	cmp	r3, #32
 8003752:	d814      	bhi.n	800377e <UART_SetConfig+0x1ba>
 8003754:	2b00      	cmp	r3, #0
 8003756:	d002      	beq.n	800375e <UART_SetConfig+0x19a>
 8003758:	2b10      	cmp	r3, #16
 800375a:	d008      	beq.n	800376e <UART_SetConfig+0x1aa>
 800375c:	e00f      	b.n	800377e <UART_SetConfig+0x1ba>
 800375e:	2300      	movs	r3, #0
 8003760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003764:	e06d      	b.n	8003842 <UART_SetConfig+0x27e>
 8003766:	2302      	movs	r3, #2
 8003768:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800376c:	e069      	b.n	8003842 <UART_SetConfig+0x27e>
 800376e:	2304      	movs	r3, #4
 8003770:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003774:	e065      	b.n	8003842 <UART_SetConfig+0x27e>
 8003776:	2308      	movs	r3, #8
 8003778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800377c:	e061      	b.n	8003842 <UART_SetConfig+0x27e>
 800377e:	2310      	movs	r3, #16
 8003780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003784:	e05d      	b.n	8003842 <UART_SetConfig+0x27e>
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a4b      	ldr	r2, [pc, #300]	@ (80038b8 <UART_SetConfig+0x2f4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d125      	bne.n	80037dc <UART_SetConfig+0x218>
 8003790:	4b46      	ldr	r3, [pc, #280]	@ (80038ac <UART_SetConfig+0x2e8>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003796:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800379a:	2bc0      	cmp	r3, #192	@ 0xc0
 800379c:	d016      	beq.n	80037cc <UART_SetConfig+0x208>
 800379e:	2bc0      	cmp	r3, #192	@ 0xc0
 80037a0:	d818      	bhi.n	80037d4 <UART_SetConfig+0x210>
 80037a2:	2b80      	cmp	r3, #128	@ 0x80
 80037a4:	d00a      	beq.n	80037bc <UART_SetConfig+0x1f8>
 80037a6:	2b80      	cmp	r3, #128	@ 0x80
 80037a8:	d814      	bhi.n	80037d4 <UART_SetConfig+0x210>
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <UART_SetConfig+0x1f0>
 80037ae:	2b40      	cmp	r3, #64	@ 0x40
 80037b0:	d008      	beq.n	80037c4 <UART_SetConfig+0x200>
 80037b2:	e00f      	b.n	80037d4 <UART_SetConfig+0x210>
 80037b4:	2300      	movs	r3, #0
 80037b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ba:	e042      	b.n	8003842 <UART_SetConfig+0x27e>
 80037bc:	2302      	movs	r3, #2
 80037be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037c2:	e03e      	b.n	8003842 <UART_SetConfig+0x27e>
 80037c4:	2304      	movs	r3, #4
 80037c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ca:	e03a      	b.n	8003842 <UART_SetConfig+0x27e>
 80037cc:	2308      	movs	r3, #8
 80037ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037d2:	e036      	b.n	8003842 <UART_SetConfig+0x27e>
 80037d4:	2310      	movs	r3, #16
 80037d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037da:	e032      	b.n	8003842 <UART_SetConfig+0x27e>
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a30      	ldr	r2, [pc, #192]	@ (80038a4 <UART_SetConfig+0x2e0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d12a      	bne.n	800383c <UART_SetConfig+0x278>
 80037e6:	4b31      	ldr	r3, [pc, #196]	@ (80038ac <UART_SetConfig+0x2e8>)
 80037e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80037f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037f4:	d01a      	beq.n	800382c <UART_SetConfig+0x268>
 80037f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037fa:	d81b      	bhi.n	8003834 <UART_SetConfig+0x270>
 80037fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003800:	d00c      	beq.n	800381c <UART_SetConfig+0x258>
 8003802:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003806:	d815      	bhi.n	8003834 <UART_SetConfig+0x270>
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <UART_SetConfig+0x250>
 800380c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003810:	d008      	beq.n	8003824 <UART_SetConfig+0x260>
 8003812:	e00f      	b.n	8003834 <UART_SetConfig+0x270>
 8003814:	2300      	movs	r3, #0
 8003816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800381a:	e012      	b.n	8003842 <UART_SetConfig+0x27e>
 800381c:	2302      	movs	r3, #2
 800381e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003822:	e00e      	b.n	8003842 <UART_SetConfig+0x27e>
 8003824:	2304      	movs	r3, #4
 8003826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800382a:	e00a      	b.n	8003842 <UART_SetConfig+0x27e>
 800382c:	2308      	movs	r3, #8
 800382e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003832:	e006      	b.n	8003842 <UART_SetConfig+0x27e>
 8003834:	2310      	movs	r3, #16
 8003836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800383a:	e002      	b.n	8003842 <UART_SetConfig+0x27e>
 800383c:	2310      	movs	r3, #16
 800383e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a17      	ldr	r2, [pc, #92]	@ (80038a4 <UART_SetConfig+0x2e0>)
 8003848:	4293      	cmp	r3, r2
 800384a:	f040 80a8 	bne.w	800399e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800384e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003852:	2b08      	cmp	r3, #8
 8003854:	d834      	bhi.n	80038c0 <UART_SetConfig+0x2fc>
 8003856:	a201      	add	r2, pc, #4	@ (adr r2, 800385c <UART_SetConfig+0x298>)
 8003858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385c:	08003881 	.word	0x08003881
 8003860:	080038c1 	.word	0x080038c1
 8003864:	08003889 	.word	0x08003889
 8003868:	080038c1 	.word	0x080038c1
 800386c:	0800388f 	.word	0x0800388f
 8003870:	080038c1 	.word	0x080038c1
 8003874:	080038c1 	.word	0x080038c1
 8003878:	080038c1 	.word	0x080038c1
 800387c:	08003897 	.word	0x08003897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003880:	f7ff fbe4 	bl	800304c <HAL_RCC_GetPCLK1Freq>
 8003884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003886:	e021      	b.n	80038cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003888:	4b0c      	ldr	r3, [pc, #48]	@ (80038bc <UART_SetConfig+0x2f8>)
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800388c:	e01e      	b.n	80038cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800388e:	f7ff fb6f 	bl	8002f70 <HAL_RCC_GetSysClockFreq>
 8003892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003894:	e01a      	b.n	80038cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800389c:	e016      	b.n	80038cc <UART_SetConfig+0x308>
 800389e:	bf00      	nop
 80038a0:	cfff69f3 	.word	0xcfff69f3
 80038a4:	40008000 	.word	0x40008000
 80038a8:	40013800 	.word	0x40013800
 80038ac:	40021000 	.word	0x40021000
 80038b0:	40004400 	.word	0x40004400
 80038b4:	40004800 	.word	0x40004800
 80038b8:	40004c00 	.word	0x40004c00
 80038bc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80038ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 812a 	beq.w	8003b28 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d8:	4a9e      	ldr	r2, [pc, #632]	@ (8003b54 <UART_SetConfig+0x590>)
 80038da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038de:	461a      	mov	r2, r3
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	4413      	add	r3, r2
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d305      	bcc.n	8003904 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	429a      	cmp	r2, r3
 8003902:	d903      	bls.n	800390c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800390a:	e10d      	b.n	8003b28 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800390c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390e:	2200      	movs	r2, #0
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	60fa      	str	r2, [r7, #12]
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	4a8e      	ldr	r2, [pc, #568]	@ (8003b54 <UART_SetConfig+0x590>)
 800391a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800391e:	b29b      	uxth	r3, r3
 8003920:	2200      	movs	r2, #0
 8003922:	603b      	str	r3, [r7, #0]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	e9d7 2300 	ldrd	r2, r3, [r7]
 800392a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800392e:	f7fc fcc7 	bl	80002c0 <__aeabi_uldivmod>
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	4610      	mov	r0, r2
 8003938:	4619      	mov	r1, r3
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	020b      	lsls	r3, r1, #8
 8003944:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003948:	0202      	lsls	r2, r0, #8
 800394a:	6979      	ldr	r1, [r7, #20]
 800394c:	6849      	ldr	r1, [r1, #4]
 800394e:	0849      	lsrs	r1, r1, #1
 8003950:	2000      	movs	r0, #0
 8003952:	460c      	mov	r4, r1
 8003954:	4605      	mov	r5, r0
 8003956:	eb12 0804 	adds.w	r8, r2, r4
 800395a:	eb43 0905 	adc.w	r9, r3, r5
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	469a      	mov	sl, r3
 8003966:	4693      	mov	fp, r2
 8003968:	4652      	mov	r2, sl
 800396a:	465b      	mov	r3, fp
 800396c:	4640      	mov	r0, r8
 800396e:	4649      	mov	r1, r9
 8003970:	f7fc fca6 	bl	80002c0 <__aeabi_uldivmod>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4613      	mov	r3, r2
 800397a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003982:	d308      	bcc.n	8003996 <UART_SetConfig+0x3d2>
 8003984:	6a3b      	ldr	r3, [r7, #32]
 8003986:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800398a:	d204      	bcs.n	8003996 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6a3a      	ldr	r2, [r7, #32]
 8003992:	60da      	str	r2, [r3, #12]
 8003994:	e0c8      	b.n	8003b28 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800399c:	e0c4      	b.n	8003b28 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039a6:	d167      	bne.n	8003a78 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80039a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d828      	bhi.n	8003a02 <UART_SetConfig+0x43e>
 80039b0:	a201      	add	r2, pc, #4	@ (adr r2, 80039b8 <UART_SetConfig+0x3f4>)
 80039b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b6:	bf00      	nop
 80039b8:	080039dd 	.word	0x080039dd
 80039bc:	080039e5 	.word	0x080039e5
 80039c0:	080039ed 	.word	0x080039ed
 80039c4:	08003a03 	.word	0x08003a03
 80039c8:	080039f3 	.word	0x080039f3
 80039cc:	08003a03 	.word	0x08003a03
 80039d0:	08003a03 	.word	0x08003a03
 80039d4:	08003a03 	.word	0x08003a03
 80039d8:	080039fb 	.word	0x080039fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039dc:	f7ff fb36 	bl	800304c <HAL_RCC_GetPCLK1Freq>
 80039e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039e2:	e014      	b.n	8003a0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039e4:	f7ff fb48 	bl	8003078 <HAL_RCC_GetPCLK2Freq>
 80039e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039ea:	e010      	b.n	8003a0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039ec:	4b5a      	ldr	r3, [pc, #360]	@ (8003b58 <UART_SetConfig+0x594>)
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80039f0:	e00d      	b.n	8003a0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039f2:	f7ff fabd 	bl	8002f70 <HAL_RCC_GetSysClockFreq>
 80039f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039f8:	e009      	b.n	8003a0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a00:	e005      	b.n	8003a0e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003a0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8089 	beq.w	8003b28 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8003b54 <UART_SetConfig+0x590>)
 8003a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a20:	461a      	mov	r2, r3
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a28:	005a      	lsls	r2, r3, #1
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	085b      	lsrs	r3, r3, #1
 8003a30:	441a      	add	r2, r3
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	2b0f      	cmp	r3, #15
 8003a40:	d916      	bls.n	8003a70 <UART_SetConfig+0x4ac>
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a48:	d212      	bcs.n	8003a70 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a4a:	6a3b      	ldr	r3, [r7, #32]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	f023 030f 	bic.w	r3, r3, #15
 8003a52:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	085b      	lsrs	r3, r3, #1
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	8bfb      	ldrh	r3, [r7, #30]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	8bfa      	ldrh	r2, [r7, #30]
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	e05b      	b.n	8003b28 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a76:	e057      	b.n	8003b28 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a7c:	2b08      	cmp	r3, #8
 8003a7e:	d828      	bhi.n	8003ad2 <UART_SetConfig+0x50e>
 8003a80:	a201      	add	r2, pc, #4	@ (adr r2, 8003a88 <UART_SetConfig+0x4c4>)
 8003a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a86:	bf00      	nop
 8003a88:	08003aad 	.word	0x08003aad
 8003a8c:	08003ab5 	.word	0x08003ab5
 8003a90:	08003abd 	.word	0x08003abd
 8003a94:	08003ad3 	.word	0x08003ad3
 8003a98:	08003ac3 	.word	0x08003ac3
 8003a9c:	08003ad3 	.word	0x08003ad3
 8003aa0:	08003ad3 	.word	0x08003ad3
 8003aa4:	08003ad3 	.word	0x08003ad3
 8003aa8:	08003acb 	.word	0x08003acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aac:	f7ff face 	bl	800304c <HAL_RCC_GetPCLK1Freq>
 8003ab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ab2:	e014      	b.n	8003ade <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ab4:	f7ff fae0 	bl	8003078 <HAL_RCC_GetPCLK2Freq>
 8003ab8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003aba:	e010      	b.n	8003ade <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003abc:	4b26      	ldr	r3, [pc, #152]	@ (8003b58 <UART_SetConfig+0x594>)
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ac0:	e00d      	b.n	8003ade <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ac2:	f7ff fa55 	bl	8002f70 <HAL_RCC_GetSysClockFreq>
 8003ac6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ac8:	e009      	b.n	8003ade <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ace:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ad0:	e005      	b.n	8003ade <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003adc:	bf00      	nop
    }

    if (pclk != 0U)
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d021      	beq.n	8003b28 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <UART_SetConfig+0x590>)
 8003aea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003aee:	461a      	mov	r2, r3
 8003af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af2:	fbb3 f2f2 	udiv	r2, r3, r2
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	085b      	lsrs	r3, r3, #1
 8003afc:	441a      	add	r2, r3
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	2b0f      	cmp	r3, #15
 8003b0c:	d909      	bls.n	8003b22 <UART_SetConfig+0x55e>
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b14:	d205      	bcs.n	8003b22 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60da      	str	r2, [r3, #12]
 8003b20:	e002      	b.n	8003b28 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2200      	movs	r2, #0
 8003b42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003b44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3730      	adds	r7, #48	@ 0x30
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b52:	bf00      	nop
 8003b54:	08004fb4 	.word	0x08004fb4
 8003b58:	00f42400 	.word	0x00f42400

08003b5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00a      	beq.n	8003b86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00a      	beq.n	8003ba8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	f003 0310 	and.w	r3, r3, #16
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00a      	beq.n	8003c0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c12:	f003 0320 	and.w	r3, r3, #32
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d01a      	beq.n	8003c72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c5a:	d10a      	bne.n	8003c72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	605a      	str	r2, [r3, #4]
  }
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b098      	sub	sp, #96	@ 0x60
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cb0:	f7fd fa98 	bl	80011e4 <HAL_GetTick>
 8003cb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0308 	and.w	r3, r3, #8
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d12f      	bne.n	8003d24 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f88e 	bl	8003df4 <UART_WaitOnFlagUntilTimeout>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d022      	beq.n	8003d24 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce6:	e853 3f00 	ldrex	r3, [r3]
 8003cea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cfe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d04:	e841 2300 	strex	r3, r2, [r1]
 8003d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1e6      	bne.n	8003cde <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2220      	movs	r2, #32
 8003d14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e063      	b.n	8003dec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d149      	bne.n	8003dc6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f857 	bl	8003df4 <UART_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d03c      	beq.n	8003dc6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	e853 3f00 	ldrex	r3, [r3]
 8003d58:	623b      	str	r3, [r7, #32]
   return(result);
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	461a      	mov	r2, r3
 8003d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d72:	e841 2300 	strex	r3, r2, [r1]
 8003d76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1e6      	bne.n	8003d4c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	3308      	adds	r3, #8
 8003d84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	e853 3f00 	ldrex	r3, [r3]
 8003d8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f023 0301 	bic.w	r3, r3, #1
 8003d94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3308      	adds	r3, #8
 8003d9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d9e:	61fa      	str	r2, [r7, #28]
 8003da0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da2:	69b9      	ldr	r1, [r7, #24]
 8003da4:	69fa      	ldr	r2, [r7, #28]
 8003da6:	e841 2300 	strex	r3, r2, [r1]
 8003daa:	617b      	str	r3, [r7, #20]
   return(result);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1e5      	bne.n	8003d7e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e012      	b.n	8003dec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3758      	adds	r7, #88	@ 0x58
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	4613      	mov	r3, r2
 8003e02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e04:	e04f      	b.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e0c:	d04b      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0e:	f7fd f9e9 	bl	80011e4 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d302      	bcc.n	8003e24 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e04e      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0304 	and.w	r3, r3, #4
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d037      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2b80      	cmp	r3, #128	@ 0x80
 8003e3a:	d034      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b40      	cmp	r3, #64	@ 0x40
 8003e40:	d031      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d110      	bne.n	8003e72 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2208      	movs	r2, #8
 8003e56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 f838 	bl	8003ece <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2208      	movs	r2, #8
 8003e62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e029      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	69db      	ldr	r3, [r3, #28]
 8003e78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e80:	d111      	bne.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f81e 	bl	8003ece <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e00f      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	69da      	ldr	r2, [r3, #28]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	bf0c      	ite	eq
 8003eb6:	2301      	moveq	r3, #1
 8003eb8:	2300      	movne	r3, #0
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d0a0      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b095      	sub	sp, #84	@ 0x54
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ede:	e853 3f00 	ldrex	r3, [r3]
 8003ee2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ef4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ef6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003efa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003efc:	e841 2300 	strex	r3, r2, [r1]
 8003f00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e6      	bne.n	8003ed6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	3308      	adds	r3, #8
 8003f0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	e853 3f00 	ldrex	r3, [r3]
 8003f16:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	f023 0301 	bic.w	r3, r3, #1
 8003f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3308      	adds	r3, #8
 8003f2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f34:	e841 2300 	strex	r3, r2, [r1]
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1e3      	bne.n	8003f08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d118      	bne.n	8003f7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	e853 3f00 	ldrex	r3, [r3]
 8003f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	f023 0310 	bic.w	r3, r3, #16
 8003f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f66:	61bb      	str	r3, [r7, #24]
 8003f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6a:	6979      	ldr	r1, [r7, #20]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	e841 2300 	strex	r3, r2, [r1]
 8003f72:	613b      	str	r3, [r7, #16]
   return(result);
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1e6      	bne.n	8003f48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003f8e:	bf00      	nop
 8003f90:	3754      	adds	r7, #84	@ 0x54
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <std>:
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	b510      	push	{r4, lr}
 8003fa0:	4604      	mov	r4, r0
 8003fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8003fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003faa:	6083      	str	r3, [r0, #8]
 8003fac:	8181      	strh	r1, [r0, #12]
 8003fae:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fb0:	81c2      	strh	r2, [r0, #14]
 8003fb2:	6183      	str	r3, [r0, #24]
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	2208      	movs	r2, #8
 8003fb8:	305c      	adds	r0, #92	@ 0x5c
 8003fba:	f000 f929 	bl	8004210 <memset>
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff4 <std+0x58>)
 8003fc0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff8 <std+0x5c>)
 8003fc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <std+0x60>)
 8003fc8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003fca:	4b0d      	ldr	r3, [pc, #52]	@ (8004000 <std+0x64>)
 8003fcc:	6323      	str	r3, [r4, #48]	@ 0x30
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <std+0x68>)
 8003fd0:	6224      	str	r4, [r4, #32]
 8003fd2:	429c      	cmp	r4, r3
 8003fd4:	d006      	beq.n	8003fe4 <std+0x48>
 8003fd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003fda:	4294      	cmp	r4, r2
 8003fdc:	d002      	beq.n	8003fe4 <std+0x48>
 8003fde:	33d0      	adds	r3, #208	@ 0xd0
 8003fe0:	429c      	cmp	r4, r3
 8003fe2:	d105      	bne.n	8003ff0 <std+0x54>
 8003fe4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fec:	f000 b942 	b.w	8004274 <__retarget_lock_init_recursive>
 8003ff0:	bd10      	pop	{r4, pc}
 8003ff2:	bf00      	nop
 8003ff4:	08004ac9 	.word	0x08004ac9
 8003ff8:	08004aeb 	.word	0x08004aeb
 8003ffc:	08004b23 	.word	0x08004b23
 8004000:	08004b47 	.word	0x08004b47
 8004004:	20000324 	.word	0x20000324

08004008 <stdio_exit_handler>:
 8004008:	4a02      	ldr	r2, [pc, #8]	@ (8004014 <stdio_exit_handler+0xc>)
 800400a:	4903      	ldr	r1, [pc, #12]	@ (8004018 <stdio_exit_handler+0x10>)
 800400c:	4803      	ldr	r0, [pc, #12]	@ (800401c <stdio_exit_handler+0x14>)
 800400e:	f000 b869 	b.w	80040e4 <_fwalk_sglue>
 8004012:	bf00      	nop
 8004014:	20000028 	.word	0x20000028
 8004018:	08004a61 	.word	0x08004a61
 800401c:	20000038 	.word	0x20000038

08004020 <cleanup_stdio>:
 8004020:	6841      	ldr	r1, [r0, #4]
 8004022:	4b0c      	ldr	r3, [pc, #48]	@ (8004054 <cleanup_stdio+0x34>)
 8004024:	4299      	cmp	r1, r3
 8004026:	b510      	push	{r4, lr}
 8004028:	4604      	mov	r4, r0
 800402a:	d001      	beq.n	8004030 <cleanup_stdio+0x10>
 800402c:	f000 fd18 	bl	8004a60 <_fflush_r>
 8004030:	68a1      	ldr	r1, [r4, #8]
 8004032:	4b09      	ldr	r3, [pc, #36]	@ (8004058 <cleanup_stdio+0x38>)
 8004034:	4299      	cmp	r1, r3
 8004036:	d002      	beq.n	800403e <cleanup_stdio+0x1e>
 8004038:	4620      	mov	r0, r4
 800403a:	f000 fd11 	bl	8004a60 <_fflush_r>
 800403e:	68e1      	ldr	r1, [r4, #12]
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <cleanup_stdio+0x3c>)
 8004042:	4299      	cmp	r1, r3
 8004044:	d004      	beq.n	8004050 <cleanup_stdio+0x30>
 8004046:	4620      	mov	r0, r4
 8004048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800404c:	f000 bd08 	b.w	8004a60 <_fflush_r>
 8004050:	bd10      	pop	{r4, pc}
 8004052:	bf00      	nop
 8004054:	20000324 	.word	0x20000324
 8004058:	2000038c 	.word	0x2000038c
 800405c:	200003f4 	.word	0x200003f4

08004060 <global_stdio_init.part.0>:
 8004060:	b510      	push	{r4, lr}
 8004062:	4b0b      	ldr	r3, [pc, #44]	@ (8004090 <global_stdio_init.part.0+0x30>)
 8004064:	4c0b      	ldr	r4, [pc, #44]	@ (8004094 <global_stdio_init.part.0+0x34>)
 8004066:	4a0c      	ldr	r2, [pc, #48]	@ (8004098 <global_stdio_init.part.0+0x38>)
 8004068:	601a      	str	r2, [r3, #0]
 800406a:	4620      	mov	r0, r4
 800406c:	2200      	movs	r2, #0
 800406e:	2104      	movs	r1, #4
 8004070:	f7ff ff94 	bl	8003f9c <std>
 8004074:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004078:	2201      	movs	r2, #1
 800407a:	2109      	movs	r1, #9
 800407c:	f7ff ff8e 	bl	8003f9c <std>
 8004080:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004084:	2202      	movs	r2, #2
 8004086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800408a:	2112      	movs	r1, #18
 800408c:	f7ff bf86 	b.w	8003f9c <std>
 8004090:	2000045c 	.word	0x2000045c
 8004094:	20000324 	.word	0x20000324
 8004098:	08004009 	.word	0x08004009

0800409c <__sfp_lock_acquire>:
 800409c:	4801      	ldr	r0, [pc, #4]	@ (80040a4 <__sfp_lock_acquire+0x8>)
 800409e:	f000 b8ea 	b.w	8004276 <__retarget_lock_acquire_recursive>
 80040a2:	bf00      	nop
 80040a4:	20000461 	.word	0x20000461

080040a8 <__sfp_lock_release>:
 80040a8:	4801      	ldr	r0, [pc, #4]	@ (80040b0 <__sfp_lock_release+0x8>)
 80040aa:	f000 b8e5 	b.w	8004278 <__retarget_lock_release_recursive>
 80040ae:	bf00      	nop
 80040b0:	20000461 	.word	0x20000461

080040b4 <__sinit>:
 80040b4:	b510      	push	{r4, lr}
 80040b6:	4604      	mov	r4, r0
 80040b8:	f7ff fff0 	bl	800409c <__sfp_lock_acquire>
 80040bc:	6a23      	ldr	r3, [r4, #32]
 80040be:	b11b      	cbz	r3, 80040c8 <__sinit+0x14>
 80040c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040c4:	f7ff bff0 	b.w	80040a8 <__sfp_lock_release>
 80040c8:	4b04      	ldr	r3, [pc, #16]	@ (80040dc <__sinit+0x28>)
 80040ca:	6223      	str	r3, [r4, #32]
 80040cc:	4b04      	ldr	r3, [pc, #16]	@ (80040e0 <__sinit+0x2c>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1f5      	bne.n	80040c0 <__sinit+0xc>
 80040d4:	f7ff ffc4 	bl	8004060 <global_stdio_init.part.0>
 80040d8:	e7f2      	b.n	80040c0 <__sinit+0xc>
 80040da:	bf00      	nop
 80040dc:	08004021 	.word	0x08004021
 80040e0:	2000045c 	.word	0x2000045c

080040e4 <_fwalk_sglue>:
 80040e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040e8:	4607      	mov	r7, r0
 80040ea:	4688      	mov	r8, r1
 80040ec:	4614      	mov	r4, r2
 80040ee:	2600      	movs	r6, #0
 80040f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040f4:	f1b9 0901 	subs.w	r9, r9, #1
 80040f8:	d505      	bpl.n	8004106 <_fwalk_sglue+0x22>
 80040fa:	6824      	ldr	r4, [r4, #0]
 80040fc:	2c00      	cmp	r4, #0
 80040fe:	d1f7      	bne.n	80040f0 <_fwalk_sglue+0xc>
 8004100:	4630      	mov	r0, r6
 8004102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004106:	89ab      	ldrh	r3, [r5, #12]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d907      	bls.n	800411c <_fwalk_sglue+0x38>
 800410c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004110:	3301      	adds	r3, #1
 8004112:	d003      	beq.n	800411c <_fwalk_sglue+0x38>
 8004114:	4629      	mov	r1, r5
 8004116:	4638      	mov	r0, r7
 8004118:	47c0      	blx	r8
 800411a:	4306      	orrs	r6, r0
 800411c:	3568      	adds	r5, #104	@ 0x68
 800411e:	e7e9      	b.n	80040f4 <_fwalk_sglue+0x10>

08004120 <iprintf>:
 8004120:	b40f      	push	{r0, r1, r2, r3}
 8004122:	b507      	push	{r0, r1, r2, lr}
 8004124:	4906      	ldr	r1, [pc, #24]	@ (8004140 <iprintf+0x20>)
 8004126:	ab04      	add	r3, sp, #16
 8004128:	6808      	ldr	r0, [r1, #0]
 800412a:	f853 2b04 	ldr.w	r2, [r3], #4
 800412e:	6881      	ldr	r1, [r0, #8]
 8004130:	9301      	str	r3, [sp, #4]
 8004132:	f000 f8cb 	bl	80042cc <_vfiprintf_r>
 8004136:	b003      	add	sp, #12
 8004138:	f85d eb04 	ldr.w	lr, [sp], #4
 800413c:	b004      	add	sp, #16
 800413e:	4770      	bx	lr
 8004140:	20000034 	.word	0x20000034

08004144 <putchar>:
 8004144:	4b02      	ldr	r3, [pc, #8]	@ (8004150 <putchar+0xc>)
 8004146:	4601      	mov	r1, r0
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	6882      	ldr	r2, [r0, #8]
 800414c:	f000 bdf6 	b.w	8004d3c <_putc_r>
 8004150:	20000034 	.word	0x20000034

08004154 <_puts_r>:
 8004154:	6a03      	ldr	r3, [r0, #32]
 8004156:	b570      	push	{r4, r5, r6, lr}
 8004158:	6884      	ldr	r4, [r0, #8]
 800415a:	4605      	mov	r5, r0
 800415c:	460e      	mov	r6, r1
 800415e:	b90b      	cbnz	r3, 8004164 <_puts_r+0x10>
 8004160:	f7ff ffa8 	bl	80040b4 <__sinit>
 8004164:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004166:	07db      	lsls	r3, r3, #31
 8004168:	d405      	bmi.n	8004176 <_puts_r+0x22>
 800416a:	89a3      	ldrh	r3, [r4, #12]
 800416c:	0598      	lsls	r0, r3, #22
 800416e:	d402      	bmi.n	8004176 <_puts_r+0x22>
 8004170:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004172:	f000 f880 	bl	8004276 <__retarget_lock_acquire_recursive>
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	0719      	lsls	r1, r3, #28
 800417a:	d502      	bpl.n	8004182 <_puts_r+0x2e>
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d135      	bne.n	80041ee <_puts_r+0x9a>
 8004182:	4621      	mov	r1, r4
 8004184:	4628      	mov	r0, r5
 8004186:	f000 fd21 	bl	8004bcc <__swsetup_r>
 800418a:	b380      	cbz	r0, 80041ee <_puts_r+0x9a>
 800418c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004190:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004192:	07da      	lsls	r2, r3, #31
 8004194:	d405      	bmi.n	80041a2 <_puts_r+0x4e>
 8004196:	89a3      	ldrh	r3, [r4, #12]
 8004198:	059b      	lsls	r3, r3, #22
 800419a:	d402      	bmi.n	80041a2 <_puts_r+0x4e>
 800419c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800419e:	f000 f86b 	bl	8004278 <__retarget_lock_release_recursive>
 80041a2:	4628      	mov	r0, r5
 80041a4:	bd70      	pop	{r4, r5, r6, pc}
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	da04      	bge.n	80041b4 <_puts_r+0x60>
 80041aa:	69a2      	ldr	r2, [r4, #24]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	dc17      	bgt.n	80041e0 <_puts_r+0x8c>
 80041b0:	290a      	cmp	r1, #10
 80041b2:	d015      	beq.n	80041e0 <_puts_r+0x8c>
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	6022      	str	r2, [r4, #0]
 80041ba:	7019      	strb	r1, [r3, #0]
 80041bc:	68a3      	ldr	r3, [r4, #8]
 80041be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041c2:	3b01      	subs	r3, #1
 80041c4:	60a3      	str	r3, [r4, #8]
 80041c6:	2900      	cmp	r1, #0
 80041c8:	d1ed      	bne.n	80041a6 <_puts_r+0x52>
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	da11      	bge.n	80041f2 <_puts_r+0x9e>
 80041ce:	4622      	mov	r2, r4
 80041d0:	210a      	movs	r1, #10
 80041d2:	4628      	mov	r0, r5
 80041d4:	f000 fcbb 	bl	8004b4e <__swbuf_r>
 80041d8:	3001      	adds	r0, #1
 80041da:	d0d7      	beq.n	800418c <_puts_r+0x38>
 80041dc:	250a      	movs	r5, #10
 80041de:	e7d7      	b.n	8004190 <_puts_r+0x3c>
 80041e0:	4622      	mov	r2, r4
 80041e2:	4628      	mov	r0, r5
 80041e4:	f000 fcb3 	bl	8004b4e <__swbuf_r>
 80041e8:	3001      	adds	r0, #1
 80041ea:	d1e7      	bne.n	80041bc <_puts_r+0x68>
 80041ec:	e7ce      	b.n	800418c <_puts_r+0x38>
 80041ee:	3e01      	subs	r6, #1
 80041f0:	e7e4      	b.n	80041bc <_puts_r+0x68>
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	6022      	str	r2, [r4, #0]
 80041f8:	220a      	movs	r2, #10
 80041fa:	701a      	strb	r2, [r3, #0]
 80041fc:	e7ee      	b.n	80041dc <_puts_r+0x88>
	...

08004200 <puts>:
 8004200:	4b02      	ldr	r3, [pc, #8]	@ (800420c <puts+0xc>)
 8004202:	4601      	mov	r1, r0
 8004204:	6818      	ldr	r0, [r3, #0]
 8004206:	f7ff bfa5 	b.w	8004154 <_puts_r>
 800420a:	bf00      	nop
 800420c:	20000034 	.word	0x20000034

08004210 <memset>:
 8004210:	4402      	add	r2, r0
 8004212:	4603      	mov	r3, r0
 8004214:	4293      	cmp	r3, r2
 8004216:	d100      	bne.n	800421a <memset+0xa>
 8004218:	4770      	bx	lr
 800421a:	f803 1b01 	strb.w	r1, [r3], #1
 800421e:	e7f9      	b.n	8004214 <memset+0x4>

08004220 <__errno>:
 8004220:	4b01      	ldr	r3, [pc, #4]	@ (8004228 <__errno+0x8>)
 8004222:	6818      	ldr	r0, [r3, #0]
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	20000034 	.word	0x20000034

0800422c <__libc_init_array>:
 800422c:	b570      	push	{r4, r5, r6, lr}
 800422e:	4d0d      	ldr	r5, [pc, #52]	@ (8004264 <__libc_init_array+0x38>)
 8004230:	4c0d      	ldr	r4, [pc, #52]	@ (8004268 <__libc_init_array+0x3c>)
 8004232:	1b64      	subs	r4, r4, r5
 8004234:	10a4      	asrs	r4, r4, #2
 8004236:	2600      	movs	r6, #0
 8004238:	42a6      	cmp	r6, r4
 800423a:	d109      	bne.n	8004250 <__libc_init_array+0x24>
 800423c:	4d0b      	ldr	r5, [pc, #44]	@ (800426c <__libc_init_array+0x40>)
 800423e:	4c0c      	ldr	r4, [pc, #48]	@ (8004270 <__libc_init_array+0x44>)
 8004240:	f000 fe72 	bl	8004f28 <_init>
 8004244:	1b64      	subs	r4, r4, r5
 8004246:	10a4      	asrs	r4, r4, #2
 8004248:	2600      	movs	r6, #0
 800424a:	42a6      	cmp	r6, r4
 800424c:	d105      	bne.n	800425a <__libc_init_array+0x2e>
 800424e:	bd70      	pop	{r4, r5, r6, pc}
 8004250:	f855 3b04 	ldr.w	r3, [r5], #4
 8004254:	4798      	blx	r3
 8004256:	3601      	adds	r6, #1
 8004258:	e7ee      	b.n	8004238 <__libc_init_array+0xc>
 800425a:	f855 3b04 	ldr.w	r3, [r5], #4
 800425e:	4798      	blx	r3
 8004260:	3601      	adds	r6, #1
 8004262:	e7f2      	b.n	800424a <__libc_init_array+0x1e>
 8004264:	08005008 	.word	0x08005008
 8004268:	08005008 	.word	0x08005008
 800426c:	08005008 	.word	0x08005008
 8004270:	0800500c 	.word	0x0800500c

08004274 <__retarget_lock_init_recursive>:
 8004274:	4770      	bx	lr

08004276 <__retarget_lock_acquire_recursive>:
 8004276:	4770      	bx	lr

08004278 <__retarget_lock_release_recursive>:
 8004278:	4770      	bx	lr

0800427a <__sfputc_r>:
 800427a:	6893      	ldr	r3, [r2, #8]
 800427c:	3b01      	subs	r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	b410      	push	{r4}
 8004282:	6093      	str	r3, [r2, #8]
 8004284:	da08      	bge.n	8004298 <__sfputc_r+0x1e>
 8004286:	6994      	ldr	r4, [r2, #24]
 8004288:	42a3      	cmp	r3, r4
 800428a:	db01      	blt.n	8004290 <__sfputc_r+0x16>
 800428c:	290a      	cmp	r1, #10
 800428e:	d103      	bne.n	8004298 <__sfputc_r+0x1e>
 8004290:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004294:	f000 bc5b 	b.w	8004b4e <__swbuf_r>
 8004298:	6813      	ldr	r3, [r2, #0]
 800429a:	1c58      	adds	r0, r3, #1
 800429c:	6010      	str	r0, [r2, #0]
 800429e:	7019      	strb	r1, [r3, #0]
 80042a0:	4608      	mov	r0, r1
 80042a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <__sfputs_r>:
 80042a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042aa:	4606      	mov	r6, r0
 80042ac:	460f      	mov	r7, r1
 80042ae:	4614      	mov	r4, r2
 80042b0:	18d5      	adds	r5, r2, r3
 80042b2:	42ac      	cmp	r4, r5
 80042b4:	d101      	bne.n	80042ba <__sfputs_r+0x12>
 80042b6:	2000      	movs	r0, #0
 80042b8:	e007      	b.n	80042ca <__sfputs_r+0x22>
 80042ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042be:	463a      	mov	r2, r7
 80042c0:	4630      	mov	r0, r6
 80042c2:	f7ff ffda 	bl	800427a <__sfputc_r>
 80042c6:	1c43      	adds	r3, r0, #1
 80042c8:	d1f3      	bne.n	80042b2 <__sfputs_r+0xa>
 80042ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042cc <_vfiprintf_r>:
 80042cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d0:	460d      	mov	r5, r1
 80042d2:	b09d      	sub	sp, #116	@ 0x74
 80042d4:	4614      	mov	r4, r2
 80042d6:	4698      	mov	r8, r3
 80042d8:	4606      	mov	r6, r0
 80042da:	b118      	cbz	r0, 80042e4 <_vfiprintf_r+0x18>
 80042dc:	6a03      	ldr	r3, [r0, #32]
 80042de:	b90b      	cbnz	r3, 80042e4 <_vfiprintf_r+0x18>
 80042e0:	f7ff fee8 	bl	80040b4 <__sinit>
 80042e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042e6:	07d9      	lsls	r1, r3, #31
 80042e8:	d405      	bmi.n	80042f6 <_vfiprintf_r+0x2a>
 80042ea:	89ab      	ldrh	r3, [r5, #12]
 80042ec:	059a      	lsls	r2, r3, #22
 80042ee:	d402      	bmi.n	80042f6 <_vfiprintf_r+0x2a>
 80042f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042f2:	f7ff ffc0 	bl	8004276 <__retarget_lock_acquire_recursive>
 80042f6:	89ab      	ldrh	r3, [r5, #12]
 80042f8:	071b      	lsls	r3, r3, #28
 80042fa:	d501      	bpl.n	8004300 <_vfiprintf_r+0x34>
 80042fc:	692b      	ldr	r3, [r5, #16]
 80042fe:	b99b      	cbnz	r3, 8004328 <_vfiprintf_r+0x5c>
 8004300:	4629      	mov	r1, r5
 8004302:	4630      	mov	r0, r6
 8004304:	f000 fc62 	bl	8004bcc <__swsetup_r>
 8004308:	b170      	cbz	r0, 8004328 <_vfiprintf_r+0x5c>
 800430a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800430c:	07dc      	lsls	r4, r3, #31
 800430e:	d504      	bpl.n	800431a <_vfiprintf_r+0x4e>
 8004310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004314:	b01d      	add	sp, #116	@ 0x74
 8004316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431a:	89ab      	ldrh	r3, [r5, #12]
 800431c:	0598      	lsls	r0, r3, #22
 800431e:	d4f7      	bmi.n	8004310 <_vfiprintf_r+0x44>
 8004320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004322:	f7ff ffa9 	bl	8004278 <__retarget_lock_release_recursive>
 8004326:	e7f3      	b.n	8004310 <_vfiprintf_r+0x44>
 8004328:	2300      	movs	r3, #0
 800432a:	9309      	str	r3, [sp, #36]	@ 0x24
 800432c:	2320      	movs	r3, #32
 800432e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004332:	f8cd 800c 	str.w	r8, [sp, #12]
 8004336:	2330      	movs	r3, #48	@ 0x30
 8004338:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80044e8 <_vfiprintf_r+0x21c>
 800433c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004340:	f04f 0901 	mov.w	r9, #1
 8004344:	4623      	mov	r3, r4
 8004346:	469a      	mov	sl, r3
 8004348:	f813 2b01 	ldrb.w	r2, [r3], #1
 800434c:	b10a      	cbz	r2, 8004352 <_vfiprintf_r+0x86>
 800434e:	2a25      	cmp	r2, #37	@ 0x25
 8004350:	d1f9      	bne.n	8004346 <_vfiprintf_r+0x7a>
 8004352:	ebba 0b04 	subs.w	fp, sl, r4
 8004356:	d00b      	beq.n	8004370 <_vfiprintf_r+0xa4>
 8004358:	465b      	mov	r3, fp
 800435a:	4622      	mov	r2, r4
 800435c:	4629      	mov	r1, r5
 800435e:	4630      	mov	r0, r6
 8004360:	f7ff ffa2 	bl	80042a8 <__sfputs_r>
 8004364:	3001      	adds	r0, #1
 8004366:	f000 80a7 	beq.w	80044b8 <_vfiprintf_r+0x1ec>
 800436a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800436c:	445a      	add	r2, fp
 800436e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004370:	f89a 3000 	ldrb.w	r3, [sl]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 809f 	beq.w	80044b8 <_vfiprintf_r+0x1ec>
 800437a:	2300      	movs	r3, #0
 800437c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004380:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004384:	f10a 0a01 	add.w	sl, sl, #1
 8004388:	9304      	str	r3, [sp, #16]
 800438a:	9307      	str	r3, [sp, #28]
 800438c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004390:	931a      	str	r3, [sp, #104]	@ 0x68
 8004392:	4654      	mov	r4, sl
 8004394:	2205      	movs	r2, #5
 8004396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800439a:	4853      	ldr	r0, [pc, #332]	@ (80044e8 <_vfiprintf_r+0x21c>)
 800439c:	f7fb ff40 	bl	8000220 <memchr>
 80043a0:	9a04      	ldr	r2, [sp, #16]
 80043a2:	b9d8      	cbnz	r0, 80043dc <_vfiprintf_r+0x110>
 80043a4:	06d1      	lsls	r1, r2, #27
 80043a6:	bf44      	itt	mi
 80043a8:	2320      	movmi	r3, #32
 80043aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043ae:	0713      	lsls	r3, r2, #28
 80043b0:	bf44      	itt	mi
 80043b2:	232b      	movmi	r3, #43	@ 0x2b
 80043b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043b8:	f89a 3000 	ldrb.w	r3, [sl]
 80043bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80043be:	d015      	beq.n	80043ec <_vfiprintf_r+0x120>
 80043c0:	9a07      	ldr	r2, [sp, #28]
 80043c2:	4654      	mov	r4, sl
 80043c4:	2000      	movs	r0, #0
 80043c6:	f04f 0c0a 	mov.w	ip, #10
 80043ca:	4621      	mov	r1, r4
 80043cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043d0:	3b30      	subs	r3, #48	@ 0x30
 80043d2:	2b09      	cmp	r3, #9
 80043d4:	d94b      	bls.n	800446e <_vfiprintf_r+0x1a2>
 80043d6:	b1b0      	cbz	r0, 8004406 <_vfiprintf_r+0x13a>
 80043d8:	9207      	str	r2, [sp, #28]
 80043da:	e014      	b.n	8004406 <_vfiprintf_r+0x13a>
 80043dc:	eba0 0308 	sub.w	r3, r0, r8
 80043e0:	fa09 f303 	lsl.w	r3, r9, r3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	9304      	str	r3, [sp, #16]
 80043e8:	46a2      	mov	sl, r4
 80043ea:	e7d2      	b.n	8004392 <_vfiprintf_r+0xc6>
 80043ec:	9b03      	ldr	r3, [sp, #12]
 80043ee:	1d19      	adds	r1, r3, #4
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	9103      	str	r1, [sp, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bfbb      	ittet	lt
 80043f8:	425b      	neglt	r3, r3
 80043fa:	f042 0202 	orrlt.w	r2, r2, #2
 80043fe:	9307      	strge	r3, [sp, #28]
 8004400:	9307      	strlt	r3, [sp, #28]
 8004402:	bfb8      	it	lt
 8004404:	9204      	strlt	r2, [sp, #16]
 8004406:	7823      	ldrb	r3, [r4, #0]
 8004408:	2b2e      	cmp	r3, #46	@ 0x2e
 800440a:	d10a      	bne.n	8004422 <_vfiprintf_r+0x156>
 800440c:	7863      	ldrb	r3, [r4, #1]
 800440e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004410:	d132      	bne.n	8004478 <_vfiprintf_r+0x1ac>
 8004412:	9b03      	ldr	r3, [sp, #12]
 8004414:	1d1a      	adds	r2, r3, #4
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	9203      	str	r2, [sp, #12]
 800441a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800441e:	3402      	adds	r4, #2
 8004420:	9305      	str	r3, [sp, #20]
 8004422:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80044f8 <_vfiprintf_r+0x22c>
 8004426:	7821      	ldrb	r1, [r4, #0]
 8004428:	2203      	movs	r2, #3
 800442a:	4650      	mov	r0, sl
 800442c:	f7fb fef8 	bl	8000220 <memchr>
 8004430:	b138      	cbz	r0, 8004442 <_vfiprintf_r+0x176>
 8004432:	9b04      	ldr	r3, [sp, #16]
 8004434:	eba0 000a 	sub.w	r0, r0, sl
 8004438:	2240      	movs	r2, #64	@ 0x40
 800443a:	4082      	lsls	r2, r0
 800443c:	4313      	orrs	r3, r2
 800443e:	3401      	adds	r4, #1
 8004440:	9304      	str	r3, [sp, #16]
 8004442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004446:	4829      	ldr	r0, [pc, #164]	@ (80044ec <_vfiprintf_r+0x220>)
 8004448:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800444c:	2206      	movs	r2, #6
 800444e:	f7fb fee7 	bl	8000220 <memchr>
 8004452:	2800      	cmp	r0, #0
 8004454:	d03f      	beq.n	80044d6 <_vfiprintf_r+0x20a>
 8004456:	4b26      	ldr	r3, [pc, #152]	@ (80044f0 <_vfiprintf_r+0x224>)
 8004458:	bb1b      	cbnz	r3, 80044a2 <_vfiprintf_r+0x1d6>
 800445a:	9b03      	ldr	r3, [sp, #12]
 800445c:	3307      	adds	r3, #7
 800445e:	f023 0307 	bic.w	r3, r3, #7
 8004462:	3308      	adds	r3, #8
 8004464:	9303      	str	r3, [sp, #12]
 8004466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004468:	443b      	add	r3, r7
 800446a:	9309      	str	r3, [sp, #36]	@ 0x24
 800446c:	e76a      	b.n	8004344 <_vfiprintf_r+0x78>
 800446e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004472:	460c      	mov	r4, r1
 8004474:	2001      	movs	r0, #1
 8004476:	e7a8      	b.n	80043ca <_vfiprintf_r+0xfe>
 8004478:	2300      	movs	r3, #0
 800447a:	3401      	adds	r4, #1
 800447c:	9305      	str	r3, [sp, #20]
 800447e:	4619      	mov	r1, r3
 8004480:	f04f 0c0a 	mov.w	ip, #10
 8004484:	4620      	mov	r0, r4
 8004486:	f810 2b01 	ldrb.w	r2, [r0], #1
 800448a:	3a30      	subs	r2, #48	@ 0x30
 800448c:	2a09      	cmp	r2, #9
 800448e:	d903      	bls.n	8004498 <_vfiprintf_r+0x1cc>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0c6      	beq.n	8004422 <_vfiprintf_r+0x156>
 8004494:	9105      	str	r1, [sp, #20]
 8004496:	e7c4      	b.n	8004422 <_vfiprintf_r+0x156>
 8004498:	fb0c 2101 	mla	r1, ip, r1, r2
 800449c:	4604      	mov	r4, r0
 800449e:	2301      	movs	r3, #1
 80044a0:	e7f0      	b.n	8004484 <_vfiprintf_r+0x1b8>
 80044a2:	ab03      	add	r3, sp, #12
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	462a      	mov	r2, r5
 80044a8:	4b12      	ldr	r3, [pc, #72]	@ (80044f4 <_vfiprintf_r+0x228>)
 80044aa:	a904      	add	r1, sp, #16
 80044ac:	4630      	mov	r0, r6
 80044ae:	f3af 8000 	nop.w
 80044b2:	4607      	mov	r7, r0
 80044b4:	1c78      	adds	r0, r7, #1
 80044b6:	d1d6      	bne.n	8004466 <_vfiprintf_r+0x19a>
 80044b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044ba:	07d9      	lsls	r1, r3, #31
 80044bc:	d405      	bmi.n	80044ca <_vfiprintf_r+0x1fe>
 80044be:	89ab      	ldrh	r3, [r5, #12]
 80044c0:	059a      	lsls	r2, r3, #22
 80044c2:	d402      	bmi.n	80044ca <_vfiprintf_r+0x1fe>
 80044c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044c6:	f7ff fed7 	bl	8004278 <__retarget_lock_release_recursive>
 80044ca:	89ab      	ldrh	r3, [r5, #12]
 80044cc:	065b      	lsls	r3, r3, #25
 80044ce:	f53f af1f 	bmi.w	8004310 <_vfiprintf_r+0x44>
 80044d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044d4:	e71e      	b.n	8004314 <_vfiprintf_r+0x48>
 80044d6:	ab03      	add	r3, sp, #12
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	462a      	mov	r2, r5
 80044dc:	4b05      	ldr	r3, [pc, #20]	@ (80044f4 <_vfiprintf_r+0x228>)
 80044de:	a904      	add	r1, sp, #16
 80044e0:	4630      	mov	r0, r6
 80044e2:	f000 f91b 	bl	800471c <_printf_i>
 80044e6:	e7e4      	b.n	80044b2 <_vfiprintf_r+0x1e6>
 80044e8:	08004fcc 	.word	0x08004fcc
 80044ec:	08004fd6 	.word	0x08004fd6
 80044f0:	00000000 	.word	0x00000000
 80044f4:	080042a9 	.word	0x080042a9
 80044f8:	08004fd2 	.word	0x08004fd2

080044fc <sbrk_aligned>:
 80044fc:	b570      	push	{r4, r5, r6, lr}
 80044fe:	4e0f      	ldr	r6, [pc, #60]	@ (800453c <sbrk_aligned+0x40>)
 8004500:	460c      	mov	r4, r1
 8004502:	6831      	ldr	r1, [r6, #0]
 8004504:	4605      	mov	r5, r0
 8004506:	b911      	cbnz	r1, 800450e <sbrk_aligned+0x12>
 8004508:	f000 fc80 	bl	8004e0c <_sbrk_r>
 800450c:	6030      	str	r0, [r6, #0]
 800450e:	4621      	mov	r1, r4
 8004510:	4628      	mov	r0, r5
 8004512:	f000 fc7b 	bl	8004e0c <_sbrk_r>
 8004516:	1c43      	adds	r3, r0, #1
 8004518:	d103      	bne.n	8004522 <sbrk_aligned+0x26>
 800451a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800451e:	4620      	mov	r0, r4
 8004520:	bd70      	pop	{r4, r5, r6, pc}
 8004522:	1cc4      	adds	r4, r0, #3
 8004524:	f024 0403 	bic.w	r4, r4, #3
 8004528:	42a0      	cmp	r0, r4
 800452a:	d0f8      	beq.n	800451e <sbrk_aligned+0x22>
 800452c:	1a21      	subs	r1, r4, r0
 800452e:	4628      	mov	r0, r5
 8004530:	f000 fc6c 	bl	8004e0c <_sbrk_r>
 8004534:	3001      	adds	r0, #1
 8004536:	d1f2      	bne.n	800451e <sbrk_aligned+0x22>
 8004538:	e7ef      	b.n	800451a <sbrk_aligned+0x1e>
 800453a:	bf00      	nop
 800453c:	20000464 	.word	0x20000464

08004540 <_malloc_r>:
 8004540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004544:	1ccd      	adds	r5, r1, #3
 8004546:	f025 0503 	bic.w	r5, r5, #3
 800454a:	3508      	adds	r5, #8
 800454c:	2d0c      	cmp	r5, #12
 800454e:	bf38      	it	cc
 8004550:	250c      	movcc	r5, #12
 8004552:	2d00      	cmp	r5, #0
 8004554:	4606      	mov	r6, r0
 8004556:	db01      	blt.n	800455c <_malloc_r+0x1c>
 8004558:	42a9      	cmp	r1, r5
 800455a:	d904      	bls.n	8004566 <_malloc_r+0x26>
 800455c:	230c      	movs	r3, #12
 800455e:	6033      	str	r3, [r6, #0]
 8004560:	2000      	movs	r0, #0
 8004562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800463c <_malloc_r+0xfc>
 800456a:	f000 faa1 	bl	8004ab0 <__malloc_lock>
 800456e:	f8d8 3000 	ldr.w	r3, [r8]
 8004572:	461c      	mov	r4, r3
 8004574:	bb44      	cbnz	r4, 80045c8 <_malloc_r+0x88>
 8004576:	4629      	mov	r1, r5
 8004578:	4630      	mov	r0, r6
 800457a:	f7ff ffbf 	bl	80044fc <sbrk_aligned>
 800457e:	1c43      	adds	r3, r0, #1
 8004580:	4604      	mov	r4, r0
 8004582:	d158      	bne.n	8004636 <_malloc_r+0xf6>
 8004584:	f8d8 4000 	ldr.w	r4, [r8]
 8004588:	4627      	mov	r7, r4
 800458a:	2f00      	cmp	r7, #0
 800458c:	d143      	bne.n	8004616 <_malloc_r+0xd6>
 800458e:	2c00      	cmp	r4, #0
 8004590:	d04b      	beq.n	800462a <_malloc_r+0xea>
 8004592:	6823      	ldr	r3, [r4, #0]
 8004594:	4639      	mov	r1, r7
 8004596:	4630      	mov	r0, r6
 8004598:	eb04 0903 	add.w	r9, r4, r3
 800459c:	f000 fc36 	bl	8004e0c <_sbrk_r>
 80045a0:	4581      	cmp	r9, r0
 80045a2:	d142      	bne.n	800462a <_malloc_r+0xea>
 80045a4:	6821      	ldr	r1, [r4, #0]
 80045a6:	1a6d      	subs	r5, r5, r1
 80045a8:	4629      	mov	r1, r5
 80045aa:	4630      	mov	r0, r6
 80045ac:	f7ff ffa6 	bl	80044fc <sbrk_aligned>
 80045b0:	3001      	adds	r0, #1
 80045b2:	d03a      	beq.n	800462a <_malloc_r+0xea>
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	442b      	add	r3, r5
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	f8d8 3000 	ldr.w	r3, [r8]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	bb62      	cbnz	r2, 800461c <_malloc_r+0xdc>
 80045c2:	f8c8 7000 	str.w	r7, [r8]
 80045c6:	e00f      	b.n	80045e8 <_malloc_r+0xa8>
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	1b52      	subs	r2, r2, r5
 80045cc:	d420      	bmi.n	8004610 <_malloc_r+0xd0>
 80045ce:	2a0b      	cmp	r2, #11
 80045d0:	d917      	bls.n	8004602 <_malloc_r+0xc2>
 80045d2:	1961      	adds	r1, r4, r5
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	6025      	str	r5, [r4, #0]
 80045d8:	bf18      	it	ne
 80045da:	6059      	strne	r1, [r3, #4]
 80045dc:	6863      	ldr	r3, [r4, #4]
 80045de:	bf08      	it	eq
 80045e0:	f8c8 1000 	streq.w	r1, [r8]
 80045e4:	5162      	str	r2, [r4, r5]
 80045e6:	604b      	str	r3, [r1, #4]
 80045e8:	4630      	mov	r0, r6
 80045ea:	f000 fa67 	bl	8004abc <__malloc_unlock>
 80045ee:	f104 000b 	add.w	r0, r4, #11
 80045f2:	1d23      	adds	r3, r4, #4
 80045f4:	f020 0007 	bic.w	r0, r0, #7
 80045f8:	1ac2      	subs	r2, r0, r3
 80045fa:	bf1c      	itt	ne
 80045fc:	1a1b      	subne	r3, r3, r0
 80045fe:	50a3      	strne	r3, [r4, r2]
 8004600:	e7af      	b.n	8004562 <_malloc_r+0x22>
 8004602:	6862      	ldr	r2, [r4, #4]
 8004604:	42a3      	cmp	r3, r4
 8004606:	bf0c      	ite	eq
 8004608:	f8c8 2000 	streq.w	r2, [r8]
 800460c:	605a      	strne	r2, [r3, #4]
 800460e:	e7eb      	b.n	80045e8 <_malloc_r+0xa8>
 8004610:	4623      	mov	r3, r4
 8004612:	6864      	ldr	r4, [r4, #4]
 8004614:	e7ae      	b.n	8004574 <_malloc_r+0x34>
 8004616:	463c      	mov	r4, r7
 8004618:	687f      	ldr	r7, [r7, #4]
 800461a:	e7b6      	b.n	800458a <_malloc_r+0x4a>
 800461c:	461a      	mov	r2, r3
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	42a3      	cmp	r3, r4
 8004622:	d1fb      	bne.n	800461c <_malloc_r+0xdc>
 8004624:	2300      	movs	r3, #0
 8004626:	6053      	str	r3, [r2, #4]
 8004628:	e7de      	b.n	80045e8 <_malloc_r+0xa8>
 800462a:	230c      	movs	r3, #12
 800462c:	6033      	str	r3, [r6, #0]
 800462e:	4630      	mov	r0, r6
 8004630:	f000 fa44 	bl	8004abc <__malloc_unlock>
 8004634:	e794      	b.n	8004560 <_malloc_r+0x20>
 8004636:	6005      	str	r5, [r0, #0]
 8004638:	e7d6      	b.n	80045e8 <_malloc_r+0xa8>
 800463a:	bf00      	nop
 800463c:	20000468 	.word	0x20000468

08004640 <_printf_common>:
 8004640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004644:	4616      	mov	r6, r2
 8004646:	4698      	mov	r8, r3
 8004648:	688a      	ldr	r2, [r1, #8]
 800464a:	690b      	ldr	r3, [r1, #16]
 800464c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004650:	4293      	cmp	r3, r2
 8004652:	bfb8      	it	lt
 8004654:	4613      	movlt	r3, r2
 8004656:	6033      	str	r3, [r6, #0]
 8004658:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800465c:	4607      	mov	r7, r0
 800465e:	460c      	mov	r4, r1
 8004660:	b10a      	cbz	r2, 8004666 <_printf_common+0x26>
 8004662:	3301      	adds	r3, #1
 8004664:	6033      	str	r3, [r6, #0]
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	0699      	lsls	r1, r3, #26
 800466a:	bf42      	ittt	mi
 800466c:	6833      	ldrmi	r3, [r6, #0]
 800466e:	3302      	addmi	r3, #2
 8004670:	6033      	strmi	r3, [r6, #0]
 8004672:	6825      	ldr	r5, [r4, #0]
 8004674:	f015 0506 	ands.w	r5, r5, #6
 8004678:	d106      	bne.n	8004688 <_printf_common+0x48>
 800467a:	f104 0a19 	add.w	sl, r4, #25
 800467e:	68e3      	ldr	r3, [r4, #12]
 8004680:	6832      	ldr	r2, [r6, #0]
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	42ab      	cmp	r3, r5
 8004686:	dc26      	bgt.n	80046d6 <_printf_common+0x96>
 8004688:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800468c:	6822      	ldr	r2, [r4, #0]
 800468e:	3b00      	subs	r3, #0
 8004690:	bf18      	it	ne
 8004692:	2301      	movne	r3, #1
 8004694:	0692      	lsls	r2, r2, #26
 8004696:	d42b      	bmi.n	80046f0 <_printf_common+0xb0>
 8004698:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800469c:	4641      	mov	r1, r8
 800469e:	4638      	mov	r0, r7
 80046a0:	47c8      	blx	r9
 80046a2:	3001      	adds	r0, #1
 80046a4:	d01e      	beq.n	80046e4 <_printf_common+0xa4>
 80046a6:	6823      	ldr	r3, [r4, #0]
 80046a8:	6922      	ldr	r2, [r4, #16]
 80046aa:	f003 0306 	and.w	r3, r3, #6
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	bf02      	ittt	eq
 80046b2:	68e5      	ldreq	r5, [r4, #12]
 80046b4:	6833      	ldreq	r3, [r6, #0]
 80046b6:	1aed      	subeq	r5, r5, r3
 80046b8:	68a3      	ldr	r3, [r4, #8]
 80046ba:	bf0c      	ite	eq
 80046bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046c0:	2500      	movne	r5, #0
 80046c2:	4293      	cmp	r3, r2
 80046c4:	bfc4      	itt	gt
 80046c6:	1a9b      	subgt	r3, r3, r2
 80046c8:	18ed      	addgt	r5, r5, r3
 80046ca:	2600      	movs	r6, #0
 80046cc:	341a      	adds	r4, #26
 80046ce:	42b5      	cmp	r5, r6
 80046d0:	d11a      	bne.n	8004708 <_printf_common+0xc8>
 80046d2:	2000      	movs	r0, #0
 80046d4:	e008      	b.n	80046e8 <_printf_common+0xa8>
 80046d6:	2301      	movs	r3, #1
 80046d8:	4652      	mov	r2, sl
 80046da:	4641      	mov	r1, r8
 80046dc:	4638      	mov	r0, r7
 80046de:	47c8      	blx	r9
 80046e0:	3001      	adds	r0, #1
 80046e2:	d103      	bne.n	80046ec <_printf_common+0xac>
 80046e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ec:	3501      	adds	r5, #1
 80046ee:	e7c6      	b.n	800467e <_printf_common+0x3e>
 80046f0:	18e1      	adds	r1, r4, r3
 80046f2:	1c5a      	adds	r2, r3, #1
 80046f4:	2030      	movs	r0, #48	@ 0x30
 80046f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046fa:	4422      	add	r2, r4
 80046fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004700:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004704:	3302      	adds	r3, #2
 8004706:	e7c7      	b.n	8004698 <_printf_common+0x58>
 8004708:	2301      	movs	r3, #1
 800470a:	4622      	mov	r2, r4
 800470c:	4641      	mov	r1, r8
 800470e:	4638      	mov	r0, r7
 8004710:	47c8      	blx	r9
 8004712:	3001      	adds	r0, #1
 8004714:	d0e6      	beq.n	80046e4 <_printf_common+0xa4>
 8004716:	3601      	adds	r6, #1
 8004718:	e7d9      	b.n	80046ce <_printf_common+0x8e>
	...

0800471c <_printf_i>:
 800471c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004720:	7e0f      	ldrb	r7, [r1, #24]
 8004722:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004724:	2f78      	cmp	r7, #120	@ 0x78
 8004726:	4691      	mov	r9, r2
 8004728:	4680      	mov	r8, r0
 800472a:	460c      	mov	r4, r1
 800472c:	469a      	mov	sl, r3
 800472e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004732:	d807      	bhi.n	8004744 <_printf_i+0x28>
 8004734:	2f62      	cmp	r7, #98	@ 0x62
 8004736:	d80a      	bhi.n	800474e <_printf_i+0x32>
 8004738:	2f00      	cmp	r7, #0
 800473a:	f000 80d1 	beq.w	80048e0 <_printf_i+0x1c4>
 800473e:	2f58      	cmp	r7, #88	@ 0x58
 8004740:	f000 80b8 	beq.w	80048b4 <_printf_i+0x198>
 8004744:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004748:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800474c:	e03a      	b.n	80047c4 <_printf_i+0xa8>
 800474e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004752:	2b15      	cmp	r3, #21
 8004754:	d8f6      	bhi.n	8004744 <_printf_i+0x28>
 8004756:	a101      	add	r1, pc, #4	@ (adr r1, 800475c <_printf_i+0x40>)
 8004758:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800475c:	080047b5 	.word	0x080047b5
 8004760:	080047c9 	.word	0x080047c9
 8004764:	08004745 	.word	0x08004745
 8004768:	08004745 	.word	0x08004745
 800476c:	08004745 	.word	0x08004745
 8004770:	08004745 	.word	0x08004745
 8004774:	080047c9 	.word	0x080047c9
 8004778:	08004745 	.word	0x08004745
 800477c:	08004745 	.word	0x08004745
 8004780:	08004745 	.word	0x08004745
 8004784:	08004745 	.word	0x08004745
 8004788:	080048c7 	.word	0x080048c7
 800478c:	080047f3 	.word	0x080047f3
 8004790:	08004881 	.word	0x08004881
 8004794:	08004745 	.word	0x08004745
 8004798:	08004745 	.word	0x08004745
 800479c:	080048e9 	.word	0x080048e9
 80047a0:	08004745 	.word	0x08004745
 80047a4:	080047f3 	.word	0x080047f3
 80047a8:	08004745 	.word	0x08004745
 80047ac:	08004745 	.word	0x08004745
 80047b0:	08004889 	.word	0x08004889
 80047b4:	6833      	ldr	r3, [r6, #0]
 80047b6:	1d1a      	adds	r2, r3, #4
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6032      	str	r2, [r6, #0]
 80047bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047c4:	2301      	movs	r3, #1
 80047c6:	e09c      	b.n	8004902 <_printf_i+0x1e6>
 80047c8:	6833      	ldr	r3, [r6, #0]
 80047ca:	6820      	ldr	r0, [r4, #0]
 80047cc:	1d19      	adds	r1, r3, #4
 80047ce:	6031      	str	r1, [r6, #0]
 80047d0:	0606      	lsls	r6, r0, #24
 80047d2:	d501      	bpl.n	80047d8 <_printf_i+0xbc>
 80047d4:	681d      	ldr	r5, [r3, #0]
 80047d6:	e003      	b.n	80047e0 <_printf_i+0xc4>
 80047d8:	0645      	lsls	r5, r0, #25
 80047da:	d5fb      	bpl.n	80047d4 <_printf_i+0xb8>
 80047dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047e0:	2d00      	cmp	r5, #0
 80047e2:	da03      	bge.n	80047ec <_printf_i+0xd0>
 80047e4:	232d      	movs	r3, #45	@ 0x2d
 80047e6:	426d      	negs	r5, r5
 80047e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047ec:	4858      	ldr	r0, [pc, #352]	@ (8004950 <_printf_i+0x234>)
 80047ee:	230a      	movs	r3, #10
 80047f0:	e011      	b.n	8004816 <_printf_i+0xfa>
 80047f2:	6821      	ldr	r1, [r4, #0]
 80047f4:	6833      	ldr	r3, [r6, #0]
 80047f6:	0608      	lsls	r0, r1, #24
 80047f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80047fc:	d402      	bmi.n	8004804 <_printf_i+0xe8>
 80047fe:	0649      	lsls	r1, r1, #25
 8004800:	bf48      	it	mi
 8004802:	b2ad      	uxthmi	r5, r5
 8004804:	2f6f      	cmp	r7, #111	@ 0x6f
 8004806:	4852      	ldr	r0, [pc, #328]	@ (8004950 <_printf_i+0x234>)
 8004808:	6033      	str	r3, [r6, #0]
 800480a:	bf14      	ite	ne
 800480c:	230a      	movne	r3, #10
 800480e:	2308      	moveq	r3, #8
 8004810:	2100      	movs	r1, #0
 8004812:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004816:	6866      	ldr	r6, [r4, #4]
 8004818:	60a6      	str	r6, [r4, #8]
 800481a:	2e00      	cmp	r6, #0
 800481c:	db05      	blt.n	800482a <_printf_i+0x10e>
 800481e:	6821      	ldr	r1, [r4, #0]
 8004820:	432e      	orrs	r6, r5
 8004822:	f021 0104 	bic.w	r1, r1, #4
 8004826:	6021      	str	r1, [r4, #0]
 8004828:	d04b      	beq.n	80048c2 <_printf_i+0x1a6>
 800482a:	4616      	mov	r6, r2
 800482c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004830:	fb03 5711 	mls	r7, r3, r1, r5
 8004834:	5dc7      	ldrb	r7, [r0, r7]
 8004836:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800483a:	462f      	mov	r7, r5
 800483c:	42bb      	cmp	r3, r7
 800483e:	460d      	mov	r5, r1
 8004840:	d9f4      	bls.n	800482c <_printf_i+0x110>
 8004842:	2b08      	cmp	r3, #8
 8004844:	d10b      	bne.n	800485e <_printf_i+0x142>
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	07df      	lsls	r7, r3, #31
 800484a:	d508      	bpl.n	800485e <_printf_i+0x142>
 800484c:	6923      	ldr	r3, [r4, #16]
 800484e:	6861      	ldr	r1, [r4, #4]
 8004850:	4299      	cmp	r1, r3
 8004852:	bfde      	ittt	le
 8004854:	2330      	movle	r3, #48	@ 0x30
 8004856:	f806 3c01 	strble.w	r3, [r6, #-1]
 800485a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800485e:	1b92      	subs	r2, r2, r6
 8004860:	6122      	str	r2, [r4, #16]
 8004862:	f8cd a000 	str.w	sl, [sp]
 8004866:	464b      	mov	r3, r9
 8004868:	aa03      	add	r2, sp, #12
 800486a:	4621      	mov	r1, r4
 800486c:	4640      	mov	r0, r8
 800486e:	f7ff fee7 	bl	8004640 <_printf_common>
 8004872:	3001      	adds	r0, #1
 8004874:	d14a      	bne.n	800490c <_printf_i+0x1f0>
 8004876:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800487a:	b004      	add	sp, #16
 800487c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	f043 0320 	orr.w	r3, r3, #32
 8004886:	6023      	str	r3, [r4, #0]
 8004888:	4832      	ldr	r0, [pc, #200]	@ (8004954 <_printf_i+0x238>)
 800488a:	2778      	movs	r7, #120	@ 0x78
 800488c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	6831      	ldr	r1, [r6, #0]
 8004894:	061f      	lsls	r7, r3, #24
 8004896:	f851 5b04 	ldr.w	r5, [r1], #4
 800489a:	d402      	bmi.n	80048a2 <_printf_i+0x186>
 800489c:	065f      	lsls	r7, r3, #25
 800489e:	bf48      	it	mi
 80048a0:	b2ad      	uxthmi	r5, r5
 80048a2:	6031      	str	r1, [r6, #0]
 80048a4:	07d9      	lsls	r1, r3, #31
 80048a6:	bf44      	itt	mi
 80048a8:	f043 0320 	orrmi.w	r3, r3, #32
 80048ac:	6023      	strmi	r3, [r4, #0]
 80048ae:	b11d      	cbz	r5, 80048b8 <_printf_i+0x19c>
 80048b0:	2310      	movs	r3, #16
 80048b2:	e7ad      	b.n	8004810 <_printf_i+0xf4>
 80048b4:	4826      	ldr	r0, [pc, #152]	@ (8004950 <_printf_i+0x234>)
 80048b6:	e7e9      	b.n	800488c <_printf_i+0x170>
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	f023 0320 	bic.w	r3, r3, #32
 80048be:	6023      	str	r3, [r4, #0]
 80048c0:	e7f6      	b.n	80048b0 <_printf_i+0x194>
 80048c2:	4616      	mov	r6, r2
 80048c4:	e7bd      	b.n	8004842 <_printf_i+0x126>
 80048c6:	6833      	ldr	r3, [r6, #0]
 80048c8:	6825      	ldr	r5, [r4, #0]
 80048ca:	6961      	ldr	r1, [r4, #20]
 80048cc:	1d18      	adds	r0, r3, #4
 80048ce:	6030      	str	r0, [r6, #0]
 80048d0:	062e      	lsls	r6, r5, #24
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	d501      	bpl.n	80048da <_printf_i+0x1be>
 80048d6:	6019      	str	r1, [r3, #0]
 80048d8:	e002      	b.n	80048e0 <_printf_i+0x1c4>
 80048da:	0668      	lsls	r0, r5, #25
 80048dc:	d5fb      	bpl.n	80048d6 <_printf_i+0x1ba>
 80048de:	8019      	strh	r1, [r3, #0]
 80048e0:	2300      	movs	r3, #0
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	4616      	mov	r6, r2
 80048e6:	e7bc      	b.n	8004862 <_printf_i+0x146>
 80048e8:	6833      	ldr	r3, [r6, #0]
 80048ea:	1d1a      	adds	r2, r3, #4
 80048ec:	6032      	str	r2, [r6, #0]
 80048ee:	681e      	ldr	r6, [r3, #0]
 80048f0:	6862      	ldr	r2, [r4, #4]
 80048f2:	2100      	movs	r1, #0
 80048f4:	4630      	mov	r0, r6
 80048f6:	f7fb fc93 	bl	8000220 <memchr>
 80048fa:	b108      	cbz	r0, 8004900 <_printf_i+0x1e4>
 80048fc:	1b80      	subs	r0, r0, r6
 80048fe:	6060      	str	r0, [r4, #4]
 8004900:	6863      	ldr	r3, [r4, #4]
 8004902:	6123      	str	r3, [r4, #16]
 8004904:	2300      	movs	r3, #0
 8004906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800490a:	e7aa      	b.n	8004862 <_printf_i+0x146>
 800490c:	6923      	ldr	r3, [r4, #16]
 800490e:	4632      	mov	r2, r6
 8004910:	4649      	mov	r1, r9
 8004912:	4640      	mov	r0, r8
 8004914:	47d0      	blx	sl
 8004916:	3001      	adds	r0, #1
 8004918:	d0ad      	beq.n	8004876 <_printf_i+0x15a>
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	079b      	lsls	r3, r3, #30
 800491e:	d413      	bmi.n	8004948 <_printf_i+0x22c>
 8004920:	68e0      	ldr	r0, [r4, #12]
 8004922:	9b03      	ldr	r3, [sp, #12]
 8004924:	4298      	cmp	r0, r3
 8004926:	bfb8      	it	lt
 8004928:	4618      	movlt	r0, r3
 800492a:	e7a6      	b.n	800487a <_printf_i+0x15e>
 800492c:	2301      	movs	r3, #1
 800492e:	4632      	mov	r2, r6
 8004930:	4649      	mov	r1, r9
 8004932:	4640      	mov	r0, r8
 8004934:	47d0      	blx	sl
 8004936:	3001      	adds	r0, #1
 8004938:	d09d      	beq.n	8004876 <_printf_i+0x15a>
 800493a:	3501      	adds	r5, #1
 800493c:	68e3      	ldr	r3, [r4, #12]
 800493e:	9903      	ldr	r1, [sp, #12]
 8004940:	1a5b      	subs	r3, r3, r1
 8004942:	42ab      	cmp	r3, r5
 8004944:	dcf2      	bgt.n	800492c <_printf_i+0x210>
 8004946:	e7eb      	b.n	8004920 <_printf_i+0x204>
 8004948:	2500      	movs	r5, #0
 800494a:	f104 0619 	add.w	r6, r4, #25
 800494e:	e7f5      	b.n	800493c <_printf_i+0x220>
 8004950:	08004fdd 	.word	0x08004fdd
 8004954:	08004fee 	.word	0x08004fee

08004958 <__sflush_r>:
 8004958:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800495c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004960:	0716      	lsls	r6, r2, #28
 8004962:	4605      	mov	r5, r0
 8004964:	460c      	mov	r4, r1
 8004966:	d454      	bmi.n	8004a12 <__sflush_r+0xba>
 8004968:	684b      	ldr	r3, [r1, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	dc02      	bgt.n	8004974 <__sflush_r+0x1c>
 800496e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004970:	2b00      	cmp	r3, #0
 8004972:	dd48      	ble.n	8004a06 <__sflush_r+0xae>
 8004974:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004976:	2e00      	cmp	r6, #0
 8004978:	d045      	beq.n	8004a06 <__sflush_r+0xae>
 800497a:	2300      	movs	r3, #0
 800497c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004980:	682f      	ldr	r7, [r5, #0]
 8004982:	6a21      	ldr	r1, [r4, #32]
 8004984:	602b      	str	r3, [r5, #0]
 8004986:	d030      	beq.n	80049ea <__sflush_r+0x92>
 8004988:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800498a:	89a3      	ldrh	r3, [r4, #12]
 800498c:	0759      	lsls	r1, r3, #29
 800498e:	d505      	bpl.n	800499c <__sflush_r+0x44>
 8004990:	6863      	ldr	r3, [r4, #4]
 8004992:	1ad2      	subs	r2, r2, r3
 8004994:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004996:	b10b      	cbz	r3, 800499c <__sflush_r+0x44>
 8004998:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800499a:	1ad2      	subs	r2, r2, r3
 800499c:	2300      	movs	r3, #0
 800499e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049a0:	6a21      	ldr	r1, [r4, #32]
 80049a2:	4628      	mov	r0, r5
 80049a4:	47b0      	blx	r6
 80049a6:	1c43      	adds	r3, r0, #1
 80049a8:	89a3      	ldrh	r3, [r4, #12]
 80049aa:	d106      	bne.n	80049ba <__sflush_r+0x62>
 80049ac:	6829      	ldr	r1, [r5, #0]
 80049ae:	291d      	cmp	r1, #29
 80049b0:	d82b      	bhi.n	8004a0a <__sflush_r+0xb2>
 80049b2:	4a2a      	ldr	r2, [pc, #168]	@ (8004a5c <__sflush_r+0x104>)
 80049b4:	40ca      	lsrs	r2, r1
 80049b6:	07d6      	lsls	r6, r2, #31
 80049b8:	d527      	bpl.n	8004a0a <__sflush_r+0xb2>
 80049ba:	2200      	movs	r2, #0
 80049bc:	6062      	str	r2, [r4, #4]
 80049be:	04d9      	lsls	r1, r3, #19
 80049c0:	6922      	ldr	r2, [r4, #16]
 80049c2:	6022      	str	r2, [r4, #0]
 80049c4:	d504      	bpl.n	80049d0 <__sflush_r+0x78>
 80049c6:	1c42      	adds	r2, r0, #1
 80049c8:	d101      	bne.n	80049ce <__sflush_r+0x76>
 80049ca:	682b      	ldr	r3, [r5, #0]
 80049cc:	b903      	cbnz	r3, 80049d0 <__sflush_r+0x78>
 80049ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80049d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049d2:	602f      	str	r7, [r5, #0]
 80049d4:	b1b9      	cbz	r1, 8004a06 <__sflush_r+0xae>
 80049d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049da:	4299      	cmp	r1, r3
 80049dc:	d002      	beq.n	80049e4 <__sflush_r+0x8c>
 80049de:	4628      	mov	r0, r5
 80049e0:	f000 fa58 	bl	8004e94 <_free_r>
 80049e4:	2300      	movs	r3, #0
 80049e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80049e8:	e00d      	b.n	8004a06 <__sflush_r+0xae>
 80049ea:	2301      	movs	r3, #1
 80049ec:	4628      	mov	r0, r5
 80049ee:	47b0      	blx	r6
 80049f0:	4602      	mov	r2, r0
 80049f2:	1c50      	adds	r0, r2, #1
 80049f4:	d1c9      	bne.n	800498a <__sflush_r+0x32>
 80049f6:	682b      	ldr	r3, [r5, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d0c6      	beq.n	800498a <__sflush_r+0x32>
 80049fc:	2b1d      	cmp	r3, #29
 80049fe:	d001      	beq.n	8004a04 <__sflush_r+0xac>
 8004a00:	2b16      	cmp	r3, #22
 8004a02:	d11e      	bne.n	8004a42 <__sflush_r+0xea>
 8004a04:	602f      	str	r7, [r5, #0]
 8004a06:	2000      	movs	r0, #0
 8004a08:	e022      	b.n	8004a50 <__sflush_r+0xf8>
 8004a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a0e:	b21b      	sxth	r3, r3
 8004a10:	e01b      	b.n	8004a4a <__sflush_r+0xf2>
 8004a12:	690f      	ldr	r7, [r1, #16]
 8004a14:	2f00      	cmp	r7, #0
 8004a16:	d0f6      	beq.n	8004a06 <__sflush_r+0xae>
 8004a18:	0793      	lsls	r3, r2, #30
 8004a1a:	680e      	ldr	r6, [r1, #0]
 8004a1c:	bf08      	it	eq
 8004a1e:	694b      	ldreq	r3, [r1, #20]
 8004a20:	600f      	str	r7, [r1, #0]
 8004a22:	bf18      	it	ne
 8004a24:	2300      	movne	r3, #0
 8004a26:	eba6 0807 	sub.w	r8, r6, r7
 8004a2a:	608b      	str	r3, [r1, #8]
 8004a2c:	f1b8 0f00 	cmp.w	r8, #0
 8004a30:	dde9      	ble.n	8004a06 <__sflush_r+0xae>
 8004a32:	6a21      	ldr	r1, [r4, #32]
 8004a34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a36:	4643      	mov	r3, r8
 8004a38:	463a      	mov	r2, r7
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b0      	blx	r6
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	dc08      	bgt.n	8004a54 <__sflush_r+0xfc>
 8004a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a4a:	81a3      	strh	r3, [r4, #12]
 8004a4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a54:	4407      	add	r7, r0
 8004a56:	eba8 0800 	sub.w	r8, r8, r0
 8004a5a:	e7e7      	b.n	8004a2c <__sflush_r+0xd4>
 8004a5c:	20400001 	.word	0x20400001

08004a60 <_fflush_r>:
 8004a60:	b538      	push	{r3, r4, r5, lr}
 8004a62:	690b      	ldr	r3, [r1, #16]
 8004a64:	4605      	mov	r5, r0
 8004a66:	460c      	mov	r4, r1
 8004a68:	b913      	cbnz	r3, 8004a70 <_fflush_r+0x10>
 8004a6a:	2500      	movs	r5, #0
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	bd38      	pop	{r3, r4, r5, pc}
 8004a70:	b118      	cbz	r0, 8004a7a <_fflush_r+0x1a>
 8004a72:	6a03      	ldr	r3, [r0, #32]
 8004a74:	b90b      	cbnz	r3, 8004a7a <_fflush_r+0x1a>
 8004a76:	f7ff fb1d 	bl	80040b4 <__sinit>
 8004a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d0f3      	beq.n	8004a6a <_fflush_r+0xa>
 8004a82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a84:	07d0      	lsls	r0, r2, #31
 8004a86:	d404      	bmi.n	8004a92 <_fflush_r+0x32>
 8004a88:	0599      	lsls	r1, r3, #22
 8004a8a:	d402      	bmi.n	8004a92 <_fflush_r+0x32>
 8004a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a8e:	f7ff fbf2 	bl	8004276 <__retarget_lock_acquire_recursive>
 8004a92:	4628      	mov	r0, r5
 8004a94:	4621      	mov	r1, r4
 8004a96:	f7ff ff5f 	bl	8004958 <__sflush_r>
 8004a9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a9c:	07da      	lsls	r2, r3, #31
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	d4e4      	bmi.n	8004a6c <_fflush_r+0xc>
 8004aa2:	89a3      	ldrh	r3, [r4, #12]
 8004aa4:	059b      	lsls	r3, r3, #22
 8004aa6:	d4e1      	bmi.n	8004a6c <_fflush_r+0xc>
 8004aa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004aaa:	f7ff fbe5 	bl	8004278 <__retarget_lock_release_recursive>
 8004aae:	e7dd      	b.n	8004a6c <_fflush_r+0xc>

08004ab0 <__malloc_lock>:
 8004ab0:	4801      	ldr	r0, [pc, #4]	@ (8004ab8 <__malloc_lock+0x8>)
 8004ab2:	f7ff bbe0 	b.w	8004276 <__retarget_lock_acquire_recursive>
 8004ab6:	bf00      	nop
 8004ab8:	20000460 	.word	0x20000460

08004abc <__malloc_unlock>:
 8004abc:	4801      	ldr	r0, [pc, #4]	@ (8004ac4 <__malloc_unlock+0x8>)
 8004abe:	f7ff bbdb 	b.w	8004278 <__retarget_lock_release_recursive>
 8004ac2:	bf00      	nop
 8004ac4:	20000460 	.word	0x20000460

08004ac8 <__sread>:
 8004ac8:	b510      	push	{r4, lr}
 8004aca:	460c      	mov	r4, r1
 8004acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad0:	f000 f98a 	bl	8004de8 <_read_r>
 8004ad4:	2800      	cmp	r0, #0
 8004ad6:	bfab      	itete	ge
 8004ad8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ada:	89a3      	ldrhlt	r3, [r4, #12]
 8004adc:	181b      	addge	r3, r3, r0
 8004ade:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ae2:	bfac      	ite	ge
 8004ae4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ae6:	81a3      	strhlt	r3, [r4, #12]
 8004ae8:	bd10      	pop	{r4, pc}

08004aea <__swrite>:
 8004aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aee:	461f      	mov	r7, r3
 8004af0:	898b      	ldrh	r3, [r1, #12]
 8004af2:	05db      	lsls	r3, r3, #23
 8004af4:	4605      	mov	r5, r0
 8004af6:	460c      	mov	r4, r1
 8004af8:	4616      	mov	r6, r2
 8004afa:	d505      	bpl.n	8004b08 <__swrite+0x1e>
 8004afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b00:	2302      	movs	r3, #2
 8004b02:	2200      	movs	r2, #0
 8004b04:	f000 f95e 	bl	8004dc4 <_lseek_r>
 8004b08:	89a3      	ldrh	r3, [r4, #12]
 8004b0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b12:	81a3      	strh	r3, [r4, #12]
 8004b14:	4632      	mov	r2, r6
 8004b16:	463b      	mov	r3, r7
 8004b18:	4628      	mov	r0, r5
 8004b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1e:	f000 b985 	b.w	8004e2c <_write_r>

08004b22 <__sseek>:
 8004b22:	b510      	push	{r4, lr}
 8004b24:	460c      	mov	r4, r1
 8004b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b2a:	f000 f94b 	bl	8004dc4 <_lseek_r>
 8004b2e:	1c43      	adds	r3, r0, #1
 8004b30:	89a3      	ldrh	r3, [r4, #12]
 8004b32:	bf15      	itete	ne
 8004b34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b3e:	81a3      	strheq	r3, [r4, #12]
 8004b40:	bf18      	it	ne
 8004b42:	81a3      	strhne	r3, [r4, #12]
 8004b44:	bd10      	pop	{r4, pc}

08004b46 <__sclose>:
 8004b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b4a:	f000 b981 	b.w	8004e50 <_close_r>

08004b4e <__swbuf_r>:
 8004b4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b50:	460e      	mov	r6, r1
 8004b52:	4614      	mov	r4, r2
 8004b54:	4605      	mov	r5, r0
 8004b56:	b118      	cbz	r0, 8004b60 <__swbuf_r+0x12>
 8004b58:	6a03      	ldr	r3, [r0, #32]
 8004b5a:	b90b      	cbnz	r3, 8004b60 <__swbuf_r+0x12>
 8004b5c:	f7ff faaa 	bl	80040b4 <__sinit>
 8004b60:	69a3      	ldr	r3, [r4, #24]
 8004b62:	60a3      	str	r3, [r4, #8]
 8004b64:	89a3      	ldrh	r3, [r4, #12]
 8004b66:	071a      	lsls	r2, r3, #28
 8004b68:	d501      	bpl.n	8004b6e <__swbuf_r+0x20>
 8004b6a:	6923      	ldr	r3, [r4, #16]
 8004b6c:	b943      	cbnz	r3, 8004b80 <__swbuf_r+0x32>
 8004b6e:	4621      	mov	r1, r4
 8004b70:	4628      	mov	r0, r5
 8004b72:	f000 f82b 	bl	8004bcc <__swsetup_r>
 8004b76:	b118      	cbz	r0, 8004b80 <__swbuf_r+0x32>
 8004b78:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004b7c:	4638      	mov	r0, r7
 8004b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	6922      	ldr	r2, [r4, #16]
 8004b84:	1a98      	subs	r0, r3, r2
 8004b86:	6963      	ldr	r3, [r4, #20]
 8004b88:	b2f6      	uxtb	r6, r6
 8004b8a:	4283      	cmp	r3, r0
 8004b8c:	4637      	mov	r7, r6
 8004b8e:	dc05      	bgt.n	8004b9c <__swbuf_r+0x4e>
 8004b90:	4621      	mov	r1, r4
 8004b92:	4628      	mov	r0, r5
 8004b94:	f7ff ff64 	bl	8004a60 <_fflush_r>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	d1ed      	bne.n	8004b78 <__swbuf_r+0x2a>
 8004b9c:	68a3      	ldr	r3, [r4, #8]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	60a3      	str	r3, [r4, #8]
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	1c5a      	adds	r2, r3, #1
 8004ba6:	6022      	str	r2, [r4, #0]
 8004ba8:	701e      	strb	r6, [r3, #0]
 8004baa:	6962      	ldr	r2, [r4, #20]
 8004bac:	1c43      	adds	r3, r0, #1
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d004      	beq.n	8004bbc <__swbuf_r+0x6e>
 8004bb2:	89a3      	ldrh	r3, [r4, #12]
 8004bb4:	07db      	lsls	r3, r3, #31
 8004bb6:	d5e1      	bpl.n	8004b7c <__swbuf_r+0x2e>
 8004bb8:	2e0a      	cmp	r6, #10
 8004bba:	d1df      	bne.n	8004b7c <__swbuf_r+0x2e>
 8004bbc:	4621      	mov	r1, r4
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	f7ff ff4e 	bl	8004a60 <_fflush_r>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	d0d9      	beq.n	8004b7c <__swbuf_r+0x2e>
 8004bc8:	e7d6      	b.n	8004b78 <__swbuf_r+0x2a>
	...

08004bcc <__swsetup_r>:
 8004bcc:	b538      	push	{r3, r4, r5, lr}
 8004bce:	4b29      	ldr	r3, [pc, #164]	@ (8004c74 <__swsetup_r+0xa8>)
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	6818      	ldr	r0, [r3, #0]
 8004bd4:	460c      	mov	r4, r1
 8004bd6:	b118      	cbz	r0, 8004be0 <__swsetup_r+0x14>
 8004bd8:	6a03      	ldr	r3, [r0, #32]
 8004bda:	b90b      	cbnz	r3, 8004be0 <__swsetup_r+0x14>
 8004bdc:	f7ff fa6a 	bl	80040b4 <__sinit>
 8004be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be4:	0719      	lsls	r1, r3, #28
 8004be6:	d422      	bmi.n	8004c2e <__swsetup_r+0x62>
 8004be8:	06da      	lsls	r2, r3, #27
 8004bea:	d407      	bmi.n	8004bfc <__swsetup_r+0x30>
 8004bec:	2209      	movs	r2, #9
 8004bee:	602a      	str	r2, [r5, #0]
 8004bf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bf4:	81a3      	strh	r3, [r4, #12]
 8004bf6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004bfa:	e033      	b.n	8004c64 <__swsetup_r+0x98>
 8004bfc:	0758      	lsls	r0, r3, #29
 8004bfe:	d512      	bpl.n	8004c26 <__swsetup_r+0x5a>
 8004c00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c02:	b141      	cbz	r1, 8004c16 <__swsetup_r+0x4a>
 8004c04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c08:	4299      	cmp	r1, r3
 8004c0a:	d002      	beq.n	8004c12 <__swsetup_r+0x46>
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	f000 f941 	bl	8004e94 <_free_r>
 8004c12:	2300      	movs	r3, #0
 8004c14:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c16:	89a3      	ldrh	r3, [r4, #12]
 8004c18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c1c:	81a3      	strh	r3, [r4, #12]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	6063      	str	r3, [r4, #4]
 8004c22:	6923      	ldr	r3, [r4, #16]
 8004c24:	6023      	str	r3, [r4, #0]
 8004c26:	89a3      	ldrh	r3, [r4, #12]
 8004c28:	f043 0308 	orr.w	r3, r3, #8
 8004c2c:	81a3      	strh	r3, [r4, #12]
 8004c2e:	6923      	ldr	r3, [r4, #16]
 8004c30:	b94b      	cbnz	r3, 8004c46 <__swsetup_r+0x7a>
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c3c:	d003      	beq.n	8004c46 <__swsetup_r+0x7a>
 8004c3e:	4621      	mov	r1, r4
 8004c40:	4628      	mov	r0, r5
 8004c42:	f000 f83f 	bl	8004cc4 <__smakebuf_r>
 8004c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c4a:	f013 0201 	ands.w	r2, r3, #1
 8004c4e:	d00a      	beq.n	8004c66 <__swsetup_r+0x9a>
 8004c50:	2200      	movs	r2, #0
 8004c52:	60a2      	str	r2, [r4, #8]
 8004c54:	6962      	ldr	r2, [r4, #20]
 8004c56:	4252      	negs	r2, r2
 8004c58:	61a2      	str	r2, [r4, #24]
 8004c5a:	6922      	ldr	r2, [r4, #16]
 8004c5c:	b942      	cbnz	r2, 8004c70 <__swsetup_r+0xa4>
 8004c5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c62:	d1c5      	bne.n	8004bf0 <__swsetup_r+0x24>
 8004c64:	bd38      	pop	{r3, r4, r5, pc}
 8004c66:	0799      	lsls	r1, r3, #30
 8004c68:	bf58      	it	pl
 8004c6a:	6962      	ldrpl	r2, [r4, #20]
 8004c6c:	60a2      	str	r2, [r4, #8]
 8004c6e:	e7f4      	b.n	8004c5a <__swsetup_r+0x8e>
 8004c70:	2000      	movs	r0, #0
 8004c72:	e7f7      	b.n	8004c64 <__swsetup_r+0x98>
 8004c74:	20000034 	.word	0x20000034

08004c78 <__swhatbuf_r>:
 8004c78:	b570      	push	{r4, r5, r6, lr}
 8004c7a:	460c      	mov	r4, r1
 8004c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c80:	2900      	cmp	r1, #0
 8004c82:	b096      	sub	sp, #88	@ 0x58
 8004c84:	4615      	mov	r5, r2
 8004c86:	461e      	mov	r6, r3
 8004c88:	da0d      	bge.n	8004ca6 <__swhatbuf_r+0x2e>
 8004c8a:	89a3      	ldrh	r3, [r4, #12]
 8004c8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c90:	f04f 0100 	mov.w	r1, #0
 8004c94:	bf14      	ite	ne
 8004c96:	2340      	movne	r3, #64	@ 0x40
 8004c98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	6031      	str	r1, [r6, #0]
 8004ca0:	602b      	str	r3, [r5, #0]
 8004ca2:	b016      	add	sp, #88	@ 0x58
 8004ca4:	bd70      	pop	{r4, r5, r6, pc}
 8004ca6:	466a      	mov	r2, sp
 8004ca8:	f000 f8e2 	bl	8004e70 <_fstat_r>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	dbec      	blt.n	8004c8a <__swhatbuf_r+0x12>
 8004cb0:	9901      	ldr	r1, [sp, #4]
 8004cb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004cb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004cba:	4259      	negs	r1, r3
 8004cbc:	4159      	adcs	r1, r3
 8004cbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cc2:	e7eb      	b.n	8004c9c <__swhatbuf_r+0x24>

08004cc4 <__smakebuf_r>:
 8004cc4:	898b      	ldrh	r3, [r1, #12]
 8004cc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cc8:	079d      	lsls	r5, r3, #30
 8004cca:	4606      	mov	r6, r0
 8004ccc:	460c      	mov	r4, r1
 8004cce:	d507      	bpl.n	8004ce0 <__smakebuf_r+0x1c>
 8004cd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	6123      	str	r3, [r4, #16]
 8004cd8:	2301      	movs	r3, #1
 8004cda:	6163      	str	r3, [r4, #20]
 8004cdc:	b003      	add	sp, #12
 8004cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ce0:	ab01      	add	r3, sp, #4
 8004ce2:	466a      	mov	r2, sp
 8004ce4:	f7ff ffc8 	bl	8004c78 <__swhatbuf_r>
 8004ce8:	9f00      	ldr	r7, [sp, #0]
 8004cea:	4605      	mov	r5, r0
 8004cec:	4639      	mov	r1, r7
 8004cee:	4630      	mov	r0, r6
 8004cf0:	f7ff fc26 	bl	8004540 <_malloc_r>
 8004cf4:	b948      	cbnz	r0, 8004d0a <__smakebuf_r+0x46>
 8004cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cfa:	059a      	lsls	r2, r3, #22
 8004cfc:	d4ee      	bmi.n	8004cdc <__smakebuf_r+0x18>
 8004cfe:	f023 0303 	bic.w	r3, r3, #3
 8004d02:	f043 0302 	orr.w	r3, r3, #2
 8004d06:	81a3      	strh	r3, [r4, #12]
 8004d08:	e7e2      	b.n	8004cd0 <__smakebuf_r+0xc>
 8004d0a:	89a3      	ldrh	r3, [r4, #12]
 8004d0c:	6020      	str	r0, [r4, #0]
 8004d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d12:	81a3      	strh	r3, [r4, #12]
 8004d14:	9b01      	ldr	r3, [sp, #4]
 8004d16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d1a:	b15b      	cbz	r3, 8004d34 <__smakebuf_r+0x70>
 8004d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d20:	4630      	mov	r0, r6
 8004d22:	f000 f83f 	bl	8004da4 <_isatty_r>
 8004d26:	b128      	cbz	r0, 8004d34 <__smakebuf_r+0x70>
 8004d28:	89a3      	ldrh	r3, [r4, #12]
 8004d2a:	f023 0303 	bic.w	r3, r3, #3
 8004d2e:	f043 0301 	orr.w	r3, r3, #1
 8004d32:	81a3      	strh	r3, [r4, #12]
 8004d34:	89a3      	ldrh	r3, [r4, #12]
 8004d36:	431d      	orrs	r5, r3
 8004d38:	81a5      	strh	r5, [r4, #12]
 8004d3a:	e7cf      	b.n	8004cdc <__smakebuf_r+0x18>

08004d3c <_putc_r>:
 8004d3c:	b570      	push	{r4, r5, r6, lr}
 8004d3e:	460d      	mov	r5, r1
 8004d40:	4614      	mov	r4, r2
 8004d42:	4606      	mov	r6, r0
 8004d44:	b118      	cbz	r0, 8004d4e <_putc_r+0x12>
 8004d46:	6a03      	ldr	r3, [r0, #32]
 8004d48:	b90b      	cbnz	r3, 8004d4e <_putc_r+0x12>
 8004d4a:	f7ff f9b3 	bl	80040b4 <__sinit>
 8004d4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d50:	07d8      	lsls	r0, r3, #31
 8004d52:	d405      	bmi.n	8004d60 <_putc_r+0x24>
 8004d54:	89a3      	ldrh	r3, [r4, #12]
 8004d56:	0599      	lsls	r1, r3, #22
 8004d58:	d402      	bmi.n	8004d60 <_putc_r+0x24>
 8004d5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d5c:	f7ff fa8b 	bl	8004276 <__retarget_lock_acquire_recursive>
 8004d60:	68a3      	ldr	r3, [r4, #8]
 8004d62:	3b01      	subs	r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	60a3      	str	r3, [r4, #8]
 8004d68:	da05      	bge.n	8004d76 <_putc_r+0x3a>
 8004d6a:	69a2      	ldr	r2, [r4, #24]
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	db12      	blt.n	8004d96 <_putc_r+0x5a>
 8004d70:	b2eb      	uxtb	r3, r5
 8004d72:	2b0a      	cmp	r3, #10
 8004d74:	d00f      	beq.n	8004d96 <_putc_r+0x5a>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	1c5a      	adds	r2, r3, #1
 8004d7a:	6022      	str	r2, [r4, #0]
 8004d7c:	701d      	strb	r5, [r3, #0]
 8004d7e:	b2ed      	uxtb	r5, r5
 8004d80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d82:	07da      	lsls	r2, r3, #31
 8004d84:	d405      	bmi.n	8004d92 <_putc_r+0x56>
 8004d86:	89a3      	ldrh	r3, [r4, #12]
 8004d88:	059b      	lsls	r3, r3, #22
 8004d8a:	d402      	bmi.n	8004d92 <_putc_r+0x56>
 8004d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d8e:	f7ff fa73 	bl	8004278 <__retarget_lock_release_recursive>
 8004d92:	4628      	mov	r0, r5
 8004d94:	bd70      	pop	{r4, r5, r6, pc}
 8004d96:	4629      	mov	r1, r5
 8004d98:	4622      	mov	r2, r4
 8004d9a:	4630      	mov	r0, r6
 8004d9c:	f7ff fed7 	bl	8004b4e <__swbuf_r>
 8004da0:	4605      	mov	r5, r0
 8004da2:	e7ed      	b.n	8004d80 <_putc_r+0x44>

08004da4 <_isatty_r>:
 8004da4:	b538      	push	{r3, r4, r5, lr}
 8004da6:	4d06      	ldr	r5, [pc, #24]	@ (8004dc0 <_isatty_r+0x1c>)
 8004da8:	2300      	movs	r3, #0
 8004daa:	4604      	mov	r4, r0
 8004dac:	4608      	mov	r0, r1
 8004dae:	602b      	str	r3, [r5, #0]
 8004db0:	f7fb ff9c 	bl	8000cec <_isatty>
 8004db4:	1c43      	adds	r3, r0, #1
 8004db6:	d102      	bne.n	8004dbe <_isatty_r+0x1a>
 8004db8:	682b      	ldr	r3, [r5, #0]
 8004dba:	b103      	cbz	r3, 8004dbe <_isatty_r+0x1a>
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	bd38      	pop	{r3, r4, r5, pc}
 8004dc0:	2000046c 	.word	0x2000046c

08004dc4 <_lseek_r>:
 8004dc4:	b538      	push	{r3, r4, r5, lr}
 8004dc6:	4d07      	ldr	r5, [pc, #28]	@ (8004de4 <_lseek_r+0x20>)
 8004dc8:	4604      	mov	r4, r0
 8004dca:	4608      	mov	r0, r1
 8004dcc:	4611      	mov	r1, r2
 8004dce:	2200      	movs	r2, #0
 8004dd0:	602a      	str	r2, [r5, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f7fb ff95 	bl	8000d02 <_lseek>
 8004dd8:	1c43      	adds	r3, r0, #1
 8004dda:	d102      	bne.n	8004de2 <_lseek_r+0x1e>
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	b103      	cbz	r3, 8004de2 <_lseek_r+0x1e>
 8004de0:	6023      	str	r3, [r4, #0]
 8004de2:	bd38      	pop	{r3, r4, r5, pc}
 8004de4:	2000046c 	.word	0x2000046c

08004de8 <_read_r>:
 8004de8:	b538      	push	{r3, r4, r5, lr}
 8004dea:	4d07      	ldr	r5, [pc, #28]	@ (8004e08 <_read_r+0x20>)
 8004dec:	4604      	mov	r4, r0
 8004dee:	4608      	mov	r0, r1
 8004df0:	4611      	mov	r1, r2
 8004df2:	2200      	movs	r2, #0
 8004df4:	602a      	str	r2, [r5, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	f7fb ff3f 	bl	8000c7a <_read>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d102      	bne.n	8004e06 <_read_r+0x1e>
 8004e00:	682b      	ldr	r3, [r5, #0]
 8004e02:	b103      	cbz	r3, 8004e06 <_read_r+0x1e>
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	bd38      	pop	{r3, r4, r5, pc}
 8004e08:	2000046c 	.word	0x2000046c

08004e0c <_sbrk_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	4d06      	ldr	r5, [pc, #24]	@ (8004e28 <_sbrk_r+0x1c>)
 8004e10:	2300      	movs	r3, #0
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	602b      	str	r3, [r5, #0]
 8004e18:	f7fb ff80 	bl	8000d1c <_sbrk>
 8004e1c:	1c43      	adds	r3, r0, #1
 8004e1e:	d102      	bne.n	8004e26 <_sbrk_r+0x1a>
 8004e20:	682b      	ldr	r3, [r5, #0]
 8004e22:	b103      	cbz	r3, 8004e26 <_sbrk_r+0x1a>
 8004e24:	6023      	str	r3, [r4, #0]
 8004e26:	bd38      	pop	{r3, r4, r5, pc}
 8004e28:	2000046c 	.word	0x2000046c

08004e2c <_write_r>:
 8004e2c:	b538      	push	{r3, r4, r5, lr}
 8004e2e:	4d07      	ldr	r5, [pc, #28]	@ (8004e4c <_write_r+0x20>)
 8004e30:	4604      	mov	r4, r0
 8004e32:	4608      	mov	r0, r1
 8004e34:	4611      	mov	r1, r2
 8004e36:	2200      	movs	r2, #0
 8004e38:	602a      	str	r2, [r5, #0]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	f7fb fbfd 	bl	800063a <_write>
 8004e40:	1c43      	adds	r3, r0, #1
 8004e42:	d102      	bne.n	8004e4a <_write_r+0x1e>
 8004e44:	682b      	ldr	r3, [r5, #0]
 8004e46:	b103      	cbz	r3, 8004e4a <_write_r+0x1e>
 8004e48:	6023      	str	r3, [r4, #0]
 8004e4a:	bd38      	pop	{r3, r4, r5, pc}
 8004e4c:	2000046c 	.word	0x2000046c

08004e50 <_close_r>:
 8004e50:	b538      	push	{r3, r4, r5, lr}
 8004e52:	4d06      	ldr	r5, [pc, #24]	@ (8004e6c <_close_r+0x1c>)
 8004e54:	2300      	movs	r3, #0
 8004e56:	4604      	mov	r4, r0
 8004e58:	4608      	mov	r0, r1
 8004e5a:	602b      	str	r3, [r5, #0]
 8004e5c:	f7fb ff2a 	bl	8000cb4 <_close>
 8004e60:	1c43      	adds	r3, r0, #1
 8004e62:	d102      	bne.n	8004e6a <_close_r+0x1a>
 8004e64:	682b      	ldr	r3, [r5, #0]
 8004e66:	b103      	cbz	r3, 8004e6a <_close_r+0x1a>
 8004e68:	6023      	str	r3, [r4, #0]
 8004e6a:	bd38      	pop	{r3, r4, r5, pc}
 8004e6c:	2000046c 	.word	0x2000046c

08004e70 <_fstat_r>:
 8004e70:	b538      	push	{r3, r4, r5, lr}
 8004e72:	4d07      	ldr	r5, [pc, #28]	@ (8004e90 <_fstat_r+0x20>)
 8004e74:	2300      	movs	r3, #0
 8004e76:	4604      	mov	r4, r0
 8004e78:	4608      	mov	r0, r1
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	602b      	str	r3, [r5, #0]
 8004e7e:	f7fb ff25 	bl	8000ccc <_fstat>
 8004e82:	1c43      	adds	r3, r0, #1
 8004e84:	d102      	bne.n	8004e8c <_fstat_r+0x1c>
 8004e86:	682b      	ldr	r3, [r5, #0]
 8004e88:	b103      	cbz	r3, 8004e8c <_fstat_r+0x1c>
 8004e8a:	6023      	str	r3, [r4, #0]
 8004e8c:	bd38      	pop	{r3, r4, r5, pc}
 8004e8e:	bf00      	nop
 8004e90:	2000046c 	.word	0x2000046c

08004e94 <_free_r>:
 8004e94:	b538      	push	{r3, r4, r5, lr}
 8004e96:	4605      	mov	r5, r0
 8004e98:	2900      	cmp	r1, #0
 8004e9a:	d041      	beq.n	8004f20 <_free_r+0x8c>
 8004e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ea0:	1f0c      	subs	r4, r1, #4
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bfb8      	it	lt
 8004ea6:	18e4      	addlt	r4, r4, r3
 8004ea8:	f7ff fe02 	bl	8004ab0 <__malloc_lock>
 8004eac:	4a1d      	ldr	r2, [pc, #116]	@ (8004f24 <_free_r+0x90>)
 8004eae:	6813      	ldr	r3, [r2, #0]
 8004eb0:	b933      	cbnz	r3, 8004ec0 <_free_r+0x2c>
 8004eb2:	6063      	str	r3, [r4, #4]
 8004eb4:	6014      	str	r4, [r2, #0]
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ebc:	f7ff bdfe 	b.w	8004abc <__malloc_unlock>
 8004ec0:	42a3      	cmp	r3, r4
 8004ec2:	d908      	bls.n	8004ed6 <_free_r+0x42>
 8004ec4:	6820      	ldr	r0, [r4, #0]
 8004ec6:	1821      	adds	r1, r4, r0
 8004ec8:	428b      	cmp	r3, r1
 8004eca:	bf01      	itttt	eq
 8004ecc:	6819      	ldreq	r1, [r3, #0]
 8004ece:	685b      	ldreq	r3, [r3, #4]
 8004ed0:	1809      	addeq	r1, r1, r0
 8004ed2:	6021      	streq	r1, [r4, #0]
 8004ed4:	e7ed      	b.n	8004eb2 <_free_r+0x1e>
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	b10b      	cbz	r3, 8004ee0 <_free_r+0x4c>
 8004edc:	42a3      	cmp	r3, r4
 8004ede:	d9fa      	bls.n	8004ed6 <_free_r+0x42>
 8004ee0:	6811      	ldr	r1, [r2, #0]
 8004ee2:	1850      	adds	r0, r2, r1
 8004ee4:	42a0      	cmp	r0, r4
 8004ee6:	d10b      	bne.n	8004f00 <_free_r+0x6c>
 8004ee8:	6820      	ldr	r0, [r4, #0]
 8004eea:	4401      	add	r1, r0
 8004eec:	1850      	adds	r0, r2, r1
 8004eee:	4283      	cmp	r3, r0
 8004ef0:	6011      	str	r1, [r2, #0]
 8004ef2:	d1e0      	bne.n	8004eb6 <_free_r+0x22>
 8004ef4:	6818      	ldr	r0, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	6053      	str	r3, [r2, #4]
 8004efa:	4408      	add	r0, r1
 8004efc:	6010      	str	r0, [r2, #0]
 8004efe:	e7da      	b.n	8004eb6 <_free_r+0x22>
 8004f00:	d902      	bls.n	8004f08 <_free_r+0x74>
 8004f02:	230c      	movs	r3, #12
 8004f04:	602b      	str	r3, [r5, #0]
 8004f06:	e7d6      	b.n	8004eb6 <_free_r+0x22>
 8004f08:	6820      	ldr	r0, [r4, #0]
 8004f0a:	1821      	adds	r1, r4, r0
 8004f0c:	428b      	cmp	r3, r1
 8004f0e:	bf04      	itt	eq
 8004f10:	6819      	ldreq	r1, [r3, #0]
 8004f12:	685b      	ldreq	r3, [r3, #4]
 8004f14:	6063      	str	r3, [r4, #4]
 8004f16:	bf04      	itt	eq
 8004f18:	1809      	addeq	r1, r1, r0
 8004f1a:	6021      	streq	r1, [r4, #0]
 8004f1c:	6054      	str	r4, [r2, #4]
 8004f1e:	e7ca      	b.n	8004eb6 <_free_r+0x22>
 8004f20:	bd38      	pop	{r3, r4, r5, pc}
 8004f22:	bf00      	nop
 8004f24:	20000468 	.word	0x20000468

08004f28 <_init>:
 8004f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2a:	bf00      	nop
 8004f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f2e:	bc08      	pop	{r3}
 8004f30:	469e      	mov	lr, r3
 8004f32:	4770      	bx	lr

08004f34 <_fini>:
 8004f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f36:	bf00      	nop
 8004f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f3a:	bc08      	pop	{r3}
 8004f3c:	469e      	mov	lr, r3
 8004f3e:	4770      	bx	lr
