

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26'
================================================================
* Date:           Wed Dec 14 18:56:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        krnl_helm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.44 ns|  3.148 ns|     1.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14698|    14698|  65.318 us|  65.318 us|  14698|  14698|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26  |    14696|    14696|        67|         11|          1|  1331|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      501|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      114|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      598|    -|
|Register             |        -|     -|     3224|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     3224|     1469|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U122   |mul_4ns_5ns_7_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U123   |mul_4ns_5ns_7_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_8ns_11_1_1_U120  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    |mul_4ns_8ns_11_1_1_U121  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0| 114|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_4ns_11ns_11_4_1_U124  |mac_muladd_4ns_4ns_11ns_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_4ns_7ns_7ns_11_4_1_U125   |mac_muladd_4ns_7ns_7ns_11_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_10_fu_767_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln57_11_fu_422_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln57_1_fu_505_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln57_2_fu_574_p2     |         +|   0|  0|  13|           6|           5|
    |add_ln57_3_fu_590_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln57_4_fu_639_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln57_5_fu_662_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln57_6_fu_683_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln57_7_fu_703_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln57_8_fu_723_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln57_9_fu_743_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln57_fu_566_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln58_1_fu_791_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln58_fu_522_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln59_fu_477_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln61_1_fu_625_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln64_10_fu_828_p2    |         +|   0|  0|  18|          11|           4|
    |add_ln64_1_fu_649_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln64_2_fu_673_p2     |         +|   0|  0|  18|          11|           2|
    |add_ln64_3_fu_693_p2     |         +|   0|  0|  18|          11|           2|
    |add_ln64_4_fu_713_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln64_5_fu_733_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln64_6_fu_757_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln64_7_fu_781_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln64_8_fu_808_p2     |         +|   0|  0|  18|          11|           4|
    |add_ln64_9_fu_818_p2     |         +|   0|  0|  18|          11|           4|
    |and_ln57_fu_453_p2       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |icmp_ln57_fu_401_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln58_fu_416_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln59_fu_447_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln58_fu_459_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln57_1_fu_428_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln57_2_fu_600_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln57_3_fu_516_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln57_fu_493_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln58_1_fu_615_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln58_2_fu_538_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln58_3_fu_545_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln58_4_fu_796_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln58_fu_465_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_441_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 501|         253|         166|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |S_buf_address0                           |  65|         12|    7|         84|
    |ap_NS_fsm                                |  65|         12|    1|         12|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_c1_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_c2_2                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_c3_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten276_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten310_load  |   9|          2|   11|         22|
    |c1_fu_118                                |   9|          2|    4|          8|
    |c2_fu_110                                |   9|          2|    4|          8|
    |c3_fu_106                                |   9|          2|    4|          8|
    |grp_fu_325_p0                            |  37|          7|   64|        448|
    |grp_fu_325_p1                            |  65|         12|   64|        768|
    |grp_fu_330_p0                            |  65|         12|   64|        768|
    |grp_fu_330_p1                            |  65|         12|   64|        768|
    |indvar_flatten276_fu_114                 |   9|          2|    8|         16|
    |indvar_flatten310_fu_122                 |   9|          2|   11|         22|
    |t2_address0                              |  65|         12|   11|        132|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 598|        117|  346|       3122|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |S_buf_load_11_reg_986              |  64|   0|   64|          0|
    |S_buf_load_12_reg_1004             |  64|   0|   64|          0|
    |S_buf_load_13_reg_1038             |  64|   0|   64|          0|
    |S_buf_load_14_reg_1063             |  64|   0|   64|          0|
    |S_buf_load_15_reg_1090             |  64|   0|   64|          0|
    |S_buf_load_16_reg_1110             |  64|   0|   64|          0|
    |S_buf_load_17_reg_1130             |  64|   0|   64|          0|
    |S_buf_load_18_reg_1150             |  64|   0|   64|          0|
    |S_buf_load_19_reg_1170             |  64|   0|   64|          0|
    |S_buf_load_20_reg_1195             |  64|   0|   64|          0|
    |S_buf_load_reg_961                 |  64|   0|   64|          0|
    |add_ln58_reg_971                   |   4|   0|    4|          0|
    |add_ln61_reg_1048                  |  11|   0|   11|          0|
    |add_ln64_reg_1019                  |  11|   0|   11|          0|
    |and_ln57_reg_939                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |c1_fu_118                          |   4|   0|    4|          0|
    |c2_2_reg_893                       |   4|   0|    4|          0|
    |c2_fu_110                          |   4|   0|    4|          0|
    |c3_fu_106                          |   4|   0|    4|          0|
    |empty_59_reg_904                   |  11|   0|   11|          0|
    |empty_reg_981                      |   7|   0|    7|          0|
    |icmp_ln57_reg_909                  |   1|   0|    1|          0|
    |icmp_ln58_reg_918                  |   1|   0|    1|          0|
    |indvar_flatten276_fu_114           |   8|   0|    8|          0|
    |indvar_flatten276_load_reg_913     |   8|   0|    8|          0|
    |indvar_flatten310_fu_122           |  11|   0|   11|          0|
    |indvar_flatten310_load_reg_899     |  11|   0|   11|          0|
    |mul382_i_1_reg_1200                |  64|   0|   64|          0|
    |mul382_i_2_reg_1215                |  64|   0|   64|          0|
    |mul382_i_3_reg_1230                |  64|   0|   64|          0|
    |mul382_i_3_reg_1230_pp0_iter2_reg  |  64|   0|   64|          0|
    |mul382_i_4_reg_1245                |  64|   0|   64|          0|
    |mul382_i_4_reg_1245_pp0_iter2_reg  |  64|   0|   64|          0|
    |mul382_i_5_reg_1255                |  64|   0|   64|          0|
    |mul382_i_6_reg_1260                |  64|   0|   64|          0|
    |mul382_i_7_reg_1265                |  64|   0|   64|          0|
    |mul382_i_8_reg_1270                |  64|   0|   64|          0|
    |mul382_i_9_reg_1275                |  64|   0|   64|          0|
    |mul382_i_reg_1180                  |  64|   0|   64|          0|
    |mul382_i_s_reg_1280                |  64|   0|   64|          0|
    |reg_334                            |  64|   0|   64|          0|
    |reg_339                            |  64|   0|   64|          0|
    |reg_344                            |  64|   0|   64|          0|
    |reg_349                            |  64|   0|   64|          0|
    |reg_354                            |  64|   0|   64|          0|
    |select_ln57_1_reg_926              |   4|   0|    4|          0|
    |select_ln58_2_reg_976              |  11|   0|   11|          0|
    |select_ln58_reg_946                |   4|   0|    4|          0|
    |t2_load_10_reg_1250                |  64|   0|   64|          0|
    |t2_load_1_reg_1080                 |  64|   0|   64|          0|
    |t2_load_2_reg_1100                 |  64|   0|   64|          0|
    |t2_load_3_reg_1120                 |  64|   0|   64|          0|
    |t2_load_4_reg_1140                 |  64|   0|   64|          0|
    |t2_load_5_reg_1160                 |  64|   0|   64|          0|
    |t2_load_6_reg_1185                 |  64|   0|   64|          0|
    |t2_load_7_reg_1205                 |  64|   0|   64|          0|
    |t2_load_8_reg_1220                 |  64|   0|   64|          0|
    |t2_load_9_reg_1235                 |  64|   0|   64|          0|
    |t2_load_reg_1053                   |  64|   0|   64|          0|
    |zext_ln57_4_reg_991                |   4|   0|    6|          2|
    |zext_ln57_8_reg_1068               |   4|   0|    7|          3|
    |add_ln61_reg_1048                  |  64|  32|   11|          0|
    |icmp_ln57_reg_909                  |  64|  32|    1|          0|
    |mul382_i_5_reg_1255                |  64|  32|   64|          0|
    |mul382_i_6_reg_1260                |  64|  32|   64|          0|
    |mul382_i_7_reg_1265                |  64|  32|   64|          0|
    |mul382_i_8_reg_1270                |  64|  32|   64|          0|
    |mul382_i_9_reg_1275                |  64|  32|   64|          0|
    |mul382_i_s_reg_1280                |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3224| 256| 3113|          5|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_170_p_din0    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_170_p_din1    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_170_p_opcode  |  out|    2|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_170_p_dout0   |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_174_p_din0    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_174_p_din1    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_174_p_dout0   |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|grp_fu_174_p_ce      |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26|  return value|
|S_buf_address0       |  out|    7|   ap_memory|                                                                  S_buf|         array|
|S_buf_ce0            |  out|    1|   ap_memory|                                                                  S_buf|         array|
|S_buf_q0             |   in|   64|   ap_memory|                                                                  S_buf|         array|
|v_buf_address0       |  out|   11|   ap_memory|                                                                  v_buf|         array|
|v_buf_ce0            |  out|    1|   ap_memory|                                                                  v_buf|         array|
|v_buf_we0            |  out|    1|   ap_memory|                                                                  v_buf|         array|
|v_buf_d0             |  out|   64|   ap_memory|                                                                  v_buf|         array|
|t2_address0          |  out|   11|   ap_memory|                                                                     t2|         array|
|t2_ce0               |  out|    1|   ap_memory|                                                                     t2|         array|
|t2_q0                |   in|   64|   ap_memory|                                                                     t2|         array|
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

