23:36:35
"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Sun Apr 02 23:41:37 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:41:38 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:41:38 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:41:38 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:41:40 2017

###########################################################]
Pre-mapping Report

# Sun Apr 02 23:41:40 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt 
Printing clock  summary report in "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:41:41 2017

###########################################################]
Map & Optimize Report

# Sun Apr 02 23:41:41 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 02 23:41:43 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kswg16
Cell usage:
SB_HFOSC        1 use
SB_LUT4         0 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 24MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:41:43 2017

###########################################################]


Synthesis exit by 0.
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_o_clk_out_c_THRU_LUT4_0_LC_0", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Error during constrained IO placement
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance o_clk_out_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_o_clk_out_c_THRU_LUT4_0_LC_0", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Error during constrained IO placement
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance o_clk_out_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_o_clk_out_c_THRU_LUT4_0_LC_0", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Error during constrained IO placement
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance o_clk_out_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sK:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/constraint/111.sdc " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/constraint/111.sdc 
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/constraint/111.sdc 
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_o_clk_out_c_THRU_LUT4_0_LC_0", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Error during constrained IO placement
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance o_clk_out_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Sun Apr 02 23:53:30 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!
File K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.

@E: CS160 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:12:1:18|Bad or missing port direction for 'i_rst_n'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:53:30 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:53:30 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Sun Apr 02 23:53:50 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.

@E: CS160 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":4:5:4:9|Bad or missing port direction for 'o_led'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:53:50 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:53:50 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Sun Apr 02 23:54:06 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:54:07 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:54:07 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:54:07 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_comp.srs changed - recompiling
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:54:08 2017

###########################################################]
Pre-mapping Report

# Sun Apr 02 23:54:08 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt 
Printing clock  summary report in "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock        Clock                     Clock
Clock                            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       166.640       inferred     Autoconstr_clkgroup_0     9    
=========================================================================================================

@W: MT529 :"k:\cloud\projects\lattice fpga\projects\hfosc_test\top.v":13:1:13:6|Found inferred clock top|o_clk_out_inferred_clock which controls 9 sequential elements including counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:54:09 2017

###########################################################]
Map & Optimize Report

# Sun Apr 02 23:54:09 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   163.57ns		  12 /         9

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc                 SB_HFOSC               9          counter[0]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|o_clk_out_inferred_clock with period 166.64ns. Please declare a user-defined clock on object "n:o_clk_out"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 02 23:54:11 2017
#


Top view:               top
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 159.961

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       149.7 MHz     166.640       6.679         159.961     inferred     Autoconstr_clkgroup_0
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock  top|o_clk_out_inferred_clock  |  166.640     159.961  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|o_clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                             Arrival            
Instance       Reference                        Type         Pin     Net            Time        Slack  
               Clock                                                                                   
-------------------------------------------------------------------------------------------------------
counter[1]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[1]     0.796       159.961
counter[0]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[0]     0.796       159.992
counter[2]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[2]     0.796       160.034
counter[3]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[3]     0.796       160.065
counter[5]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[5]     0.796       160.065
counter[6]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[6]     0.796       160.096
counter[4]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[4]     0.796       160.158
counter[7]     top|o_clk_out_inferred_clock     SB_DFFSR     Q       counter[7]     0.796       160.189
o_led          top|o_clk_out_inferred_clock     SB_DFFSR     Q       o_led_c        0.796       161.922
=======================================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                                 Required            
Instance       Reference                        Type         Pin     Net                Time         Slack  
               Clock                                                                                        
------------------------------------------------------------------------------------------------------------
o_led          top|o_clk_out_inferred_clock     SB_DFFSR     D       o_led_0            166.485      159.961
counter[7]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[7]     166.485      161.117
counter[6]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[6]     166.485      161.317
counter[5]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[5]     166.485      161.517
counter[4]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[4]     166.485      161.717
counter[3]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[3]     166.485      161.917
counter[0]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_i[0]       166.485      161.922
counter[1]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[1]     166.485      161.994
counter[2]     top|o_clk_out_inferred_clock     SB_DFFSR     D       counter_RNO[2]     166.485      161.994
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.640
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.485

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     159.961

    Number of logic level(s):                2
    Starting point:                          counter[1] / Q
    Ending point:                            o_led / D
    The start point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C
    The end   point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[1]          SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]          Net          -        -       1.599     -           3         
o_led_RNO_0         SB_LUT4      I0       In      -         2.395       -         
o_led_RNO_0         SB_LUT4      O        Out     0.661     3.056       -         
proc_\.o_led4_4     Net          -        -       1.371     -           1         
o_led_RNO           SB_LUT4      I1       In      -         4.427       -         
o_led_RNO           SB_LUT4      O        Out     0.589     5.017       -         
o_led_0             Net          -        -       1.507     -           1         
o_led               SB_DFFSR     D        In      -         6.524       -         
==================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kswg16
Cell usage:
SB_CARRY        6 uses
SB_DFFSR        9 uses
SB_HFOSC        1 use
SB_LUT4         12 uses

I/O ports: 2
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   top|o_clk_out_inferred_clock: 9

@S |Mapping Summary:
Total  LUTs: 12 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:54:11 2017

###########################################################]


Synthesis exit by 0.
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin o_clk_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
start to read sdc/scf file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
sdc_reader OK K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "o_clk_out" in the design.Following line is ignored:(in the file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc )
    create_clock  -period 150.000000 -name {o_clk_out} [get_ports {o_clk_out}]

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	6
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	6

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	14/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	2/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
Error during constrained IO placement
E2792: Instance i_rst_n_ibuf incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Sun Apr 02 23:59:47 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!
File K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:59:47 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:59:47 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:59:47 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_comp.srs changed - recompiling
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 02 23:59:49 2017

###########################################################]
Pre-mapping Report

# Sun Apr 02 23:59:49 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt 
Printing clock  summary report in "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock        Clock                     Clock
Clock                            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       166.640       inferred     Autoconstr_clkgroup_0     9    
=========================================================================================================

@W: MT529 :"k:\cloud\projects\lattice fpga\projects\hfosc_test\top.v":11:1:11:6|Found inferred clock top|o_clk_out_inferred_clock which controls 9 sequential elements including counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:59:49 2017

###########################################################]
Map & Optimize Report

# Sun Apr 02 23:59:50 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"k:\cloud\projects\lattice fpga\projects\hfosc_test\top.v":11:1:11:6|Found counter in view:work.top(verilog) instance counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   163.57ns		  10 /         9

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc                 SB_HFOSC               9          counter[0]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|o_clk_out_inferred_clock with period 166.64ns. Please declare a user-defined clock on object "n:o_clk_out"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 02 23:59:51 2017
#


Top view:               top
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 159.961

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       149.7 MHz     166.640       6.679         159.961     inferred     Autoconstr_clkgroup_0
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock  top|o_clk_out_inferred_clock  |  166.640     159.961  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|o_clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                           Arrival            
Instance       Reference                        Type       Pin     Net            Time        Slack  
               Clock                                                                                 
-----------------------------------------------------------------------------------------------------
counter[0]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[0]     0.796       159.961
counter[4]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[4]     0.796       159.992
counter[1]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[1]     0.796       160.034
counter[2]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[2]     0.796       160.065
counter[5]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[5]     0.796       160.065
counter[6]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[6]     0.796       160.096
counter[3]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[3]     0.796       160.158
counter[7]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[7]     0.796       160.189
o_led          top|o_clk_out_inferred_clock     SB_DFF     Q       o_led_c        0.796       161.922
=====================================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                             Required            
Instance       Reference                        Type       Pin     Net              Time         Slack  
               Clock                                                                                    
--------------------------------------------------------------------------------------------------------
o_led          top|o_clk_out_inferred_clock     SB_DFF     D       o_led_0          166.485      159.961
counter[7]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[7]     166.485      160.917
counter[6]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[6]     166.485      161.117
counter[5]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[5]     166.485      161.317
counter[4]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[4]     166.485      161.517
counter[3]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[3]     166.485      161.717
counter[2]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[2]     166.485      161.917
counter[0]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[0]     166.485      161.994
counter[1]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[1]     166.485      161.994
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.640
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.485

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     159.961

    Number of logic level(s):                2
    Starting point:                          counter[0] / Q
    Ending point:                            o_led / D
    The start point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C
    The end   point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
counter[0]          SB_DFF      Q        Out     0.796     0.796       -         
counter[0]          Net         -        -       1.599     -           3         
o_led_RNO_0         SB_LUT4     I0       In      -         2.395       -         
o_led_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
proc_\.o_led3_4     Net         -        -       1.371     -           1         
o_led_RNO           SB_LUT4     I1       In      -         4.427       -         
o_led_RNO           SB_LUT4     O        Out     0.589     5.017       -         
o_led_0             Net         -        -       1.507     -           1         
o_led               SB_DFF      D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kswg16
Cell usage:
SB_CARRY        7 uses
SB_DFF          9 uses
SB_HFOSC        1 use
SB_LUT4         11 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   top|o_clk_out_inferred_clock: 9

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 02 23:59:51 2017

###########################################################]


Synthesis exit by 0.
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
HFOSC_TEST_Implmnt: newer file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin i_rst_n doesn't exist in the design netlist.ignoring the set_io command on line 9 of file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
convertSetIOOldFormat exit 0
parse file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
start to read sdc/scf file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
sdc_reader OK K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "o_clk_out" in the design.Following line is ignored:(in the file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc )
    create_clock  -period 150.000000 -name {o_clk_out} [get_ports {o_clk_out}]

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
E2792: Instance o_led_obuf incorrectly constrained at SB_IO_OD location
Error during constrained IO placement
I2723: placment information file is dumped at : K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
start to read sdc/scf file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
sdc_reader OK K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "o_clk_out" in the design.Following line is ignored:(in the file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc )
    create_clock  -period 150.000000 -name {o_clk_out} [get_ports {o_clk_out}]

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	12/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: osc/CLKHF | Frequency: 170.06 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 12
Design pin: o_led illegally placed at package pin: A4
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
start to read sdc/scf file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
sdc_reader OK K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc 
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "o_clk_out" in the design.Following line is ignored:(in the file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\111.sdc )
    create_clock  -period 150.000000 -name {o_clk_out} [get_ports {o_clk_out}]

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HFOSC_TEST_syn.prj" -log "HFOSC_TEST_Implmnt/HFOSC_TEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HFOSC_TEST_Implmnt/HFOSC_TEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.01\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-J1G7P0B

# Mon Apr 03 00:02:31 2017

#Implementation: HFOSC_TEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 03 00:02:32 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 03 00:02:32 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 03 00:02:32 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_comp.srs changed - recompiling
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 03 00:02:33 2017

###########################################################]
Pre-mapping Report

# Mon Apr 03 00:02:33 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt 
Printing clock  summary report in "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock        Clock                     Clock
Clock                            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       166.640       inferred     Autoconstr_clkgroup_0     9    
=========================================================================================================

@W: MT529 :"k:\cloud\projects\lattice fpga\projects\hfosc_test\top.v":11:1:11:6|Found inferred clock top|o_clk_out_inferred_clock which controls 9 sequential elements including counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 03 00:02:34 2017

###########################################################]
Map & Optimize Report

# Mon Apr 03 00:02:34 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"k:\cloud\projects\lattice fpga\projects\hfosc_test\top.v":11:1:11:6|Found counter in view:work.top(verilog) instance counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   163.57ns		  10 /         9

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc                 SB_HFOSC               9          counter[0]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\synwork\HFOSC_TEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\HFOSC_TEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|o_clk_out_inferred_clock with period 166.64ns. Please declare a user-defined clock on object "n:o_clk_out"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 03 00:02:36 2017
#


Top view:               top
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 159.961

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock     6.0 MHz       149.7 MHz     166.640       6.679         159.961     inferred     Autoconstr_clkgroup_0
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
top|o_clk_out_inferred_clock  top|o_clk_out_inferred_clock  |  166.640     159.961  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|o_clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                           Arrival            
Instance       Reference                        Type       Pin     Net            Time        Slack  
               Clock                                                                                 
-----------------------------------------------------------------------------------------------------
counter[0]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[0]     0.796       159.961
counter[4]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[4]     0.796       159.992
counter[1]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[1]     0.796       160.034
counter[2]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[2]     0.796       160.065
counter[5]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[5]     0.796       160.065
counter[6]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[6]     0.796       160.096
counter[3]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[3]     0.796       160.158
counter[7]     top|o_clk_out_inferred_clock     SB_DFF     Q       counter[7]     0.796       160.189
o_led          top|o_clk_out_inferred_clock     SB_DFF     Q       o_led_c        0.796       161.922
=====================================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                             Required            
Instance       Reference                        Type       Pin     Net              Time         Slack  
               Clock                                                                                    
--------------------------------------------------------------------------------------------------------
o_led          top|o_clk_out_inferred_clock     SB_DFF     D       o_led_0          166.485      159.961
counter[7]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[7]     166.485      160.917
counter[6]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[6]     166.485      161.117
counter[5]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[5]     166.485      161.317
counter[4]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[4]     166.485      161.517
counter[3]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[3]     166.485      161.717
counter[2]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[2]     166.485      161.917
counter[0]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[0]     166.485      161.994
counter[1]     top|o_clk_out_inferred_clock     SB_DFF     D       counter_s[1]     166.485      161.994
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.640
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.485

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     159.961

    Number of logic level(s):                2
    Starting point:                          counter[0] / Q
    Ending point:                            o_led / D
    The start point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C
    The end   point is clocked by            top|o_clk_out_inferred_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
counter[0]          SB_DFF      Q        Out     0.796     0.796       -         
counter[0]          Net         -        -       1.599     -           3         
o_led_RNO_0         SB_LUT4     I0       In      -         2.395       -         
o_led_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
proc_\.o_led3_4     Net         -        -       1.371     -           1         
o_led_RNO           SB_LUT4     I1       In      -         4.427       -         
o_led_RNO           SB_LUT4     O        Out     0.589     5.017       -         
o_led_0             Net         -        -       1.507     -           1         
o_led               SB_DFF      D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kswg16
Cell usage:
SB_CARRY        7 uses
SB_DFF          9 uses
SB_HFOSC        1 use
SB_LUT4         11 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   top|o_clk_out_inferred_clock: 9

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 03 00:02:36 2017

###########################################################]


Synthesis exit by 0.
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
Current Implementation HFOSC_TEST_Implmnt its sbt path: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt
HFOSC_TEST_Implmnt: newer file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	12/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: osc/CLKHF | Frequency: 170.06 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 12
Translating sdc file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router" --sdf_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router --sdf_file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:44:20

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at osc/CLKHF
Read device time: 4
I1209: Started routing
I1223: Total Nets : 21 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\netlister.exe" --verilog "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.01.27914
Build Date:     Jan 12 2017 19:02:05

Generating Verilog & VHDL netlist files ...
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:42:55

Info-1409: Inferred clock at osc/CLKHF
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --design "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.01.27914
Build Date:     Jan 12 2017 19:01:41

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 25
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	12/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: osc/CLKHF | Frequency: 170.06 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 12
Translating sdc file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router" --sdf_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router --sdf_file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:44:20

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at osc/CLKHF
Read device time: 4
I1209: Started routing
I1223: Total Nets : 21 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\netlister.exe" --verilog "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.01.27914
Build Date:     Jan 12 2017 19:02:05

Generating Verilog & VHDL netlist files ...
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:42:55

Info-1409: Inferred clock at osc/CLKHF
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf " "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist" "-pSWG16" "-yK:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:38:15

Parsing edif file: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.edf...
Parsing constraint file: K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
sdc_reader OK K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/HFOSC_TEST.scf
Stored edif netlist at K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:49:50

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1248
    PLBs                        :	2/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	12/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: osc/CLKHF | Frequency: 170.06 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 25
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 25
used logic cells: 12
Translating sdc file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router" --sdf_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\router --sdf_file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:44:20

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at osc/CLKHF
Read device time: 4
I1209: Started routing
I1223: Total Nets : 21 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\netlister.exe" --verilog "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.01.27914
Build Date:     Jan 12 2017 19:02:05

Generating Verilog & VHDL netlist files ...
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib" --sdc-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40BT1K.lib --sdc-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file K:\Cloud\Projects\Lattice FPGA\Projects\HFOSC_TEST\HFOSC_TEST_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:42:55

Info-1409: Inferred clock at osc/CLKHF
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" --design "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.01.27914
Build Date:     Jan 12 2017 19:01:41

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.01/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T01.dev" "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "K:/Cloud/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.01.27914
Build Date:     Jan 12 2017 18:39:03

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 12
Design pin: o_led illegally placed at package pin: A4
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!
0:36:56
