{
    "code": "module TopModule (\n    input logic [3:0] in,\n    output logic [3:0] out_both,\n    output logic [3:0] out_any,\n    output logic [3:0] out_different\n);\n\n    assign out_both[3] = 1'b0;\n    assign out_both[2:0] = in[2:0] & in[3:1];\n\n    assign out_any[0] = 1'b0;\n    assign out_any[3:1] = in[3:1] | in[2:0];\n\n    assign out_different[0] = in[0] ^ in[3];\n    assign out_different[1] = in[1] ^ in[0];\n    assign out_different[2] = in[2] ^ in[1];\n    assign out_different[3] = in[3] ^ in[2];\n\nendmodule",
    "test_results": {
        "num_mismatch": 160,
        "passfail": "R"
    },
    "iterations_used": 1
}