// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_3_sub\Mysubsystem_17.v
// Created: 2024-06-10 19:00:30
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1962_3_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (In1,
           In2,
           In3,
           In4,
           In5,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  input   [7:0] In5;  // uint8
  output  [7:0] Out1;  // uint8


  reg [7:0] cfblk115_out1;  // uint8
  wire [7:0] cfblk12_out1;  // uint8
  wire [7:0] cfblk100_out1;  // uint8
  wire [7:0] cfblk62_out1;  // uint8
  reg [8:0] cfblk115_div_temp;  // ufix9
  reg [8:0] cfblk115_t_0_0;  // ufix9


  always @(In4, In5) begin
    cfblk115_div_temp = 9'b000000000;
    cfblk115_t_0_0 = 9'b000000000;
    if (In4 == 8'b00000000) begin
      cfblk115_out1 = 8'b11111111;
    end
    else begin
      cfblk115_t_0_0 = {1'b0, In5};
      cfblk115_div_temp = cfblk115_t_0_0 / In4;
      if (cfblk115_div_temp[8] != 1'b0) begin
        cfblk115_out1 = 8'b11111111;
      end
      else begin
        cfblk115_out1 = cfblk115_div_temp[7:0];
      end
    end
  end



  assign cfblk12_out1 = In3 - cfblk115_out1;



  assign cfblk100_out1 = cfblk12_out1 + In2;



  assign cfblk62_out1 = cfblk100_out1 - In1;



  assign Out1 = cfblk62_out1;

endmodule  // Mysubsystem_17

