/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [6:0] _012_;
  reg [6:0] _013_;
  wire [15:0] _014_;
  reg [6:0] _015_;
  wire [8:0] _016_;
  wire [3:0] _017_;
  reg [9:0] _018_;
  wire [7:0] _019_;
  reg [3:0] _020_;
  wire [8:0] _021_;
  wire [12:0] _022_;
  wire [2:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [16:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire [13:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire [6:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [7:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_70z;
  wire [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_87z;
  wire [5:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_94z;
  wire [2:0] celloutsig_0_95z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(_000_ & celloutsig_0_8z);
  assign celloutsig_0_30z = !(celloutsig_0_28z ? celloutsig_0_29z : celloutsig_0_7z[6]);
  assign celloutsig_0_36z = !(celloutsig_0_20z[6] ? celloutsig_0_14z[0] : celloutsig_0_29z);
  assign celloutsig_1_4z = !(celloutsig_1_1z[12] ? _003_ : celloutsig_1_1z[0]);
  assign celloutsig_1_6z = !(_005_ ? _004_ : celloutsig_1_3z);
  assign celloutsig_0_26z = ~celloutsig_0_7z[8];
  assign celloutsig_1_11z = ~((_003_ | celloutsig_1_4z) & (celloutsig_1_7z | celloutsig_1_7z));
  assign celloutsig_1_3z = _006_ | ~(_007_);
  assign celloutsig_0_28z = in_data[80] | ~(celloutsig_0_11z[13]);
  assign celloutsig_0_55z = celloutsig_0_53z | celloutsig_0_39z;
  assign celloutsig_0_53z = celloutsig_0_48z ^ celloutsig_0_23z;
  assign celloutsig_1_12z = celloutsig_1_3z ^ _003_;
  assign celloutsig_0_54z = ~(celloutsig_0_35z ^ celloutsig_0_43z[3]);
  assign celloutsig_0_57z = ~(celloutsig_0_51z[7] ^ in_data[53]);
  assign celloutsig_0_63z = ~(celloutsig_0_47z[0] ^ in_data[34]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[1] ^ celloutsig_0_4z[4]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z[4] ^ _009_);
  assign celloutsig_1_19z = ~(celloutsig_1_1z[0] ^ celloutsig_1_9z[1]);
  assign celloutsig_0_40z = { _010_[16:14], celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_39z, _010_[9], _002_, _010_[7:3], celloutsig_0_0z } + { celloutsig_0_7z[7:6], _011_[14:10], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[60:57] + { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_0_9z = { _010_[9], _010_[9], _002_, _010_[7:3] } + in_data[71:64];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _013_ <= 7'h00;
    else _013_ <= { _012_[6], celloutsig_0_22z, celloutsig_0_23z };
  reg [4:0] _045_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _045_ <= 5'h00;
    else _045_ <= _013_[5:1];
  assign _011_[14:10] = _045_;
  reg [15:0] _046_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _046_ <= 16'h0000;
    else _046_ <= { celloutsig_0_4z[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _014_[15:10], _010_[16:14], _014_[6:3], _012_[6], _014_[1:0] } = _046_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _015_ <= 7'h00;
    else _015_ <= { celloutsig_0_51z[9:5], celloutsig_0_35z, celloutsig_0_60z };
  reg [8:0] _048_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _048_ <= 9'h000;
    else _048_ <= celloutsig_1_1z[8:0];
  assign { _004_, _016_[7], _006_, _003_, _016_[4:3], _007_, _016_[1:0] } = _048_;
  reg [7:0] _049_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _049_ <= 8'h00;
    else _049_ <= celloutsig_0_2z[12:5];
  assign { _019_[7:2], _008_, _019_[0] } = _049_;
  reg [3:0] _050_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _050_ <= 4'h0;
    else _050_ <= { in_data[104:102], celloutsig_1_4z };
  assign { _017_[3:2], _005_, _009_ } = _050_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _018_ <= 10'h000;
    else _018_ <= { celloutsig_1_1z[6], celloutsig_1_0z, celloutsig_1_8z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _020_ <= 4'h0;
    else _020_ <= celloutsig_0_1z;
  reg [8:0] _053_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _053_ <= 9'h000;
    else _053_ <= celloutsig_0_7z[9:1];
  assign { _021_[8:2], _000_, _021_[0] } = _053_;
  reg [12:0] _054_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _054_ <= 13'h0000;
    else _054_ <= { celloutsig_0_24z[2:0], _019_[7:2], _008_, _019_[0], celloutsig_0_6z, celloutsig_0_6z };
  assign { _022_[12:6], _001_, _022_[4:0] } = _054_;
  reg [6:0] _055_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _055_ <= 7'h00;
    else _055_ <= in_data[47:41];
  assign { _010_[9], _002_, _010_[7:3] } = _055_;
  assign celloutsig_0_38z = { _014_[14:10], _010_[16:14], _014_[6:3], _012_[6] } / { 1'h1, celloutsig_0_1z[2], _010_[9], _002_, _010_[7:3], celloutsig_0_0z, celloutsig_0_34z };
  assign celloutsig_0_45z = { celloutsig_0_44z[4:2], celloutsig_0_23z } / { 1'h1, celloutsig_0_40z[14], celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_70z = { _019_[3:2], celloutsig_0_45z, celloutsig_0_61z } / { 1'h1, celloutsig_0_11z[11:1], celloutsig_0_16z };
  assign celloutsig_0_95z = celloutsig_0_89z[5:3] / { 1'h1, celloutsig_0_70z[9:8] };
  assign celloutsig_0_14z = { _014_[10], _010_[16:15] } / { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_20z = { _010_[5:4], celloutsig_0_1z, celloutsig_0_16z } / { 1'h1, celloutsig_0_11z[8:3] };
  assign celloutsig_0_39z = celloutsig_0_38z[11:3] >= { _022_[2:1], celloutsig_0_23z, _011_[14:10], celloutsig_0_29z };
  assign celloutsig_0_59z = celloutsig_0_51z >= { celloutsig_0_2z[12:4], celloutsig_0_0z };
  assign celloutsig_1_14z = { _004_, _016_[7], _006_, _003_, _016_[4:3], _007_ } <= { _016_[7], _006_, _003_, _016_[4:3], _007_, _016_[1] };
  assign celloutsig_1_17z = { celloutsig_1_13z[7:5], celloutsig_1_4z, celloutsig_1_15z } <= celloutsig_1_13z[7:3];
  assign celloutsig_0_12z = { in_data[46:24], celloutsig_0_7z } <= { celloutsig_0_7z[9:4], _014_[15:10], _010_[16:14], _014_[6:3], _012_[6], _014_[1:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_17z[6:4], _019_[7:2], _008_, _019_[0] } <= celloutsig_0_21z[13:3];
  assign celloutsig_0_31z = { _021_[7:2], celloutsig_0_26z } && _021_[8:2];
  assign celloutsig_0_8z = { celloutsig_0_1z[1:0], celloutsig_0_1z } && in_data[67:62];
  assign celloutsig_1_15z = { _006_, _003_, _016_[4] } && _018_[5:3];
  assign celloutsig_0_49z = { _021_[5:3], _021_[8:2], _000_, _021_[0] } < { celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_31z };
  assign celloutsig_0_60z = { celloutsig_0_22z[3:0], celloutsig_0_34z, celloutsig_0_59z, celloutsig_0_49z, celloutsig_0_14z } < { celloutsig_0_43z[6:5], celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_23z, _011_[14:10] };
  assign celloutsig_1_8z = in_data[178:166] < { _007_, _016_[1:0], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, _017_[3:2], _005_, _009_, celloutsig_1_7z };
  assign celloutsig_0_35z = celloutsig_0_26z & ~(in_data[52]);
  assign celloutsig_0_29z = celloutsig_0_20z[3] & ~(celloutsig_0_27z[1]);
  assign celloutsig_0_65z = celloutsig_0_17z[11:4] % { 1'h1, _011_[12:11], celloutsig_0_57z, celloutsig_0_63z, celloutsig_0_12z, celloutsig_0_54z, celloutsig_0_55z };
  assign celloutsig_1_1z = { in_data[110:103], celloutsig_1_0z } % { 1'h1, in_data[188:174] };
  assign celloutsig_0_21z = { _021_[4:2], _000_, _021_[0], celloutsig_0_2z } % { 1'h1, celloutsig_0_17z[10:3], _021_[8:2], _000_, _021_[0] };
  assign celloutsig_0_0z = ~ in_data[89:87];
  assign celloutsig_0_47z = ~ { celloutsig_0_20z[1:0], celloutsig_0_6z, celloutsig_0_39z };
  assign celloutsig_0_51z = { celloutsig_0_20z[6:1], celloutsig_0_4z } | { celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z } | { celloutsig_0_1z[2:0], _010_[9], _002_, _010_[7:3] };
  assign celloutsig_0_89z = celloutsig_0_38z[9:4] | celloutsig_0_7z[6:1];
  assign celloutsig_1_0z = in_data[175:168] | in_data[113:106];
  assign celloutsig_0_18z = celloutsig_0_11z[12:7] | { _021_[7:3], celloutsig_0_6z };
  assign celloutsig_0_24z = { in_data[42:36], celloutsig_0_12z, celloutsig_0_23z } | { celloutsig_0_9z[4:1], celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_41z = _013_[5:2] >> { celloutsig_0_40z[15:14], celloutsig_0_31z, celloutsig_0_23z };
  assign celloutsig_0_94z = { celloutsig_0_29z, celloutsig_0_19z, _013_ } >> { celloutsig_0_44z[12:9], _015_, celloutsig_0_87z };
  assign celloutsig_0_11z = { celloutsig_0_1z[3:1], celloutsig_0_2z } >> { _010_[15:14], _014_[6:3], _012_[6], _014_[1:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_9z[5:1] >> celloutsig_0_18z[5:1];
  assign celloutsig_0_27z = _022_[11:9] >> { _021_[3:2], _000_ };
  assign celloutsig_0_2z = { in_data[47:39], celloutsig_0_1z } >>> { in_data[48:40], celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:4] - { celloutsig_0_1z[3:1], celloutsig_0_0z };
  assign celloutsig_0_44z = { celloutsig_0_20z[4:0], celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_29z } - { celloutsig_0_21z[16:10], celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_0_61z = { celloutsig_0_60z, celloutsig_0_23z, celloutsig_0_22z } - celloutsig_0_7z[6:0];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z } - { _017_[3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_11z, _018_, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_17z } - { celloutsig_1_1z[2:1], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_0z, _017_[3:2], _005_, _009_, celloutsig_1_12z };
  assign celloutsig_0_43z = { _010_[16:14], _014_[6:3], _012_[6], celloutsig_0_36z } ^ { celloutsig_0_2z[8:1], celloutsig_0_8z };
  assign celloutsig_0_87z = { _011_[14:13], celloutsig_0_34z } ^ { celloutsig_0_65z[3:2], celloutsig_0_39z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_12z } ^ celloutsig_0_11z[15:2];
  assign celloutsig_0_19z = { celloutsig_0_17z[9:8], _020_ } ^ { _014_[13:10], celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_48z = ~((_021_[4] & celloutsig_0_30z) | celloutsig_0_41z[1]);
  assign celloutsig_0_34z = ~((celloutsig_0_27z[1] & _013_[3]) | (celloutsig_0_24z[4] & celloutsig_0_22z[4]));
  assign { celloutsig_1_13z[2], celloutsig_1_13z[0], celloutsig_1_13z[10:3] } = ~ { celloutsig_1_11z, celloutsig_1_7z, _016_[7], _006_, _003_, _016_[4:3], _007_, _016_[1:0] };
  assign { _010_[13:10], _010_[8], _010_[2:0] } = { celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_39z, _002_, celloutsig_0_0z };
  assign { _011_[16:15], _011_[9:0] } = { celloutsig_0_7z[7:6], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_14z };
  assign _012_[5:0] = { celloutsig_0_22z, celloutsig_0_23z };
  assign { _014_[9:7], _014_[2] } = { _010_[16:14], _012_[6] };
  assign { _016_[8], _016_[6:5], _016_[2] } = { _004_, _006_, _003_, _007_ };
  assign _017_[1:0] = { _005_, _009_ };
  assign _019_[1] = _008_;
  assign _021_[1] = _000_;
  assign _022_[5] = _001_;
  assign celloutsig_1_13z[1] = celloutsig_1_13z[2];
  assign { out_data[146:128], out_data[96], out_data[45:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
