<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv</a>
time_elapsed: 0.095s
</pre>
<pre class="log">
user_time: 0.068351
system_time: 0.026903999999999997
ram_usage: 11788

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class BasePacket;
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:1</a>: syntax error, unexpected IDENTIFIER
class BasePacket;
      ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
 virtual function void printB;
 ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass : BasePacket
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:10</a>: syntax error, unexpected &#39;:&#39;
endclass : BasePacket
         ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class My_Packet extends BasePacket;
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;extends&#39;
class My_Packet extends BasePacket;
                ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
 virtual function void printB;
 ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass : My_Packet
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:21</a>: syntax error, unexpected &#39;:&#39;
endclass : My_Packet
         ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:24</a>: syntax error, unexpected &#39;=&#39;, expecting &#39;,&#39; or &#39;;&#39;
 BasePacket P1 = new;
               ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
 BasePacket P1 = new;
                 ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:25</a>: syntax error, unexpected &#39;=&#39;, expecting &#39;,&#39; or &#39;;&#39;
 My_Packet P2 = new;
              ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
 My_Packet P2 = new;
                ^~~
%Error: Exiting due to 14 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>