{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699352990940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699352990947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 15:59:50 2023 " "Processing started: Tue Nov 07 15:59:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699352990947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699352990947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synch_UpDown_Ctr_16bit -c Synch_UpDown_Ctr_16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synch_UpDown_Ctr_16bit -c Synch_UpDown_Ctr_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699352990947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699352991353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699352991353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FlipFlop-Behav " "Found design unit 1: JK_FlipFlop-Behav" {  } { { "JK_FlipFlop.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/JK_FlipFlop.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FlipFlop " "Found entity 1: JK_FlipFlop" {  } { { "JK_FlipFlop.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/JK_FlipFlop.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699353000021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 41 20 " "Found 41 design units, including 20 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_4-Equations " "Found design unit 5: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NAND_3-Equations " "Found design unit 7: NAND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NAND_4-Equations " "Found design unit 8: NAND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_2-Equations " "Found design unit 9: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3-Equations " "Found design unit 10: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_4-Equations " "Found design unit 11: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 NOR_2-Equations " "Found design unit 12: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 NOR_3-Equations " "Found design unit 13: NOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR_4-Equations " "Found design unit 14: NOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 XOR_2-Equations " "Found design unit 15: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 XOR_3-Equations " "Found design unit 16: XOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 XOR_4-Equations " "Found design unit 17: XOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 XNOR_2-Equations " "Found design unit 18: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 XNOR_3-Equations " "Found design unit 19: XNOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 288 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR_4-Equations " "Found design unit 20: XNOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 HALF_ADDER-Equations " "Found design unit 21: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "6 NAND_3 " "Found entity 6: NAND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "7 NAND_4 " "Found entity 7: NAND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_2 " "Found entity 8: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3 " "Found entity 9: OR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_4 " "Found entity 10: OR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOR_2 " "Found entity 11: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR_3 " "Found entity 12: NOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR_4 " "Found entity 13: NOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "14 XOR_2 " "Found entity 14: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "15 XOR_3 " "Found entity 15: XOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "16 XOR_4 " "Found entity 16: XOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "17 XNOR_2 " "Found entity 17: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR_3 " "Found entity 18: XNOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR_4 " "Found entity 19: XNOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "20 HALF_ADDER " "Found entity 20: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Gates.vhdl" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699353000021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch_updown_ctr_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file synch_updown_ctr_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synch_UpDown_Ctr_16bit-STRUCT " "Found design unit 1: Synch_UpDown_Ctr_16bit-STRUCT" {  } { { "Synch_UpDown_Ctr_16bit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Synch_UpDown_Ctr_16bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synch_UpDown_Ctr_16bit " "Found entity 1: Synch_UpDown_Ctr_16bit" {  } { { "Synch_UpDown_Ctr_16bit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Synch_UpDown_Ctr_16bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699353000021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-TB_BHV " "Found design unit 1: Testbench-TB_BHV" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699353000038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699353000038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synch_UpDown_Ctr_16bit " "Elaborating entity \"Synch_UpDown_Ctr_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699353000053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FlipFlop JK_FlipFlop:JK0 " "Elaborating entity \"JK_FlipFlop\" for hierarchy \"JK_FlipFlop:JK0\"" {  } { { "Synch_UpDown_Ctr_16bit.vhdl" "JK0" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Synch_UpDown_Ctr_16bit.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699353000069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:\\JK:1:andforQ " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:\\JK:1:andforQ\"" {  } { { "Synch_UpDown_Ctr_16bit.vhdl" "\\JK:1:andforQ" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Synch_UpDown_Ctr_16bit.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699353000069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:\\JK:1:ORfeedingJK " "Elaborating entity \"OR_2\" for hierarchy \"OR_2:\\JK:1:ORfeedingJK\"" {  } { { "Synch_UpDown_Ctr_16bit.vhdl" "\\JK:1:ORfeedingJK" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/Synch_UpDown_Ctr_16bit.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699353000069 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_FlipFlop:JK0\|temp JK_FlipFlop:JK0\|temp~_emulated JK_FlipFlop:JK0\|temp~1 " "Register \"JK_FlipFlop:JK0\|temp\" is converted into an equivalent circuit using register \"JK_FlipFlop:JK0\|temp~_emulated\" and latch \"JK_FlipFlop:JK0\|temp~1\"" {  } { { "JK_FlipFlop.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/Synch_UpDown_Ctr_16bit/JK_FlipFlop.vhdl" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699353000382 "|Synch_UpDown_Ctr_16bit|JK_FlipFlop:JK0|temp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699353000382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699353000454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699353000754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699353000754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699353000781 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699353000781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699353000781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699353000781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699353000781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 16:00:00 2023 " "Processing ended: Tue Nov 07 16:00:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699353000781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699353000781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699353000781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699353000781 ""}
