
pwm_ic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08005b88  08005b88  00015b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fdc  08005fdc  0002023c  2**0
                  CONTENTS
  4 .ARM          00000008  08005fdc  08005fdc  00015fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fe4  08005fe4  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe4  08005fe4  00015fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fe8  08005fe8  00015fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  08005fec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000023c  08006228  0002023c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006228  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000127a5  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002042  00000000  00000000  00032a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000d313  00000000  00000000  00034a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  00041d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b90  00000000  00000000  00042940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001721d  00000000  00000000  000434d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011f62  00000000  00000000  0005a6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f5da  00000000  00000000  0006c64f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000fbc29  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003100  00000000  00000000  000fbc7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000023c 	.word	0x2000023c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005b6c 	.word	0x08005b6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000240 	.word	0x20000240
 80001dc:	08005b6c 	.word	0x08005b6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb0:	b530      	push	{r4, r5, lr}
 8000eb2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	2400      	movs	r4, #0
 8000eb6:	9405      	str	r4, [sp, #20]
 8000eb8:	9406      	str	r4, [sp, #24]
 8000eba:	9407      	str	r4, [sp, #28]
 8000ebc:	9408      	str	r4, [sp, #32]
 8000ebe:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec0:	9401      	str	r4, [sp, #4]
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	; (8000f3c <MX_GPIO_Init+0x8c>)
 8000ec4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ec6:	f042 0204 	orr.w	r2, r2, #4
 8000eca:	631a      	str	r2, [r3, #48]	; 0x30
 8000ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ece:	f002 0204 	and.w	r2, r2, #4
 8000ed2:	9201      	str	r2, [sp, #4]
 8000ed4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ed6:	9402      	str	r4, [sp, #8]
 8000ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ede:	631a      	str	r2, [r3, #48]	; 0x30
 8000ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ee2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000ee6:	9202      	str	r2, [sp, #8]
 8000ee8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eea:	9403      	str	r4, [sp, #12]
 8000eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eee:	f042 0201 	orr.w	r2, r2, #1
 8000ef2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ef4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ef6:	f002 0201 	and.w	r2, r2, #1
 8000efa:	9203      	str	r2, [sp, #12]
 8000efc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	9404      	str	r4, [sp, #16]
 8000f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f02:	f042 0202 	orr.w	r2, r2, #2
 8000f06:	631a      	str	r2, [r3, #48]	; 0x30
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	9304      	str	r3, [sp, #16]
 8000f10:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000f12:	4d0b      	ldr	r5, [pc, #44]	; (8000f40 <MX_GPIO_Init+0x90>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1a:	4628      	mov	r0, r5
 8000f1c:	f000 fd14 	bl	8001948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f24:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f26:	2311      	movs	r3, #17
 8000f28:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	a905      	add	r1, sp, #20
 8000f30:	4628      	mov	r0, r5
 8000f32:	f000 fc31 	bl	8001798 <HAL_GPIO_Init>

}
 8000f36:	b00b      	add	sp, #44	; 0x2c
 8000f38:	bd30      	pop	{r4, r5, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020800 	.word	0x40020800

08000f44 <_write>:
	if (fd == 1 || fd == 2) {
 8000f44:	3801      	subs	r0, #1
 8000f46:	2801      	cmp	r0, #1
 8000f48:	d80a      	bhi.n	8000f60 <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 8000f4a:	b510      	push	{r4, lr}
 8000f4c:	4614      	mov	r4, r2
		hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len,
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f52:	b292      	uxth	r2, r2
 8000f54:	4805      	ldr	r0, [pc, #20]	; (8000f6c <_write+0x28>)
 8000f56:	f002 f822 	bl	8002f9e <HAL_UART_Transmit>
		if (hstatus == HAL_OK)
 8000f5a:	b920      	cbnz	r0, 8000f66 <_write+0x22>
			return len;
 8000f5c:	4620      	mov	r0, r4
}
 8000f5e:	bd10      	pop	{r4, pc}
	return -1;
 8000f60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8000f64:	4770      	bx	lr
			return -1;
 8000f66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f6a:	e7f8      	b.n	8000f5e <_write+0x1a>
 8000f6c:	200002b8 	.word	0x200002b8

08000f70 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000f70:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == TIM2) {
 8000f72:	6803      	ldr	r3, [r0, #0]
 8000f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f78:	d000      	beq.n	8000f7c <HAL_TIM_IC_CaptureCallback+0xc>
}
 8000f7a:	bd38      	pop	{r3, r4, r5, pc}
 8000f7c:	4604      	mov	r4, r0
		uint32_t cl = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f7e:	2100      	movs	r1, #0
 8000f80:	f001 f914 	bl	80021ac <HAL_TIM_ReadCapturedValue>
 8000f84:	4605      	mov	r5, r0
		uint32_t ch = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000f86:	2104      	movs	r1, #4
 8000f88:	4620      	mov	r0, r4
 8000f8a:	f001 f90f 	bl	80021ac <HAL_TIM_ReadCapturedValue>
 8000f8e:	ee07 0a10 	vmov	s14, r0
		freq = (float) TIMER_CLOCK_FREQ / (cl + 1);
 8000f92:	1c6b      	adds	r3, r5, #1
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f9c:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8000fcc <HAL_TIM_IC_CaptureCallback+0x5c>
 8000fa0:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000fa6:	edc3 6a00 	vstr	s13, [r3]
		duty = (float) 100 * ch / cl;
 8000faa:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000fae:	eddf 7a09 	vldr	s15, [pc, #36]	; 8000fd4 <HAL_TIM_IC_CaptureCallback+0x64>
 8000fb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fb6:	ee07 5a90 	vmov	s15, r5
 8000fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fbe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000fc4:	edc3 6a00 	vstr	s13, [r3]
}
 8000fc8:	e7d7      	b.n	8000f7a <HAL_TIM_IC_CaptureCallback+0xa>
 8000fca:	bf00      	nop
 8000fcc:	4cb71b00 	.word	0x4cb71b00
 8000fd0:	2000025c 	.word	0x2000025c
 8000fd4:	42c80000 	.word	0x42c80000
 8000fd8:	20000258 	.word	0x20000258

08000fdc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fde:	e7fe      	b.n	8000fde <Error_Handler+0x2>

08000fe0 <MX_TIM4_Init>:
{
 8000fe0:	b500      	push	{lr}
 8000fe2:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	930a      	str	r3, [sp, #40]	; 0x28
 8000fe8:	930b      	str	r3, [sp, #44]	; 0x2c
 8000fea:	930c      	str	r3, [sp, #48]	; 0x30
 8000fec:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fee:	9308      	str	r3, [sp, #32]
 8000ff0:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ff2:	9301      	str	r3, [sp, #4]
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	9303      	str	r3, [sp, #12]
 8000ff8:	9304      	str	r3, [sp, #16]
 8000ffa:	9305      	str	r3, [sp, #20]
 8000ffc:	9306      	str	r3, [sp, #24]
 8000ffe:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8001000:	481f      	ldr	r0, [pc, #124]	; (8001080 <MX_TIM4_Init+0xa0>)
 8001002:	4a20      	ldr	r2, [pc, #128]	; (8001084 <MX_TIM4_Init+0xa4>)
 8001004:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 47;
 8001006:	222f      	movs	r2, #47	; 0x2f
 8001008:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800100a:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 999;
 800100c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001010:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001012:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001014:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001016:	f001 f9f1 	bl	80023fc <HAL_TIM_Base_Init>
 800101a:	bb30      	cbnz	r0, 800106a <MX_TIM4_Init+0x8a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001020:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001022:	a90a      	add	r1, sp, #40	; 0x28
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <MX_TIM4_Init+0xa0>)
 8001026:	f001 fbaf 	bl	8002788 <HAL_TIM_ConfigClockSource>
 800102a:	bb00      	cbnz	r0, 800106e <MX_TIM4_Init+0x8e>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800102c:	4814      	ldr	r0, [pc, #80]	; (8001080 <MX_TIM4_Init+0xa0>)
 800102e:	f001 fa11 	bl	8002454 <HAL_TIM_PWM_Init>
 8001032:	b9f0      	cbnz	r0, 8001072 <MX_TIM4_Init+0x92>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800103a:	a908      	add	r1, sp, #32
 800103c:	4810      	ldr	r0, [pc, #64]	; (8001080 <MX_TIM4_Init+0xa0>)
 800103e:	f001 fe71 	bl	8002d24 <HAL_TIMEx_MasterConfigSynchronization>
 8001042:	b9c0      	cbnz	r0, 8001076 <MX_TIM4_Init+0x96>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001044:	2360      	movs	r3, #96	; 0x60
 8001046:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 900;
 8001048:	f44f 7361 	mov.w	r3, #900	; 0x384
 800104c:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800104e:	2200      	movs	r2, #0
 8001050:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001052:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001054:	a901      	add	r1, sp, #4
 8001056:	480a      	ldr	r0, [pc, #40]	; (8001080 <MX_TIM4_Init+0xa0>)
 8001058:	f001 fa86 	bl	8002568 <HAL_TIM_PWM_ConfigChannel>
 800105c:	b968      	cbnz	r0, 800107a <MX_TIM4_Init+0x9a>
  HAL_TIM_MspPostInit(&htim4);
 800105e:	4808      	ldr	r0, [pc, #32]	; (8001080 <MX_TIM4_Init+0xa0>)
 8001060:	f000 f9de 	bl	8001420 <HAL_TIM_MspPostInit>
}
 8001064:	b00f      	add	sp, #60	; 0x3c
 8001066:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800106a:	f7ff ffb7 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800106e:	f7ff ffb5 	bl	8000fdc <Error_Handler>
    Error_Handler();
 8001072:	f7ff ffb3 	bl	8000fdc <Error_Handler>
    Error_Handler();
 8001076:	f7ff ffb1 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800107a:	f7ff ffaf 	bl	8000fdc <Error_Handler>
 800107e:	bf00      	nop
 8001080:	20000270 	.word	0x20000270
 8001084:	40000800 	.word	0x40000800

08001088 <MX_USART1_UART_Init>:
{
 8001088:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800108a:	480a      	ldr	r0, [pc, #40]	; (80010b4 <MX_USART1_UART_Init+0x2c>)
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_USART1_UART_Init+0x30>)
 800108e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 921600;
 8001090:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8001094:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001096:	2300      	movs	r3, #0
 8001098:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800109a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800109c:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800109e:	220c      	movs	r2, #12
 80010a0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010a6:	f001 ff4b 	bl	8002f40 <HAL_UART_Init>
 80010aa:	b900      	cbnz	r0, 80010ae <MX_USART1_UART_Init+0x26>
}
 80010ac:	bd08      	pop	{r3, pc}
    Error_Handler();
 80010ae:	f7ff ff95 	bl	8000fdc <Error_Handler>
 80010b2:	bf00      	nop
 80010b4:	200002b8 	.word	0x200002b8
 80010b8:	40011000 	.word	0x40011000

080010bc <MX_TIM2_Init>:
{
 80010bc:	b500      	push	{lr}
 80010be:	b091      	sub	sp, #68	; 0x44
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c0:	2300      	movs	r3, #0
 80010c2:	930c      	str	r3, [sp, #48]	; 0x30
 80010c4:	930d      	str	r3, [sp, #52]	; 0x34
 80010c6:	930e      	str	r3, [sp, #56]	; 0x38
 80010c8:	930f      	str	r3, [sp, #60]	; 0x3c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010ca:	9307      	str	r3, [sp, #28]
 80010cc:	9308      	str	r3, [sp, #32]
 80010ce:	9309      	str	r3, [sp, #36]	; 0x24
 80010d0:	930a      	str	r3, [sp, #40]	; 0x28
 80010d2:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_IC_InitTypeDef sConfigIC = {0};
 80010d4:	9303      	str	r3, [sp, #12]
 80010d6:	9304      	str	r3, [sp, #16]
 80010d8:	9305      	str	r3, [sp, #20]
 80010da:	9306      	str	r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	9302      	str	r3, [sp, #8]
  htim2.Instance = TIM2;
 80010e0:	482b      	ldr	r0, [pc, #172]	; (8001190 <MX_TIM2_Init+0xd4>)
 80010e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010e6:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 80010e8:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ea:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010f0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010f6:	f001 f981 	bl	80023fc <HAL_TIM_Base_Init>
 80010fa:	2800      	cmp	r0, #0
 80010fc:	d139      	bne.n	8001172 <MX_TIM2_Init+0xb6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001102:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001104:	a90c      	add	r1, sp, #48	; 0x30
 8001106:	4822      	ldr	r0, [pc, #136]	; (8001190 <MX_TIM2_Init+0xd4>)
 8001108:	f001 fb3e 	bl	8002788 <HAL_TIM_ConfigClockSource>
 800110c:	2800      	cmp	r0, #0
 800110e:	d132      	bne.n	8001176 <MX_TIM2_Init+0xba>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001110:	481f      	ldr	r0, [pc, #124]	; (8001190 <MX_TIM2_Init+0xd4>)
 8001112:	f001 f9cb 	bl	80024ac <HAL_TIM_IC_Init>
 8001116:	2800      	cmp	r0, #0
 8001118:	d12f      	bne.n	800117a <MX_TIM2_Init+0xbe>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800111a:	2304      	movs	r3, #4
 800111c:	9307      	str	r3, [sp, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800111e:	2350      	movs	r3, #80	; 0x50
 8001120:	9308      	str	r3, [sp, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001122:	2300      	movs	r3, #0
 8001124:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001126:	930a      	str	r3, [sp, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001128:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800112a:	a907      	add	r1, sp, #28
 800112c:	4818      	ldr	r0, [pc, #96]	; (8001190 <MX_TIM2_Init+0xd4>)
 800112e:	f001 fc06 	bl	800293e <HAL_TIM_SlaveConfigSynchro>
 8001132:	bb20      	cbnz	r0, 800117e <MX_TIM2_Init+0xc2>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001134:	2200      	movs	r2, #0
 8001136:	9203      	str	r2, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001138:	2301      	movs	r3, #1
 800113a:	9304      	str	r3, [sp, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800113c:	9205      	str	r2, [sp, #20]
  sConfigIC.ICFilter = 0;
 800113e:	9206      	str	r2, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001140:	a903      	add	r1, sp, #12
 8001142:	4813      	ldr	r0, [pc, #76]	; (8001190 <MX_TIM2_Init+0xd4>)
 8001144:	f001 fab2 	bl	80026ac <HAL_TIM_IC_ConfigChannel>
 8001148:	b9d8      	cbnz	r0, 8001182 <MX_TIM2_Init+0xc6>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800114a:	2302      	movs	r3, #2
 800114c:	9303      	str	r3, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800114e:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001150:	2204      	movs	r2, #4
 8001152:	a903      	add	r1, sp, #12
 8001154:	480e      	ldr	r0, [pc, #56]	; (8001190 <MX_TIM2_Init+0xd4>)
 8001156:	f001 faa9 	bl	80026ac <HAL_TIM_IC_ConfigChannel>
 800115a:	b9a0      	cbnz	r0, 8001186 <MX_TIM2_Init+0xca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115c:	2300      	movs	r3, #0
 800115e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001160:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001162:	a901      	add	r1, sp, #4
 8001164:	480a      	ldr	r0, [pc, #40]	; (8001190 <MX_TIM2_Init+0xd4>)
 8001166:	f001 fddd 	bl	8002d24 <HAL_TIMEx_MasterConfigSynchronization>
 800116a:	b970      	cbnz	r0, 800118a <MX_TIM2_Init+0xce>
}
 800116c:	b011      	add	sp, #68	; 0x44
 800116e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001172:	f7ff ff33 	bl	8000fdc <Error_Handler>
    Error_Handler();
 8001176:	f7ff ff31 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800117a:	f7ff ff2f 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800117e:	f7ff ff2d 	bl	8000fdc <Error_Handler>
    Error_Handler();
 8001182:	f7ff ff2b 	bl	8000fdc <Error_Handler>
    Error_Handler();
 8001186:	f7ff ff29 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800118a:	f7ff ff27 	bl	8000fdc <Error_Handler>
 800118e:	bf00      	nop
 8001190:	200002fc 	.word	0x200002fc

08001194 <SystemClock_Config>:
{
 8001194:	b500      	push	{lr}
 8001196:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001198:	2230      	movs	r2, #48	; 0x30
 800119a:	2100      	movs	r1, #0
 800119c:	a808      	add	r0, sp, #32
 800119e:	f001 ff95 	bl	80030cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a2:	2300      	movs	r3, #0
 80011a4:	9303      	str	r3, [sp, #12]
 80011a6:	9304      	str	r3, [sp, #16]
 80011a8:	9305      	str	r3, [sp, #20]
 80011aa:	9306      	str	r3, [sp, #24]
 80011ac:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	4a1f      	ldr	r2, [pc, #124]	; (8001230 <SystemClock_Config+0x9c>)
 80011b2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80011b4:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80011b8:	6411      	str	r1, [r2, #64]	; 0x40
 80011ba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80011bc:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80011c0:	9201      	str	r2, [sp, #4]
 80011c2:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <SystemClock_Config+0xa0>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011da:	2301      	movs	r3, #1
 80011dc:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011e2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e4:	2302      	movs	r3, #2
 80011e6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011e8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80011ec:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80011ee:	2219      	movs	r2, #25
 80011f0:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80011f2:	22c0      	movs	r2, #192	; 0xc0
 80011f4:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f6:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011f8:	2304      	movs	r3, #4
 80011fa:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fc:	a808      	add	r0, sp, #32
 80011fe:	f000 fbb3 	bl	8001968 <HAL_RCC_OscConfig>
 8001202:	b988      	cbnz	r0, 8001228 <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001204:	230f      	movs	r3, #15
 8001206:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001208:	2302      	movs	r3, #2
 800120a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120c:	2300      	movs	r3, #0
 800120e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001210:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001214:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001216:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001218:	2103      	movs	r1, #3
 800121a:	a803      	add	r0, sp, #12
 800121c:	f000 fdf0 	bl	8001e00 <HAL_RCC_ClockConfig>
 8001220:	b920      	cbnz	r0, 800122c <SystemClock_Config+0x98>
}
 8001222:	b015      	add	sp, #84	; 0x54
 8001224:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001228:	f7ff fed8 	bl	8000fdc <Error_Handler>
    Error_Handler();
 800122c:	f7ff fed6 	bl	8000fdc <Error_Handler>
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <main>:
{
 8001238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800123c:	b083      	sub	sp, #12
  HAL_Init();
 800123e:	f000 fa15 	bl	800166c <HAL_Init>
  SystemClock_Config();
 8001242:	f7ff ffa7 	bl	8001194 <SystemClock_Config>
  MX_GPIO_Init();
 8001246:	f7ff fe33 	bl	8000eb0 <MX_GPIO_Init>
  MX_TIM4_Init();
 800124a:	f7ff fec9 	bl	8000fe0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800124e:	f7ff ff1b 	bl	8001088 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001252:	f7ff ff33 	bl	80010bc <MX_TIM2_Init>
	DBG("Firing up PWM");
 8001256:	4831      	ldr	r0, [pc, #196]	; (800131c <main+0xe4>)
 8001258:	f002 fbaa 	bl	80039b0 <iprintf>
 800125c:	200a      	movs	r0, #10
 800125e:	f002 fbbf 	bl	80039e0 <putchar>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);   // Output PWM Generation
 8001262:	2100      	movs	r1, #0
 8001264:	482e      	ldr	r0, [pc, #184]	; (8001320 <main+0xe8>)
 8001266:	f001 fba5 	bl	80029b4 <HAL_TIM_PWM_Start>
	DBG("Firing up PWM Input Capture");
 800126a:	482e      	ldr	r0, [pc, #184]	; (8001324 <main+0xec>)
 800126c:	f002 fba0 	bl	80039b0 <iprintf>
 8001270:	200a      	movs	r0, #10
 8001272:	f002 fbb5 	bl	80039e0 <putchar>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // Primary channel - rising edge
 8001276:	4c2c      	ldr	r4, [pc, #176]	; (8001328 <main+0xf0>)
 8001278:	2100      	movs	r1, #0
 800127a:	4620      	mov	r0, r4
 800127c:	f001 fca0 	bl	8002bc0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);    // Secondary channel - falling edge
 8001280:	2104      	movs	r1, #4
 8001282:	4620      	mov	r0, r4
 8001284:	f001 fc0e 	bl	8002aa4 <HAL_TIM_IC_Start>
	uint32_t now = 0, last_blink = 0, last_print = 0, last_change = 0;
 8001288:	2700      	movs	r7, #0
 800128a:	463e      	mov	r6, r7
 800128c:	463d      	mov	r5, r7
 800128e:	e000      	b.n	8001292 <main+0x5a>
			last_change = now;
 8001290:	4627      	mov	r7, r4
		now = HAL_GetTick();
 8001292:	f000 fa11 	bl	80016b8 <HAL_GetTick>
 8001296:	4604      	mov	r4, r0
		if (now - last_blink >= 500) {
 8001298:	1b43      	subs	r3, r0, r5
 800129a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800129e:	d21b      	bcs.n	80012d8 <main+0xa0>
		if (now - last_print >= 1000) {
 80012a0:	1ba3      	subs	r3, r4, r6
 80012a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80012a6:	d21e      	bcs.n	80012e6 <main+0xae>
		if (now - last_change >= 2000) {
 80012a8:	1be3      	subs	r3, r4, r7
 80012aa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80012ae:	d3f0      	bcc.n	8001292 <main+0x5a>
			__HAL_TIM_SET_PRESCALER(&htim4, pwm_vals[pwm_vals_count][0]);
 80012b0:	491e      	ldr	r1, [pc, #120]	; (800132c <main+0xf4>)
 80012b2:	680b      	ldr	r3, [r1, #0]
 80012b4:	4a1a      	ldr	r2, [pc, #104]	; (8001320 <main+0xe8>)
 80012b6:	6810      	ldr	r0, [r2, #0]
 80012b8:	4a1d      	ldr	r2, [pc, #116]	; (8001330 <main+0xf8>)
 80012ba:	f852 7033 	ldr.w	r7, [r2, r3, lsl #3]
 80012be:	6287      	str	r7, [r0, #40]	; 0x28
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pwm_vals[pwm_vals_count][1]);
 80012c0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80012c4:	6852      	ldr	r2, [r2, #4]
 80012c6:	6342      	str	r2, [r0, #52]	; 0x34
			++pwm_vals_count;
 80012c8:	3301      	adds	r3, #1
 80012ca:	600b      	str	r3, [r1, #0]
			if (pwm_vals_count >= sizeof(pwm_vals) / sizeof(pwm_vals[0])) {
 80012cc:	2b0b      	cmp	r3, #11
 80012ce:	d9df      	bls.n	8001290 <main+0x58>
				pwm_vals_count = 0;
 80012d0:	2200      	movs	r2, #0
 80012d2:	600a      	str	r2, [r1, #0]
			last_change = now;
 80012d4:	4627      	mov	r7, r4
 80012d6:	e7dc      	b.n	8001292 <main+0x5a>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80012d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012dc:	4815      	ldr	r0, [pc, #84]	; (8001334 <main+0xfc>)
 80012de:	f000 fb39 	bl	8001954 <HAL_GPIO_TogglePin>
			last_blink = now;
 80012e2:	4625      	mov	r5, r4
 80012e4:	e7dc      	b.n	80012a0 <main+0x68>
			DBG("Tick %4lu freq = %4.1f Hz duty = %2.1f %%", now / 1000, freq, duty);
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <main+0x100>)
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	f7ff f935 	bl	8000558 <__aeabi_f2d>
 80012ee:	4680      	mov	r8, r0
 80012f0:	4689      	mov	r9, r1
 80012f2:	4e12      	ldr	r6, [pc, #72]	; (800133c <main+0x104>)
 80012f4:	fba6 3604 	umull	r3, r6, r6, r4
 80012f8:	09b6      	lsrs	r6, r6, #6
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <main+0x108>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	f7ff f92b 	bl	8000558 <__aeabi_f2d>
 8001302:	e9cd 0100 	strd	r0, r1, [sp]
 8001306:	4642      	mov	r2, r8
 8001308:	464b      	mov	r3, r9
 800130a:	4631      	mov	r1, r6
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <main+0x10c>)
 800130e:	f002 fb4f 	bl	80039b0 <iprintf>
 8001312:	200a      	movs	r0, #10
 8001314:	f002 fb64 	bl	80039e0 <putchar>
			last_print = now;
 8001318:	4626      	mov	r6, r4
 800131a:	e7c5      	b.n	80012a8 <main+0x70>
 800131c:	08005b88 	.word	0x08005b88
 8001320:	20000270 	.word	0x20000270
 8001324:	08005b98 	.word	0x08005b98
 8001328:	200002fc 	.word	0x200002fc
 800132c:	20000260 	.word	0x20000260
 8001330:	20000000 	.word	0x20000000
 8001334:	40020800 	.word	0x40020800
 8001338:	2000025c 	.word	0x2000025c
 800133c:	10624dd3 	.word	0x10624dd3
 8001340:	20000258 	.word	0x20000258
 8001344:	08005bb4 	.word	0x08005bb4

08001348 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134a:	2100      	movs	r1, #0
 800134c:	9100      	str	r1, [sp, #0]
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <HAL_MspInit+0x34>)
 8001350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001352:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001356:	645a      	str	r2, [r3, #68]	; 0x44
 8001358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800135a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800135e:	9200      	str	r2, [sp, #0]
 8001360:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	9101      	str	r1, [sp, #4]
 8001364:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001366:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800136a:	641a      	str	r2, [r3, #64]	; 0x40
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001376:	b002      	add	sp, #8
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800

08001380 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001380:	b510      	push	{r4, lr}
 8001382:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	2300      	movs	r3, #0
 8001386:	9303      	str	r3, [sp, #12]
 8001388:	9304      	str	r3, [sp, #16]
 800138a:	9305      	str	r3, [sp, #20]
 800138c:	9306      	str	r3, [sp, #24]
 800138e:	9307      	str	r3, [sp, #28]
  if(htim_base->Instance==TIM2)
 8001390:	6803      	ldr	r3, [r0, #0]
 8001392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001396:	d004      	beq.n	80013a2 <HAL_TIM_Base_MspInit+0x22>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001398:	4a1e      	ldr	r2, [pc, #120]	; (8001414 <HAL_TIM_Base_MspInit+0x94>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d02d      	beq.n	80013fa <HAL_TIM_Base_MspInit+0x7a>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800139e:	b008      	add	sp, #32
 80013a0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013a2:	2400      	movs	r4, #0
 80013a4:	9400      	str	r4, [sp, #0]
 80013a6:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80013aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ac:	f042 0201 	orr.w	r2, r2, #1
 80013b0:	641a      	str	r2, [r3, #64]	; 0x40
 80013b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013b4:	f002 0201 	and.w	r2, r2, #1
 80013b8:	9200      	str	r2, [sp, #0]
 80013ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	9401      	str	r4, [sp, #4]
 80013be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013c0:	f042 0201 	orr.w	r2, r2, #1
 80013c4:	631a      	str	r2, [r3, #48]	; 0x30
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM_IN_Pin;
 80013d0:	2320      	movs	r3, #32
 80013d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013dc:	2301      	movs	r3, #1
 80013de:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(PWM_IN_GPIO_Port, &GPIO_InitStruct);
 80013e0:	a903      	add	r1, sp, #12
 80013e2:	480d      	ldr	r0, [pc, #52]	; (8001418 <HAL_TIM_Base_MspInit+0x98>)
 80013e4:	f000 f9d8 	bl	8001798 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013e8:	4622      	mov	r2, r4
 80013ea:	4621      	mov	r1, r4
 80013ec:	201c      	movs	r0, #28
 80013ee:	f000 f97b 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013f2:	201c      	movs	r0, #28
 80013f4:	f000 f9ac 	bl	8001750 <HAL_NVIC_EnableIRQ>
 80013f8:	e7d1      	b.n	800139e <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	9302      	str	r3, [sp, #8]
 80013fe:	4b07      	ldr	r3, [pc, #28]	; (800141c <HAL_TIM_Base_MspInit+0x9c>)
 8001400:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001402:	f042 0204 	orr.w	r2, r2, #4
 8001406:	641a      	str	r2, [r3, #64]	; 0x40
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	9302      	str	r3, [sp, #8]
 8001410:	9b02      	ldr	r3, [sp, #8]
}
 8001412:	e7c4      	b.n	800139e <HAL_TIM_Base_MspInit+0x1e>
 8001414:	40000800 	.word	0x40000800
 8001418:	40020000 	.word	0x40020000
 800141c:	40023800 	.word	0x40023800

08001420 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001420:	b500      	push	{lr}
 8001422:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	2300      	movs	r3, #0
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	9302      	str	r3, [sp, #8]
 800142a:	9303      	str	r3, [sp, #12]
 800142c:	9304      	str	r3, [sp, #16]
 800142e:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM4)
 8001430:	6802      	ldr	r2, [r0, #0]
 8001432:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <HAL_TIM_MspPostInit+0x50>)
 8001434:	429a      	cmp	r2, r3
 8001436:	d002      	beq.n	800143e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001438:	b007      	add	sp, #28
 800143a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	4a0c      	ldr	r2, [pc, #48]	; (8001474 <HAL_TIM_MspPostInit+0x54>)
 8001444:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001446:	f041 0102 	orr.w	r1, r1, #2
 800144a:	6311      	str	r1, [r2, #48]	; 0x30
 800144c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800144e:	f002 0202 	and.w	r2, r2, #2
 8001452:	9200      	str	r2, [sp, #0]
 8001454:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = PWM_OUT_Pin;
 8001456:	2240      	movs	r2, #64	; 0x40
 8001458:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2202      	movs	r2, #2
 800145c:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001462:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001464:	a901      	add	r1, sp, #4
 8001466:	4804      	ldr	r0, [pc, #16]	; (8001478 <HAL_TIM_MspPostInit+0x58>)
 8001468:	f000 f996 	bl	8001798 <HAL_GPIO_Init>
}
 800146c:	e7e4      	b.n	8001438 <HAL_TIM_MspPostInit+0x18>
 800146e:	bf00      	nop
 8001470:	40000800 	.word	0x40000800
 8001474:	40023800 	.word	0x40023800
 8001478:	40020400 	.word	0x40020400

0800147c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800147c:	b500      	push	{lr}
 800147e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	2300      	movs	r3, #0
 8001482:	9303      	str	r3, [sp, #12]
 8001484:	9304      	str	r3, [sp, #16]
 8001486:	9305      	str	r3, [sp, #20]
 8001488:	9306      	str	r3, [sp, #24]
 800148a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800148c:	6802      	ldr	r2, [r0, #0]
 800148e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001492:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8001496:	429a      	cmp	r2, r3
 8001498:	d002      	beq.n	80014a0 <HAL_UART_MspInit+0x24>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800149a:	b009      	add	sp, #36	; 0x24
 800149c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80014a0:	2200      	movs	r2, #0
 80014a2:	9201      	str	r2, [sp, #4]
 80014a4:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80014a8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80014aa:	f041 0110 	orr.w	r1, r1, #16
 80014ae:	6459      	str	r1, [r3, #68]	; 0x44
 80014b0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80014b2:	f001 0110 	and.w	r1, r1, #16
 80014b6:	9101      	str	r1, [sp, #4]
 80014b8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	9202      	str	r2, [sp, #8]
 80014bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014be:	f041 0101 	orr.w	r1, r1, #1
 80014c2:	6319      	str	r1, [r3, #48]	; 0x30
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014ce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80014d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d4:	2302      	movs	r3, #2
 80014d6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014da:	2303      	movs	r3, #3
 80014dc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014de:	2307      	movs	r3, #7
 80014e0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e2:	a903      	add	r1, sp, #12
 80014e4:	4801      	ldr	r0, [pc, #4]	; (80014ec <HAL_UART_MspInit+0x70>)
 80014e6:	f000 f957 	bl	8001798 <HAL_GPIO_Init>
}
 80014ea:	e7d6      	b.n	800149a <HAL_UART_MspInit+0x1e>
 80014ec:	40020000 	.word	0x40020000

080014f0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <NMI_Handler>

080014f2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f2:	e7fe      	b.n	80014f2 <HardFault_Handler>

080014f4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <MemManage_Handler>

080014f6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <BusFault_Handler>

080014f8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <UsageFault_Handler>

080014fa <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fa:	4770      	bx	lr

080014fc <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fc:	4770      	bx	lr

080014fe <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014fe:	4770      	bx	lr

08001500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001500:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001502:	f000 f8cd 	bl	80016a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001506:	bd08      	pop	{r3, pc}

08001508 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001508:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800150a:	4802      	ldr	r0, [pc, #8]	; (8001514 <TIM2_IRQHandler+0xc>)
 800150c:	f000 fe6b 	bl	80021e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001510:	bd08      	pop	{r3, pc}
 8001512:	bf00      	nop
 8001514:	200002fc 	.word	0x200002fc

08001518 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001518:	2001      	movs	r0, #1
 800151a:	4770      	bx	lr

0800151c <_kill>:

int _kill(int pid, int sig)
{
 800151c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800151e:	f001 fdab 	bl	8003078 <__errno>
 8001522:	2316      	movs	r3, #22
 8001524:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001526:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800152a:	bd08      	pop	{r3, pc}

0800152c <_exit>:

void _exit (int status)
{
 800152c:	b508      	push	{r3, lr}
	_kill(status, -1);
 800152e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001532:	f7ff fff3 	bl	800151c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001536:	e7fe      	b.n	8001536 <_exit+0xa>

08001538 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001538:	b570      	push	{r4, r5, r6, lr}
 800153a:	460c      	mov	r4, r1
 800153c:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2500      	movs	r5, #0
 8001540:	42b5      	cmp	r5, r6
 8001542:	da07      	bge.n	8001554 <_read+0x1c>
	{
		*ptr++ = __io_getchar();
 8001544:	f3af 8000 	nop.w
 8001548:	4621      	mov	r1, r4
 800154a:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154e:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8001550:	460c      	mov	r4, r1
 8001552:	e7f5      	b.n	8001540 <_read+0x8>
	}

return len;
}
 8001554:	4630      	mov	r0, r6
 8001556:	bd70      	pop	{r4, r5, r6, pc}

08001558 <_close>:
}

int _close(int file)
{
	return -1;
}
 8001558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800155c:	4770      	bx	lr

0800155e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001562:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001564:	2000      	movs	r0, #0
 8001566:	4770      	bx	lr

08001568 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001568:	2001      	movs	r0, #1
 800156a:	4770      	bx	lr

0800156c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800156c:	2000      	movs	r0, #0
 800156e:	4770      	bx	lr

08001570 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001570:	b510      	push	{r4, lr}
 8001572:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <_sbrk+0x38>)
 8001576:	490d      	ldr	r1, [pc, #52]	; (80015ac <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001578:	480d      	ldr	r0, [pc, #52]	; (80015b0 <_sbrk+0x40>)
 800157a:	6800      	ldr	r0, [r0, #0]
 800157c:	b140      	cbz	r0, 8001590 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157e:	480c      	ldr	r0, [pc, #48]	; (80015b0 <_sbrk+0x40>)
 8001580:	6800      	ldr	r0, [r0, #0]
 8001582:	4403      	add	r3, r0
 8001584:	1a52      	subs	r2, r2, r1
 8001586:	4293      	cmp	r3, r2
 8001588:	d806      	bhi.n	8001598 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800158a:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <_sbrk+0x40>)
 800158c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800158e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001590:	4807      	ldr	r0, [pc, #28]	; (80015b0 <_sbrk+0x40>)
 8001592:	4c08      	ldr	r4, [pc, #32]	; (80015b4 <_sbrk+0x44>)
 8001594:	6004      	str	r4, [r0, #0]
 8001596:	e7f2      	b.n	800157e <_sbrk+0xe>
    errno = ENOMEM;
 8001598:	f001 fd6e 	bl	8003078 <__errno>
 800159c:	230c      	movs	r3, #12
 800159e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015a4:	e7f3      	b.n	800158e <_sbrk+0x1e>
 80015a6:	bf00      	nop
 80015a8:	20020000 	.word	0x20020000
 80015ac:	00000400 	.word	0x00000400
 80015b0:	20000264 	.word	0x20000264
 80015b4:	20000358 	.word	0x20000358

080015b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b8:	4a03      	ldr	r2, [pc, #12]	; (80015c8 <SystemInit+0x10>)
 80015ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80015be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80015cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001604 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015d2:	490e      	ldr	r1, [pc, #56]	; (800160c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015d4:	4a0e      	ldr	r2, [pc, #56]	; (8001610 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d8:	e002      	b.n	80015e0 <LoopCopyDataInit>

080015da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015de:	3304      	adds	r3, #4

080015e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e4:	d3f9      	bcc.n	80015da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e6:	4a0b      	ldr	r2, [pc, #44]	; (8001614 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015e8:	4c0b      	ldr	r4, [pc, #44]	; (8001618 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015ec:	e001      	b.n	80015f2 <LoopFillZerobss>

080015ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f0:	3204      	adds	r2, #4

080015f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f4:	d3fb      	bcc.n	80015ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015f6:	f7ff ffdf 	bl	80015b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015fa:	f001 fd43 	bl	8003084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015fe:	f7ff fe1b 	bl	8001238 <main>
  bx  lr    
 8001602:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001604:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800160c:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8001610:	08005fec 	.word	0x08005fec
  ldr r2, =_sbss
 8001614:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8001618:	20000358 	.word	0x20000358

0800161c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800161c:	e7fe      	b.n	800161c <ADC_IRQHandler>
	...

08001620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001620:	b510      	push	{r4, lr}
 8001622:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <HAL_InitTick+0x40>)
 8001626:	7818      	ldrb	r0, [r3, #0]
 8001628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800162c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001630:	4a0c      	ldr	r2, [pc, #48]	; (8001664 <HAL_InitTick+0x44>)
 8001632:	6810      	ldr	r0, [r2, #0]
 8001634:	fbb0 f0f3 	udiv	r0, r0, r3
 8001638:	f000 f898 	bl	800176c <HAL_SYSTICK_Config>
 800163c:	b968      	cbnz	r0, 800165a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800163e:	2c0f      	cmp	r4, #15
 8001640:	d901      	bls.n	8001646 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001642:	2001      	movs	r0, #1
 8001644:	e00a      	b.n	800165c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001646:	2200      	movs	r2, #0
 8001648:	4621      	mov	r1, r4
 800164a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800164e:	f000 f84b 	bl	80016e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_InitTick+0x48>)
 8001654:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001656:	2000      	movs	r0, #0
 8001658:	e000      	b.n	800165c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800165a:	2001      	movs	r0, #1
}
 800165c:	bd10      	pop	{r4, pc}
 800165e:	bf00      	nop
 8001660:	20000064 	.word	0x20000064
 8001664:	20000060 	.word	0x20000060
 8001668:	20000068 	.word	0x20000068

0800166c <HAL_Init>:
{
 800166c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <HAL_Init+0x30>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001676:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800167e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001686:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001688:	2003      	movs	r0, #3
 800168a:	f000 f81b 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800168e:	200f      	movs	r0, #15
 8001690:	f7ff ffc6 	bl	8001620 <HAL_InitTick>
  HAL_MspInit();
 8001694:	f7ff fe58 	bl	8001348 <HAL_MspInit>
}
 8001698:	2000      	movs	r0, #0
 800169a:	bd08      	pop	{r3, pc}
 800169c:	40023c00 	.word	0x40023c00

080016a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80016a0:	4a03      	ldr	r2, [pc, #12]	; (80016b0 <HAL_IncTick+0x10>)
 80016a2:	6811      	ldr	r1, [r2, #0]
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <HAL_IncTick+0x14>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	440b      	add	r3, r1
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000344 	.word	0x20000344
 80016b4:	20000064 	.word	0x20000064

080016b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80016b8:	4b01      	ldr	r3, [pc, #4]	; (80016c0 <HAL_GetTick+0x8>)
 80016ba:	6818      	ldr	r0, [r3, #0]
}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	20000344 	.word	0x20000344

080016c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c4:	4a07      	ldr	r2, [pc, #28]	; (80016e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016cc:	041b      	lsls	r3, r3, #16
 80016ce:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d0:	0200      	lsls	r0, r0, #8
 80016d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80016d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80016e0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_NVIC_SetPriority+0x60>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f2:	f1c3 0407 	rsb	r4, r3, #7
 80016f6:	2c04      	cmp	r4, #4
 80016f8:	bf28      	it	cs
 80016fa:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fc:	1d1d      	adds	r5, r3, #4
 80016fe:	2d06      	cmp	r5, #6
 8001700:	d918      	bls.n	8001734 <HAL_NVIC_SetPriority+0x4c>
 8001702:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001704:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001708:	fa05 f404 	lsl.w	r4, r5, r4
 800170c:	ea21 0104 	bic.w	r1, r1, r4
 8001710:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001712:	fa05 f303 	lsl.w	r3, r5, r3
 8001716:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800171c:	2800      	cmp	r0, #0
 800171e:	db0b      	blt.n	8001738 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001720:	0109      	lsls	r1, r1, #4
 8001722:	b2c9      	uxtb	r1, r1
 8001724:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001728:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800172c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001730:	bc30      	pop	{r4, r5}
 8001732:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001734:	2300      	movs	r3, #0
 8001736:	e7e5      	b.n	8001704 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	f000 000f 	and.w	r0, r0, #15
 800173c:	0109      	lsls	r1, r1, #4
 800173e:	b2c9      	uxtb	r1, r1
 8001740:	4b02      	ldr	r3, [pc, #8]	; (800174c <HAL_NVIC_SetPriority+0x64>)
 8001742:	5419      	strb	r1, [r3, r0]
 8001744:	e7f4      	b.n	8001730 <HAL_NVIC_SetPriority+0x48>
 8001746:	bf00      	nop
 8001748:	e000ed00 	.word	0xe000ed00
 800174c:	e000ed14 	.word	0xe000ed14

08001750 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001750:	2800      	cmp	r0, #0
 8001752:	db07      	blt.n	8001764 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001754:	f000 021f 	and.w	r2, r0, #31
 8001758:	0940      	lsrs	r0, r0, #5
 800175a:	2301      	movs	r3, #1
 800175c:	4093      	lsls	r3, r2
 800175e:	4a02      	ldr	r2, [pc, #8]	; (8001768 <HAL_NVIC_EnableIRQ+0x18>)
 8001760:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000e100 	.word	0xe000e100

0800176c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800176c:	3801      	subs	r0, #1
 800176e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001772:	d20a      	bcs.n	800178a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <HAL_SYSTICK_Config+0x24>)
 8001776:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001778:	4a06      	ldr	r2, [pc, #24]	; (8001794 <HAL_SYSTICK_Config+0x28>)
 800177a:	21f0      	movs	r1, #240	; 0xf0
 800177c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001780:	2000      	movs	r0, #0
 8001782:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001784:	2207      	movs	r2, #7
 8001786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001788:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800178a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	e000e010 	.word	0xe000e010
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001798:	2300      	movs	r3, #0
 800179a:	2b0f      	cmp	r3, #15
 800179c:	f200 80cb 	bhi.w	8001936 <HAL_GPIO_Init+0x19e>
{
 80017a0:	b4f0      	push	{r4, r5, r6, r7}
 80017a2:	b082      	sub	sp, #8
 80017a4:	e05d      	b.n	8001862 <HAL_GPIO_Init+0xca>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017a6:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017a8:	005f      	lsls	r7, r3, #1
 80017aa:	2403      	movs	r4, #3
 80017ac:	40bc      	lsls	r4, r7
 80017ae:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017b2:	68cc      	ldr	r4, [r1, #12]
 80017b4:	40bc      	lsls	r4, r7
 80017b6:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80017b8:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ba:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017bc:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017c0:	684c      	ldr	r4, [r1, #4]
 80017c2:	f3c4 1200 	ubfx	r2, r4, #4, #1
 80017c6:	409a      	lsls	r2, r3
 80017c8:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 80017ca:	6042      	str	r2, [r0, #4]
 80017cc:	e057      	b.n	800187e <HAL_GPIO_Init+0xe6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017ce:	08dc      	lsrs	r4, r3, #3
 80017d0:	3408      	adds	r4, #8
 80017d2:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017d6:	f003 0207 	and.w	r2, r3, #7
 80017da:	0096      	lsls	r6, r2, #2
 80017dc:	220f      	movs	r2, #15
 80017de:	40b2      	lsls	r2, r6
 80017e0:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017e4:	690a      	ldr	r2, [r1, #16]
 80017e6:	40b2      	lsls	r2, r6
 80017e8:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 80017ea:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80017ee:	e05a      	b.n	80018a6 <HAL_GPIO_Init+0x10e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017f0:	2204      	movs	r2, #4
 80017f2:	e000      	b.n	80017f6 <HAL_GPIO_Init+0x5e>
 80017f4:	2200      	movs	r2, #0
 80017f6:	40b2      	lsls	r2, r6
 80017f8:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017fa:	3402      	adds	r4, #2
 80017fc:	4e4e      	ldr	r6, [pc, #312]	; (8001938 <HAL_GPIO_Init+0x1a0>)
 80017fe:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001802:	4a4e      	ldr	r2, [pc, #312]	; (800193c <HAL_GPIO_Init+0x1a4>)
 8001804:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001806:	43ea      	mvns	r2, r5
 8001808:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800180c:	684f      	ldr	r7, [r1, #4]
 800180e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001812:	d001      	beq.n	8001818 <HAL_GPIO_Init+0x80>
        {
          temp |= iocurrent;
 8001814:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8001818:	4c48      	ldr	r4, [pc, #288]	; (800193c <HAL_GPIO_Init+0x1a4>)
 800181a:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 800181c:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 800181e:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001822:	684f      	ldr	r7, [r1, #4]
 8001824:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001828:	d001      	beq.n	800182e <HAL_GPIO_Init+0x96>
        {
          temp |= iocurrent;
 800182a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 800182e:	4c43      	ldr	r4, [pc, #268]	; (800193c <HAL_GPIO_Init+0x1a4>)
 8001830:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001832:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001834:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001838:	684f      	ldr	r7, [r1, #4]
 800183a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800183e:	d001      	beq.n	8001844 <HAL_GPIO_Init+0xac>
        {
          temp |= iocurrent;
 8001840:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8001844:	4c3d      	ldr	r4, [pc, #244]	; (800193c <HAL_GPIO_Init+0x1a4>)
 8001846:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8001848:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800184a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800184c:	684e      	ldr	r6, [r1, #4]
 800184e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001852:	d001      	beq.n	8001858 <HAL_GPIO_Init+0xc0>
        {
          temp |= iocurrent;
 8001854:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8001858:	4c38      	ldr	r4, [pc, #224]	; (800193c <HAL_GPIO_Init+0x1a4>)
 800185a:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800185c:	3301      	adds	r3, #1
 800185e:	2b0f      	cmp	r3, #15
 8001860:	d866      	bhi.n	8001930 <HAL_GPIO_Init+0x198>
    ioposition = 0x01U << position;
 8001862:	2201      	movs	r2, #1
 8001864:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001866:	680c      	ldr	r4, [r1, #0]
 8001868:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 800186c:	ea32 0404 	bics.w	r4, r2, r4
 8001870:	d1f4      	bne.n	800185c <HAL_GPIO_Init+0xc4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001872:	684c      	ldr	r4, [r1, #4]
 8001874:	f004 0403 	and.w	r4, r4, #3
 8001878:	3c01      	subs	r4, #1
 800187a:	2c01      	cmp	r4, #1
 800187c:	d993      	bls.n	80017a6 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800187e:	684a      	ldr	r2, [r1, #4]
 8001880:	f002 0203 	and.w	r2, r2, #3
 8001884:	2a03      	cmp	r2, #3
 8001886:	d009      	beq.n	800189c <HAL_GPIO_Init+0x104>
        temp = GPIOx->PUPDR;
 8001888:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800188a:	005e      	lsls	r6, r3, #1
 800188c:	2203      	movs	r2, #3
 800188e:	40b2      	lsls	r2, r6
 8001890:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001894:	688a      	ldr	r2, [r1, #8]
 8001896:	40b2      	lsls	r2, r6
 8001898:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800189a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800189c:	684a      	ldr	r2, [r1, #4]
 800189e:	f002 0203 	and.w	r2, r2, #3
 80018a2:	2a02      	cmp	r2, #2
 80018a4:	d093      	beq.n	80017ce <HAL_GPIO_Init+0x36>
      temp = GPIOx->MODER;
 80018a6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018a8:	005e      	lsls	r6, r3, #1
 80018aa:	2203      	movs	r2, #3
 80018ac:	40b2      	lsls	r2, r6
 80018ae:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018b2:	684a      	ldr	r2, [r1, #4]
 80018b4:	f002 0203 	and.w	r2, r2, #3
 80018b8:	40b2      	lsls	r2, r6
 80018ba:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80018bc:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018be:	684a      	ldr	r2, [r1, #4]
 80018c0:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80018c4:	d0ca      	beq.n	800185c <HAL_GPIO_Init+0xc4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c6:	2200      	movs	r2, #0
 80018c8:	9201      	str	r2, [sp, #4]
 80018ca:	4a1d      	ldr	r2, [pc, #116]	; (8001940 <HAL_GPIO_Init+0x1a8>)
 80018cc:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80018ce:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80018d2:	6454      	str	r4, [r2, #68]	; 0x44
 80018d4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018d6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80018da:	9201      	str	r2, [sp, #4]
 80018dc:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80018de:	089c      	lsrs	r4, r3, #2
 80018e0:	1ca6      	adds	r6, r4, #2
 80018e2:	4a15      	ldr	r2, [pc, #84]	; (8001938 <HAL_GPIO_Init+0x1a0>)
 80018e4:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018e8:	f003 0203 	and.w	r2, r3, #3
 80018ec:	0096      	lsls	r6, r2, #2
 80018ee:	220f      	movs	r2, #15
 80018f0:	40b2      	lsls	r2, r6
 80018f2:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018f6:	4a13      	ldr	r2, [pc, #76]	; (8001944 <HAL_GPIO_Init+0x1ac>)
 80018f8:	4290      	cmp	r0, r2
 80018fa:	f43f af7b 	beq.w	80017f4 <HAL_GPIO_Init+0x5c>
 80018fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001902:	4290      	cmp	r0, r2
 8001904:	d00e      	beq.n	8001924 <HAL_GPIO_Init+0x18c>
 8001906:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800190a:	4290      	cmp	r0, r2
 800190c:	d00c      	beq.n	8001928 <HAL_GPIO_Init+0x190>
 800190e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001912:	4290      	cmp	r0, r2
 8001914:	d00a      	beq.n	800192c <HAL_GPIO_Init+0x194>
 8001916:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800191a:	4290      	cmp	r0, r2
 800191c:	f43f af68 	beq.w	80017f0 <HAL_GPIO_Init+0x58>
 8001920:	2207      	movs	r2, #7
 8001922:	e768      	b.n	80017f6 <HAL_GPIO_Init+0x5e>
 8001924:	2201      	movs	r2, #1
 8001926:	e766      	b.n	80017f6 <HAL_GPIO_Init+0x5e>
 8001928:	2202      	movs	r2, #2
 800192a:	e764      	b.n	80017f6 <HAL_GPIO_Init+0x5e>
 800192c:	2203      	movs	r2, #3
 800192e:	e762      	b.n	80017f6 <HAL_GPIO_Init+0x5e>
      }
    }
  }
}
 8001930:	b002      	add	sp, #8
 8001932:	bcf0      	pop	{r4, r5, r6, r7}
 8001934:	4770      	bx	lr
 8001936:	4770      	bx	lr
 8001938:	40013800 	.word	0x40013800
 800193c:	40013c00 	.word	0x40013c00
 8001940:	40023800 	.word	0x40023800
 8001944:	40020000 	.word	0x40020000

08001948 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001948:	b10a      	cbz	r2, 800194e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800194a:	6181      	str	r1, [r0, #24]
 800194c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800194e:	0409      	lsls	r1, r1, #16
 8001950:	6181      	str	r1, [r0, #24]
  }
}
 8001952:	4770      	bx	lr

08001954 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001954:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001956:	ea01 0203 	and.w	r2, r1, r3
 800195a:	ea21 0103 	bic.w	r1, r1, r3
 800195e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001962:	6181      	str	r1, [r0, #24]
}
 8001964:	4770      	bx	lr
	...

08001968 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001968:	2800      	cmp	r0, #0
 800196a:	f000 81df 	beq.w	8001d2c <HAL_RCC_OscConfig+0x3c4>
{
 800196e:	b570      	push	{r4, r5, r6, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001974:	6803      	ldr	r3, [r0, #0]
 8001976:	f013 0f01 	tst.w	r3, #1
 800197a:	d03b      	beq.n	80019f4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800197c:	4ba6      	ldr	r3, [pc, #664]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	2b04      	cmp	r3, #4
 8001986:	d02c      	beq.n	80019e2 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001988:	4ba3      	ldr	r3, [pc, #652]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001990:	2b08      	cmp	r3, #8
 8001992:	d021      	beq.n	80019d8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001994:	6863      	ldr	r3, [r4, #4]
 8001996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199a:	d04f      	beq.n	8001a3c <HAL_RCC_OscConfig+0xd4>
 800199c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a0:	d052      	beq.n	8001a48 <HAL_RCC_OscConfig+0xe0>
 80019a2:	4b9d      	ldr	r3, [pc, #628]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019b2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019b4:	6863      	ldr	r3, [r4, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d050      	beq.n	8001a5c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ba:	f7ff fe7d 	bl	80016b8 <HAL_GetTick>
 80019be:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c0:	4b95      	ldr	r3, [pc, #596]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80019c8:	d114      	bne.n	80019f4 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019ca:	f7ff fe75 	bl	80016b8 <HAL_GetTick>
 80019ce:	1b40      	subs	r0, r0, r5
 80019d0:	2864      	cmp	r0, #100	; 0x64
 80019d2:	d9f5      	bls.n	80019c0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80019d4:	2003      	movs	r0, #3
 80019d6:	e1b0      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019d8:	4b8f      	ldr	r3, [pc, #572]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80019e0:	d0d8      	beq.n	8001994 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e2:	4b8d      	ldr	r3, [pc, #564]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80019ea:	d003      	beq.n	80019f4 <HAL_RCC_OscConfig+0x8c>
 80019ec:	6863      	ldr	r3, [r4, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 819e 	beq.w	8001d30 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f4:	6823      	ldr	r3, [r4, #0]
 80019f6:	f013 0f02 	tst.w	r3, #2
 80019fa:	d054      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019fc:	4b86      	ldr	r3, [pc, #536]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f013 0f0c 	tst.w	r3, #12
 8001a04:	d03e      	beq.n	8001a84 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a06:	4b84      	ldr	r3, [pc, #528]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a0e:	2b08      	cmp	r3, #8
 8001a10:	d033      	beq.n	8001a7a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a12:	68e3      	ldr	r3, [r4, #12]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d067      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a18:	4b80      	ldr	r3, [pc, #512]	; (8001c1c <HAL_RCC_OscConfig+0x2b4>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fe4b 	bl	80016b8 <HAL_GetTick>
 8001a22:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	4b7c      	ldr	r3, [pc, #496]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f013 0f02 	tst.w	r3, #2
 8001a2c:	d153      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a2e:	f7ff fe43 	bl	80016b8 <HAL_GetTick>
 8001a32:	1b40      	subs	r0, r0, r5
 8001a34:	2802      	cmp	r0, #2
 8001a36:	d9f5      	bls.n	8001a24 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001a38:	2003      	movs	r0, #3
 8001a3a:	e17e      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a3c:	4a76      	ldr	r2, [pc, #472]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a3e:	6813      	ldr	r3, [r2, #0]
 8001a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	e7b5      	b.n	80019b4 <HAL_RCC_OscConfig+0x4c>
 8001a48:	4b73      	ldr	r3, [pc, #460]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	e7ab      	b.n	80019b4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fe2c 	bl	80016b8 <HAL_GetTick>
 8001a60:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a62:	4b6d      	ldr	r3, [pc, #436]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001a6a:	d0c3      	beq.n	80019f4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a6c:	f7ff fe24 	bl	80016b8 <HAL_GetTick>
 8001a70:	1b40      	subs	r0, r0, r5
 8001a72:	2864      	cmp	r0, #100	; 0x64
 8001a74:	d9f5      	bls.n	8001a62 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001a76:	2003      	movs	r0, #3
 8001a78:	e15f      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a7a:	4b67      	ldr	r3, [pc, #412]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001a82:	d1c6      	bne.n	8001a12 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a84:	4b64      	ldr	r3, [pc, #400]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f013 0f02 	tst.w	r3, #2
 8001a8c:	d003      	beq.n	8001a96 <HAL_RCC_OscConfig+0x12e>
 8001a8e:	68e3      	ldr	r3, [r4, #12]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	f040 814f 	bne.w	8001d34 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a96:	4a60      	ldr	r2, [pc, #384]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001a98:	6813      	ldr	r3, [r2, #0]
 8001a9a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001a9e:	6921      	ldr	r1, [r4, #16]
 8001aa0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001aa4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	f013 0f08 	tst.w	r3, #8
 8001aac:	d040      	beq.n	8001b30 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001aae:	6963      	ldr	r3, [r4, #20]
 8001ab0:	b363      	cbz	r3, 8001b0c <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ab2:	4b5b      	ldr	r3, [pc, #364]	; (8001c20 <HAL_RCC_OscConfig+0x2b8>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab8:	f7ff fdfe 	bl	80016b8 <HAL_GetTick>
 8001abc:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001abe:	4b56      	ldr	r3, [pc, #344]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ac2:	f013 0f02 	tst.w	r3, #2
 8001ac6:	d133      	bne.n	8001b30 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ac8:	f7ff fdf6 	bl	80016b8 <HAL_GetTick>
 8001acc:	1b40      	subs	r0, r0, r5
 8001ace:	2802      	cmp	r0, #2
 8001ad0:	d9f5      	bls.n	8001abe <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 8001ad2:	2003      	movs	r0, #3
 8001ad4:	e131      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad6:	4a50      	ldr	r2, [pc, #320]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001ad8:	6813      	ldr	r3, [r2, #0]
 8001ada:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ade:	6921      	ldr	r1, [r4, #16]
 8001ae0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e7de      	b.n	8001aa6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8001ae8:	4b4c      	ldr	r3, [pc, #304]	; (8001c1c <HAL_RCC_OscConfig+0x2b4>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001aee:	f7ff fde3 	bl	80016b8 <HAL_GetTick>
 8001af2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af4:	4b48      	ldr	r3, [pc, #288]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f013 0f02 	tst.w	r3, #2
 8001afc:	d0d3      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001afe:	f7ff fddb 	bl	80016b8 <HAL_GetTick>
 8001b02:	1b40      	subs	r0, r0, r5
 8001b04:	2802      	cmp	r0, #2
 8001b06:	d9f5      	bls.n	8001af4 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 8001b08:	2003      	movs	r0, #3
 8001b0a:	e116      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b0c:	4b44      	ldr	r3, [pc, #272]	; (8001c20 <HAL_RCC_OscConfig+0x2b8>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b12:	f7ff fdd1 	bl	80016b8 <HAL_GetTick>
 8001b16:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b18:	4b3f      	ldr	r3, [pc, #252]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b1c:	f013 0f02 	tst.w	r3, #2
 8001b20:	d006      	beq.n	8001b30 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b22:	f7ff fdc9 	bl	80016b8 <HAL_GetTick>
 8001b26:	1b40      	subs	r0, r0, r5
 8001b28:	2802      	cmp	r0, #2
 8001b2a:	d9f5      	bls.n	8001b18 <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	e104      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b30:	6823      	ldr	r3, [r4, #0]
 8001b32:	f013 0f04 	tst.w	r3, #4
 8001b36:	d078      	beq.n	8001c2a <HAL_RCC_OscConfig+0x2c2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b38:	4b37      	ldr	r3, [pc, #220]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001b40:	d10d      	bne.n	8001b5e <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	9301      	str	r3, [sp, #4]
 8001b46:	4b34      	ldr	r3, [pc, #208]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001b48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b4e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b56:	9301      	str	r3, [sp, #4]
 8001b58:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001b5a:	2501      	movs	r5, #1
 8001b5c:	e000      	b.n	8001b60 <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 8001b5e:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b60:	4b30      	ldr	r3, [pc, #192]	; (8001c24 <HAL_RCC_OscConfig+0x2bc>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001b68:	d021      	beq.n	8001bae <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b6a:	68a3      	ldr	r3, [r4, #8]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d032      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x26e>
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	d036      	beq.n	8001be2 <HAL_RCC_OscConfig+0x27a>
 8001b74:	4b28      	ldr	r3, [pc, #160]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001b76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b78:	f022 0201 	bic.w	r2, r2, #1
 8001b7c:	671a      	str	r2, [r3, #112]	; 0x70
 8001b7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b80:	f022 0204 	bic.w	r2, r2, #4
 8001b84:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b86:	68a3      	ldr	r3, [r4, #8]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d034      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x28e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7ff fd94 	bl	80016b8 <HAL_GetTick>
 8001b90:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b96:	f013 0f02 	tst.w	r3, #2
 8001b9a:	d145      	bne.n	8001c28 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b9c:	f7ff fd8c 	bl	80016b8 <HAL_GetTick>
 8001ba0:	1b80      	subs	r0, r0, r6
 8001ba2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ba6:	4298      	cmp	r0, r3
 8001ba8:	d9f3      	bls.n	8001b92 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8001baa:	2003      	movs	r0, #3
 8001bac:	e0c5      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <HAL_RCC_OscConfig+0x2bc>)
 8001bb0:	6813      	ldr	r3, [r2, #0]
 8001bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001bb8:	f7ff fd7e 	bl	80016b8 <HAL_GetTick>
 8001bbc:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbe:	4b19      	ldr	r3, [pc, #100]	; (8001c24 <HAL_RCC_OscConfig+0x2bc>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001bc6:	d1d0      	bne.n	8001b6a <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bc8:	f7ff fd76 	bl	80016b8 <HAL_GetTick>
 8001bcc:	1b80      	subs	r0, r0, r6
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d9f5      	bls.n	8001bbe <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	e0b1      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001bd8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6713      	str	r3, [r2, #112]	; 0x70
 8001be0:	e7d1      	b.n	8001b86 <HAL_RCC_OscConfig+0x21e>
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001be4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001be6:	f042 0204 	orr.w	r2, r2, #4
 8001bea:	671a      	str	r2, [r3, #112]	; 0x70
 8001bec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001bee:	f042 0201 	orr.w	r2, r2, #1
 8001bf2:	671a      	str	r2, [r3, #112]	; 0x70
 8001bf4:	e7c7      	b.n	8001b86 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf6:	f7ff fd5f 	bl	80016b8 <HAL_GetTick>
 8001bfa:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_RCC_OscConfig+0x2b0>)
 8001bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c00:	f013 0f02 	tst.w	r3, #2
 8001c04:	d010      	beq.n	8001c28 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c06:	f7ff fd57 	bl	80016b8 <HAL_GetTick>
 8001c0a:	1b80      	subs	r0, r0, r6
 8001c0c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c10:	4298      	cmp	r0, r3
 8001c12:	d9f3      	bls.n	8001bfc <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8001c14:	2003      	movs	r0, #3
 8001c16:	e090      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	42470000 	.word	0x42470000
 8001c20:	42470e80 	.word	0x42470e80
 8001c24:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c28:	b9ed      	cbnz	r5, 8001c66 <HAL_RCC_OscConfig+0x2fe>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c2a:	69a3      	ldr	r3, [r4, #24]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 8083 	beq.w	8001d38 <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c32:	4a49      	ldr	r2, [pc, #292]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001c34:	6892      	ldr	r2, [r2, #8]
 8001c36:	f002 020c 	and.w	r2, r2, #12
 8001c3a:	2a08      	cmp	r2, #8
 8001c3c:	d051      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x37a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d017      	beq.n	8001c72 <HAL_RCC_OscConfig+0x30a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <HAL_RCC_OscConfig+0x3f4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c48:	f7ff fd36 	bl	80016b8 <HAL_GetTick>
 8001c4c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4e:	4b42      	ldr	r3, [pc, #264]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c56:	d042      	beq.n	8001cde <HAL_RCC_OscConfig+0x376>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c58:	f7ff fd2e 	bl	80016b8 <HAL_GetTick>
 8001c5c:	1b00      	subs	r0, r0, r4
 8001c5e:	2802      	cmp	r0, #2
 8001c60:	d9f5      	bls.n	8001c4e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8001c62:	2003      	movs	r0, #3
 8001c64:	e069      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c66:	4a3c      	ldr	r2, [pc, #240]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001c68:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001c6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c70:	e7db      	b.n	8001c2a <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_PLL_DISABLE();
 8001c72:	4b3a      	ldr	r3, [pc, #232]	; (8001d5c <HAL_RCC_OscConfig+0x3f4>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c78:	f7ff fd1e 	bl	80016b8 <HAL_GetTick>
 8001c7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c7e:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c86:	d006      	beq.n	8001c96 <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c88:	f7ff fd16 	bl	80016b8 <HAL_GetTick>
 8001c8c:	1b40      	subs	r0, r0, r5
 8001c8e:	2802      	cmp	r0, #2
 8001c90:	d9f5      	bls.n	8001c7e <HAL_RCC_OscConfig+0x316>
            return HAL_TIMEOUT;
 8001c92:	2003      	movs	r0, #3
 8001c94:	e051      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c96:	69e3      	ldr	r3, [r4, #28]
 8001c98:	6a22      	ldr	r2, [r4, #32]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c9e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001ca2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001ca4:	0852      	lsrs	r2, r2, #1
 8001ca6:	3a01      	subs	r2, #1
 8001ca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001cac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001cae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001cb2:	4a29      	ldr	r2, [pc, #164]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001cb4:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001cb6:	4b29      	ldr	r3, [pc, #164]	; (8001d5c <HAL_RCC_OscConfig+0x3f4>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cbc:	f7ff fcfc 	bl	80016b8 <HAL_GetTick>
 8001cc0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc2:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001cca:	d106      	bne.n	8001cda <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ccc:	f7ff fcf4 	bl	80016b8 <HAL_GetTick>
 8001cd0:	1b00      	subs	r0, r0, r4
 8001cd2:	2802      	cmp	r0, #2
 8001cd4:	d9f5      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8001cd6:	2003      	movs	r0, #3
 8001cd8:	e02f      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001cda:	2000      	movs	r0, #0
 8001cdc:	e02d      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001cde:	2000      	movs	r0, #0
 8001ce0:	e02b      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d02b      	beq.n	8001d3e <HAL_RCC_OscConfig+0x3d6>
        pll_config = RCC->PLLCFGR;
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	; (8001d58 <HAL_RCC_OscConfig+0x3f0>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cea:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8001cee:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cf0:	4291      	cmp	r1, r2
 8001cf2:	d126      	bne.n	8001d42 <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cf8:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cfa:	428a      	cmp	r2, r1
 8001cfc:	d123      	bne.n	8001d46 <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cfe:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d00:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001d04:	401a      	ands	r2, r3
 8001d06:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001d0a:	d11e      	bne.n	8001d4a <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d0c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001d10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d12:	0852      	lsrs	r2, r2, #1
 8001d14:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d16:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001d1a:	d118      	bne.n	8001d4e <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d1c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001d20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d22:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001d26:	d114      	bne.n	8001d52 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8001d28:	2000      	movs	r0, #0
 8001d2a:	e006      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
    return HAL_ERROR;
 8001d2c:	2001      	movs	r0, #1
}
 8001d2e:	4770      	bx	lr
        return HAL_ERROR;
 8001d30:	2001      	movs	r0, #1
 8001d32:	e002      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
        return HAL_ERROR;
 8001d34:	2001      	movs	r0, #1
 8001d36:	e000      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
  return HAL_OK;
 8001d38:	2000      	movs	r0, #0
}
 8001d3a:	b002      	add	sp, #8
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001d3e:	2001      	movs	r0, #1
 8001d40:	e7fb      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
 8001d42:	2001      	movs	r0, #1
 8001d44:	e7f9      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001d46:	2001      	movs	r0, #1
 8001d48:	e7f7      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	e7f5      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001d4e:	2001      	movs	r0, #1
 8001d50:	e7f3      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001d52:	2001      	movs	r0, #1
 8001d54:	e7f1      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	42470060 	.word	0x42470060

08001d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d62:	4b24      	ldr	r3, [pc, #144]	; (8001df4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 030c 	and.w	r3, r3, #12
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	d03d      	beq.n	8001dea <HAL_RCC_GetSysClockFreq+0x8a>
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d13d      	bne.n	8001dee <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d72:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001d80:	d012      	beq.n	8001da8 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d82:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d84:	6859      	ldr	r1, [r3, #4]
 8001d86:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	481a      	ldr	r0, [pc, #104]	; (8001df8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d8e:	fba1 0100 	umull	r0, r1, r1, r0
 8001d92:	f7fe ff11 	bl	8000bb8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d96:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d9e:	3301      	adds	r3, #1
 8001da0:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001da2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001da6:	e023      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001db0:	015c      	lsls	r4, r3, #5
 8001db2:	2500      	movs	r5, #0
 8001db4:	1ae4      	subs	r4, r4, r3
 8001db6:	f165 0500 	sbc.w	r5, r5, #0
 8001dba:	01ae      	lsls	r6, r5, #6
 8001dbc:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8001dc0:	01a7      	lsls	r7, r4, #6
 8001dc2:	1b38      	subs	r0, r7, r4
 8001dc4:	eb66 0105 	sbc.w	r1, r6, r5
 8001dc8:	00cc      	lsls	r4, r1, #3
 8001dca:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 8001dce:	00c5      	lsls	r5, r0, #3
 8001dd0:	18e8      	adds	r0, r5, r3
 8001dd2:	f144 0100 	adc.w	r1, r4, #0
 8001dd6:	028b      	lsls	r3, r1, #10
 8001dd8:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001ddc:	0284      	lsls	r4, r0, #10
 8001dde:	4620      	mov	r0, r4
 8001de0:	4619      	mov	r1, r3
 8001de2:	2300      	movs	r3, #0
 8001de4:	f7fe fee8 	bl	8000bb8 <__aeabi_uldivmod>
 8001de8:	e7d5      	b.n	8001d96 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 8001dea:	4803      	ldr	r0, [pc, #12]	; (8001df8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dec:	e000      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x90>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dee:	4803      	ldr	r0, [pc, #12]	; (8001dfc <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	017d7840 	.word	0x017d7840
 8001dfc:	00f42400 	.word	0x00f42400

08001e00 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001e00:	2800      	cmp	r0, #0
 8001e02:	f000 809b 	beq.w	8001f3c <HAL_RCC_ClockConfig+0x13c>
{
 8001e06:	b570      	push	{r4, r5, r6, lr}
 8001e08:	460d      	mov	r5, r1
 8001e0a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e0c:	4b4f      	ldr	r3, [pc, #316]	; (8001f4c <HAL_RCC_ClockConfig+0x14c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	428b      	cmp	r3, r1
 8001e16:	d208      	bcs.n	8001e2a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e18:	b2cb      	uxtb	r3, r1
 8001e1a:	4a4c      	ldr	r2, [pc, #304]	; (8001f4c <HAL_RCC_ClockConfig+0x14c>)
 8001e1c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1e:	6813      	ldr	r3, [r2, #0]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	428b      	cmp	r3, r1
 8001e26:	f040 808b 	bne.w	8001f40 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	f013 0f02 	tst.w	r3, #2
 8001e30:	d017      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e32:	f013 0f04 	tst.w	r3, #4
 8001e36:	d004      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e38:	4a45      	ldr	r2, [pc, #276]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e3a:	6893      	ldr	r3, [r2, #8]
 8001e3c:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e40:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e42:	6823      	ldr	r3, [r4, #0]
 8001e44:	f013 0f08 	tst.w	r3, #8
 8001e48:	d004      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e4a:	4a41      	ldr	r2, [pc, #260]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e4c:	6893      	ldr	r3, [r2, #8]
 8001e4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e52:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e54:	4a3e      	ldr	r2, [pc, #248]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e56:	6893      	ldr	r3, [r2, #8]
 8001e58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e5c:	68a1      	ldr	r1, [r4, #8]
 8001e5e:	430b      	orrs	r3, r1
 8001e60:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	f013 0f01 	tst.w	r3, #1
 8001e68:	d032      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6a:	6863      	ldr	r3, [r4, #4]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d021      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e70:	1e9a      	subs	r2, r3, #2
 8001e72:	2a01      	cmp	r2, #1
 8001e74:	d925      	bls.n	8001ec2 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e76:	4a36      	ldr	r2, [pc, #216]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	f012 0f02 	tst.w	r2, #2
 8001e7e:	d061      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e80:	4933      	ldr	r1, [pc, #204]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e82:	688a      	ldr	r2, [r1, #8]
 8001e84:	f022 0203 	bic.w	r2, r2, #3
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001e8c:	f7ff fc14 	bl	80016b8 <HAL_GetTick>
 8001e90:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	4b2f      	ldr	r3, [pc, #188]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	6862      	ldr	r2, [r4, #4]
 8001e9c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ea0:	d016      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ea2:	f7ff fc09 	bl	80016b8 <HAL_GetTick>
 8001ea6:	1b80      	subs	r0, r0, r6
 8001ea8:	f241 3388 	movw	r3, #5000	; 0x1388
 8001eac:	4298      	cmp	r0, r3
 8001eae:	d9f0      	bls.n	8001e92 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001eb0:	2003      	movs	r0, #3
 8001eb2:	e042      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb4:	4a26      	ldr	r2, [pc, #152]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001ebc:	d1e0      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	e03b      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec2:	4a23      	ldr	r2, [pc, #140]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001eca:	d1d9      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001ecc:	2001      	movs	r0, #1
 8001ece:	e034      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed0:	4b1e      	ldr	r3, [pc, #120]	; (8001f4c <HAL_RCC_ClockConfig+0x14c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	42ab      	cmp	r3, r5
 8001eda:	d907      	bls.n	8001eec <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001edc:	b2ea      	uxtb	r2, r5
 8001ede:	4b1b      	ldr	r3, [pc, #108]	; (8001f4c <HAL_RCC_ClockConfig+0x14c>)
 8001ee0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0307 	and.w	r3, r3, #7
 8001ee8:	42ab      	cmp	r3, r5
 8001eea:	d12d      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eec:	6823      	ldr	r3, [r4, #0]
 8001eee:	f013 0f04 	tst.w	r3, #4
 8001ef2:	d006      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ef4:	4a16      	ldr	r2, [pc, #88]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001ef6:	6893      	ldr	r3, [r2, #8]
 8001ef8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001efc:	68e1      	ldr	r1, [r4, #12]
 8001efe:	430b      	orrs	r3, r1
 8001f00:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f02:	6823      	ldr	r3, [r4, #0]
 8001f04:	f013 0f08 	tst.w	r3, #8
 8001f08:	d007      	beq.n	8001f1a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f0a:	4a11      	ldr	r2, [pc, #68]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001f0c:	6893      	ldr	r3, [r2, #8]
 8001f0e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001f12:	6921      	ldr	r1, [r4, #16]
 8001f14:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f18:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f1a:	f7ff ff21 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <HAL_RCC_ClockConfig+0x150>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f26:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <HAL_RCC_ClockConfig+0x154>)
 8001f28:	5cd3      	ldrb	r3, [r2, r3]
 8001f2a:	40d8      	lsrs	r0, r3
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	; (8001f58 <HAL_RCC_ClockConfig+0x158>)
 8001f2e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001f30:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <HAL_RCC_ClockConfig+0x15c>)
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	f7ff fb74 	bl	8001620 <HAL_InitTick>
  return HAL_OK;
 8001f38:	2000      	movs	r0, #0
}
 8001f3a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001f3c:	2001      	movs	r0, #1
}
 8001f3e:	4770      	bx	lr
      return HAL_ERROR;
 8001f40:	2001      	movs	r0, #1
 8001f42:	e7fa      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001f44:	2001      	movs	r0, #1
 8001f46:	e7f8      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8001f48:	2001      	movs	r0, #1
 8001f4a:	e7f6      	b.n	8001f3a <HAL_RCC_ClockConfig+0x13a>
 8001f4c:	40023c00 	.word	0x40023c00
 8001f50:	40023800 	.word	0x40023800
 8001f54:	08005be0 	.word	0x08005be0
 8001f58:	20000060 	.word	0x20000060
 8001f5c:	20000068 	.word	0x20000068

08001f60 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001f60:	4b01      	ldr	r3, [pc, #4]	; (8001f68 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000060 	.word	0x20000060

08001f6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f6c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f6e:	f7ff fff7 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8001f72:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f7a:	4a03      	ldr	r2, [pc, #12]	; (8001f88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f7c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f7e:	40d8      	lsrs	r0, r3
 8001f80:	bd08      	pop	{r3, pc}
 8001f82:	bf00      	nop
 8001f84:	40023800 	.word	0x40023800
 8001f88:	08005bf0 	.word	0x08005bf0

08001f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f8c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f8e:	f7ff ffe7 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8001f92:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f9a:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f9c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f9e:	40d8      	lsrs	r0, r3
 8001fa0:	bd08      	pop	{r3, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	08005bf0 	.word	0x08005bf0

08001fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001fac:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fae:	6a03      	ldr	r3, [r0, #32]
 8001fb0:	f023 0301 	bic.w	r3, r3, #1
 8001fb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fb6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fb8:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fba:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fbc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fc0:	680c      	ldr	r4, [r1, #0]
 8001fc2:	ea44 0502 	orr.w	r5, r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001fc6:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fca:	688b      	ldr	r3, [r1, #8]
 8001fcc:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001fce:	4c0d      	ldr	r4, [pc, #52]	; (8002004 <TIM_OC1_SetConfig+0x58>)
 8001fd0:	42a0      	cmp	r0, r4
 8001fd2:	d009      	beq.n	8001fe8 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fd4:	4c0b      	ldr	r4, [pc, #44]	; (8002004 <TIM_OC1_SetConfig+0x58>)
 8001fd6:	42a0      	cmp	r0, r4
 8001fd8:	d00d      	beq.n	8001ff6 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fda:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fdc:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fde:	684a      	ldr	r2, [r1, #4]
 8001fe0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fe2:	6203      	str	r3, [r0, #32]
}
 8001fe4:	bc70      	pop	{r4, r5, r6}
 8001fe6:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fe8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001fec:	68ca      	ldr	r2, [r1, #12]
 8001fee:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ff0:	f023 0304 	bic.w	r3, r3, #4
 8001ff4:	e7ee      	b.n	8001fd4 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001ff6:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8001ffa:	694a      	ldr	r2, [r1, #20]
 8001ffc:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ffe:	698e      	ldr	r6, [r1, #24]
 8002000:	4316      	orrs	r6, r2
 8002002:	e7ea      	b.n	8001fda <TIM_OC1_SetConfig+0x2e>
 8002004:	40010000 	.word	0x40010000

08002008 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002008:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800200a:	6a03      	ldr	r3, [r0, #32]
 800200c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002010:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002012:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002014:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002016:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002018:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800201c:	680c      	ldr	r4, [r1, #0]
 800201e:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002024:	688c      	ldr	r4, [r1, #8]
 8002026:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800202a:	4c0f      	ldr	r4, [pc, #60]	; (8002068 <TIM_OC3_SetConfig+0x60>)
 800202c:	42a0      	cmp	r0, r4
 800202e:	d009      	beq.n	8002044 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002030:	4c0d      	ldr	r4, [pc, #52]	; (8002068 <TIM_OC3_SetConfig+0x60>)
 8002032:	42a0      	cmp	r0, r4
 8002034:	d00e      	beq.n	8002054 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002036:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002038:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800203a:	684a      	ldr	r2, [r1, #4]
 800203c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800203e:	6203      	str	r3, [r0, #32]
}
 8002040:	bc30      	pop	{r4, r5}
 8002042:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8002044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002048:	68cc      	ldr	r4, [r1, #12]
 800204a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800204e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002052:	e7ed      	b.n	8002030 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002054:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002058:	694c      	ldr	r4, [r1, #20]
 800205a:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800205e:	698c      	ldr	r4, [r1, #24]
 8002060:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8002064:	e7e7      	b.n	8002036 <TIM_OC3_SetConfig+0x2e>
 8002066:	bf00      	nop
 8002068:	40010000 	.word	0x40010000

0800206c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800206c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800206e:	6a03      	ldr	r3, [r0, #32]
 8002070:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002074:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002076:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002078:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800207a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800207c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002080:	680d      	ldr	r5, [r1, #0]
 8002082:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002086:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800208a:	688d      	ldr	r5, [r1, #8]
 800208c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002090:	4d07      	ldr	r5, [pc, #28]	; (80020b0 <TIM_OC4_SetConfig+0x44>)
 8002092:	42a8      	cmp	r0, r5
 8002094:	d006      	beq.n	80020a4 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002096:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002098:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800209a:	684a      	ldr	r2, [r1, #4]
 800209c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800209e:	6203      	str	r3, [r0, #32]
}
 80020a0:	bc30      	pop	{r4, r5}
 80020a2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020a4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020a8:	694d      	ldr	r5, [r1, #20]
 80020aa:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80020ae:	e7f2      	b.n	8002096 <TIM_OC4_SetConfig+0x2a>
 80020b0:	40010000 	.word	0x40010000

080020b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020b4:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020b6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020b8:	6a05      	ldr	r5, [r0, #32]
 80020ba:	f025 0501 	bic.w	r5, r5, #1
 80020be:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020c0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020c2:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020c6:	ea44 1402 	orr.w	r4, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020ca:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80020ce:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020d0:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 80020d2:	6203      	str	r3, [r0, #32]
}
 80020d4:	bc30      	pop	{r4, r5}
 80020d6:	4770      	bx	lr

080020d8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80020d8:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020da:	6a05      	ldr	r5, [r0, #32]
 80020dc:	f025 0510 	bic.w	r5, r5, #16
 80020e0:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020e2:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80020e4:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80020e6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80020ea:	ea44 2402 	orr.w	r4, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020ee:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80020f2:	031b      	lsls	r3, r3, #12
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020f8:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80020fc:	0109      	lsls	r1, r1, #4
 80020fe:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 8002102:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002104:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002106:	6201      	str	r1, [r0, #32]
}
 8002108:	bc30      	pop	{r4, r5}
 800210a:	4770      	bx	lr

0800210c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800210c:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800210e:	6a05      	ldr	r5, [r0, #32]
 8002110:	f025 0510 	bic.w	r5, r5, #16
 8002114:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002116:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002118:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800211a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800211e:	ea44 3402 	orr.w	r4, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002122:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002126:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800212a:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 800212c:	6203      	str	r3, [r0, #32]
}
 800212e:	bc30      	pop	{r4, r5}
 8002130:	4770      	bx	lr

08002132 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002132:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002134:	6a05      	ldr	r5, [r0, #32]
 8002136:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 800213a:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800213c:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 800213e:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002140:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8002144:	4314      	orrs	r4, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002146:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	b2db      	uxtb	r3, r3
 800214e:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002150:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002154:	0209      	lsls	r1, r1, #8
 8002156:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 800215a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800215c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 800215e:	6201      	str	r1, [r0, #32]
}
 8002160:	bc30      	pop	{r4, r5}
 8002162:	4770      	bx	lr

08002164 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002164:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002166:	6a05      	ldr	r5, [r0, #32]
 8002168:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800216c:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800216e:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8002170:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002172:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002176:	ea44 2402 	orr.w	r4, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800217a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800217e:	031b      	lsls	r3, r3, #12
 8002180:	b29b      	uxth	r3, r3
 8002182:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002184:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002188:	0309      	lsls	r1, r1, #12
 800218a:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 800218e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002190:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8002192:	6201      	str	r1, [r0, #32]
}
 8002194:	bc30      	pop	{r4, r5}
 8002196:	4770      	bx	lr

08002198 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002198:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800219a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800219e:	430b      	orrs	r3, r1
 80021a0:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021a4:	6083      	str	r3, [r0, #8]
}
 80021a6:	4770      	bx	lr

080021a8 <HAL_TIM_PWM_MspInit>:
}
 80021a8:	4770      	bx	lr

080021aa <HAL_TIM_IC_MspInit>:
}
 80021aa:	4770      	bx	lr

080021ac <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 80021ac:	290c      	cmp	r1, #12
 80021ae:	d814      	bhi.n	80021da <HAL_TIM_ReadCapturedValue+0x2e>
 80021b0:	e8df f001 	tbb	[pc, r1]
 80021b4:	13131307 	.word	0x13131307
 80021b8:	1313130a 	.word	0x1313130a
 80021bc:	1313130d 	.word	0x1313130d
 80021c0:	10          	.byte	0x10
 80021c1:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 80021c2:	6803      	ldr	r3, [r0, #0]
 80021c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
      break;
 80021c6:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 80021c8:	6803      	ldr	r3, [r0, #0]
 80021ca:	6b98      	ldr	r0, [r3, #56]	; 0x38
      break;
 80021cc:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 80021ce:	6803      	ldr	r3, [r0, #0]
 80021d0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
 80021d2:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 80021d4:	6803      	ldr	r3, [r0, #0]
 80021d6:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 80021d8:	4770      	bx	lr
{
 80021da:	2000      	movs	r0, #0
}
 80021dc:	4770      	bx	lr

080021de <HAL_TIM_PeriodElapsedCallback>:
}
 80021de:	4770      	bx	lr

080021e0 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80021e0:	4770      	bx	lr

080021e2 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80021e2:	4770      	bx	lr

080021e4 <HAL_TIM_TriggerCallback>:
}
 80021e4:	4770      	bx	lr

080021e6 <HAL_TIM_IRQHandler>:
{
 80021e6:	b510      	push	{r4, lr}
 80021e8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021ea:	6803      	ldr	r3, [r0, #0]
 80021ec:	691a      	ldr	r2, [r3, #16]
 80021ee:	f012 0f02 	tst.w	r2, #2
 80021f2:	d011      	beq.n	8002218 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	f012 0f02 	tst.w	r2, #2
 80021fa:	d00d      	beq.n	8002218 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021fc:	f06f 0202 	mvn.w	r2, #2
 8002200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002202:	2301      	movs	r3, #1
 8002204:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002206:	6803      	ldr	r3, [r0, #0]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f013 0f03 	tst.w	r3, #3
 800220e:	d070      	beq.n	80022f2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8002210:	f7fe feae 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002214:	2300      	movs	r3, #0
 8002216:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	f012 0f04 	tst.w	r2, #4
 8002220:	d012      	beq.n	8002248 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	f012 0f04 	tst.w	r2, #4
 8002228:	d00e      	beq.n	8002248 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800222a:	f06f 0204 	mvn.w	r2, #4
 800222e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002230:	2302      	movs	r3, #2
 8002232:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	f413 7f40 	tst.w	r3, #768	; 0x300
 800223c:	d05f      	beq.n	80022fe <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800223e:	4620      	mov	r0, r4
 8002240:	f7fe fe96 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002244:	2300      	movs	r3, #0
 8002246:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	f012 0f08 	tst.w	r2, #8
 8002250:	d012      	beq.n	8002278 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	f012 0f08 	tst.w	r2, #8
 8002258:	d00e      	beq.n	8002278 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800225a:	f06f 0208 	mvn.w	r2, #8
 800225e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002260:	2304      	movs	r3, #4
 8002262:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002264:	6823      	ldr	r3, [r4, #0]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	f013 0f03 	tst.w	r3, #3
 800226c:	d04e      	beq.n	800230c <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800226e:	4620      	mov	r0, r4
 8002270:	f7fe fe7e 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002274:	2300      	movs	r3, #0
 8002276:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002278:	6823      	ldr	r3, [r4, #0]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	f012 0f10 	tst.w	r2, #16
 8002280:	d012      	beq.n	80022a8 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	f012 0f10 	tst.w	r2, #16
 8002288:	d00e      	beq.n	80022a8 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800228a:	f06f 0210 	mvn.w	r2, #16
 800228e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002290:	2308      	movs	r3, #8
 8002292:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	f413 7f40 	tst.w	r3, #768	; 0x300
 800229c:	d03d      	beq.n	800231a <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800229e:	4620      	mov	r0, r4
 80022a0:	f7fe fe66 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022a4:	2300      	movs	r3, #0
 80022a6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022a8:	6823      	ldr	r3, [r4, #0]
 80022aa:	691a      	ldr	r2, [r3, #16]
 80022ac:	f012 0f01 	tst.w	r2, #1
 80022b0:	d003      	beq.n	80022ba <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	f012 0f01 	tst.w	r2, #1
 80022b8:	d136      	bne.n	8002328 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	f012 0f80 	tst.w	r2, #128	; 0x80
 80022c2:	d003      	beq.n	80022cc <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80022c4:	68da      	ldr	r2, [r3, #12]
 80022c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80022ca:	d134      	bne.n	8002336 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	691a      	ldr	r2, [r3, #16]
 80022d0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80022d4:	d003      	beq.n	80022de <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022d6:	68da      	ldr	r2, [r3, #12]
 80022d8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80022dc:	d132      	bne.n	8002344 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	f012 0f20 	tst.w	r2, #32
 80022e6:	d003      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022e8:	68da      	ldr	r2, [r3, #12]
 80022ea:	f012 0f20 	tst.w	r2, #32
 80022ee:	d130      	bne.n	8002352 <HAL_TIM_IRQHandler+0x16c>
}
 80022f0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f2:	f7ff ff75 	bl	80021e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f6:	4620      	mov	r0, r4
 80022f8:	f7ff ff73 	bl	80021e2 <HAL_TIM_PWM_PulseFinishedCallback>
 80022fc:	e78a      	b.n	8002214 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022fe:	4620      	mov	r0, r4
 8002300:	f7ff ff6e 	bl	80021e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002304:	4620      	mov	r0, r4
 8002306:	f7ff ff6c 	bl	80021e2 <HAL_TIM_PWM_PulseFinishedCallback>
 800230a:	e79b      	b.n	8002244 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230c:	4620      	mov	r0, r4
 800230e:	f7ff ff67 	bl	80021e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002312:	4620      	mov	r0, r4
 8002314:	f7ff ff65 	bl	80021e2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002318:	e7ac      	b.n	8002274 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800231a:	4620      	mov	r0, r4
 800231c:	f7ff ff60 	bl	80021e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002320:	4620      	mov	r0, r4
 8002322:	f7ff ff5e 	bl	80021e2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002326:	e7bd      	b.n	80022a4 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002328:	f06f 0201 	mvn.w	r2, #1
 800232c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800232e:	4620      	mov	r0, r4
 8002330:	f7ff ff55 	bl	80021de <HAL_TIM_PeriodElapsedCallback>
 8002334:	e7c1      	b.n	80022ba <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002336:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800233a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800233c:	4620      	mov	r0, r4
 800233e:	f000 fd2e 	bl	8002d9e <HAL_TIMEx_BreakCallback>
 8002342:	e7c3      	b.n	80022cc <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002344:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002348:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800234a:	4620      	mov	r0, r4
 800234c:	f7ff ff4a 	bl	80021e4 <HAL_TIM_TriggerCallback>
 8002350:	e7c5      	b.n	80022de <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002352:	f06f 0220 	mvn.w	r2, #32
 8002356:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002358:	4620      	mov	r0, r4
 800235a:	f000 fd1f 	bl	8002d9c <HAL_TIMEx_CommutCallback>
}
 800235e:	e7c7      	b.n	80022f0 <HAL_TIM_IRQHandler+0x10a>

08002360 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002360:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002362:	4a25      	ldr	r2, [pc, #148]	; (80023f8 <TIM_Base_SetConfig+0x98>)
 8002364:	4290      	cmp	r0, r2
 8002366:	d00e      	beq.n	8002386 <TIM_Base_SetConfig+0x26>
 8002368:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800236c:	d00b      	beq.n	8002386 <TIM_Base_SetConfig+0x26>
 800236e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002372:	4290      	cmp	r0, r2
 8002374:	d007      	beq.n	8002386 <TIM_Base_SetConfig+0x26>
 8002376:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800237a:	4290      	cmp	r0, r2
 800237c:	d003      	beq.n	8002386 <TIM_Base_SetConfig+0x26>
 800237e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002382:	4290      	cmp	r0, r2
 8002384:	d103      	bne.n	800238e <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800238a:	684a      	ldr	r2, [r1, #4]
 800238c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800238e:	4a1a      	ldr	r2, [pc, #104]	; (80023f8 <TIM_Base_SetConfig+0x98>)
 8002390:	4290      	cmp	r0, r2
 8002392:	d01a      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 8002394:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002398:	d017      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 800239a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800239e:	4290      	cmp	r0, r2
 80023a0:	d013      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 80023a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023a6:	4290      	cmp	r0, r2
 80023a8:	d00f      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 80023aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023ae:	4290      	cmp	r0, r2
 80023b0:	d00b      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 80023b2:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80023b6:	4290      	cmp	r0, r2
 80023b8:	d007      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 80023ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023be:	4290      	cmp	r0, r2
 80023c0:	d003      	beq.n	80023ca <TIM_Base_SetConfig+0x6a>
 80023c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023c6:	4290      	cmp	r0, r2
 80023c8:	d103      	bne.n	80023d2 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ce:	68ca      	ldr	r2, [r1, #12]
 80023d0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023d6:	694a      	ldr	r2, [r1, #20]
 80023d8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80023da:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023dc:	688b      	ldr	r3, [r1, #8]
 80023de:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80023e0:	680b      	ldr	r3, [r1, #0]
 80023e2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023e4:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <TIM_Base_SetConfig+0x98>)
 80023e6:	4298      	cmp	r0, r3
 80023e8:	d002      	beq.n	80023f0 <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 80023ea:	2301      	movs	r3, #1
 80023ec:	6143      	str	r3, [r0, #20]
}
 80023ee:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80023f0:	690b      	ldr	r3, [r1, #16]
 80023f2:	6303      	str	r3, [r0, #48]	; 0x30
 80023f4:	e7f9      	b.n	80023ea <TIM_Base_SetConfig+0x8a>
 80023f6:	bf00      	nop
 80023f8:	40010000 	.word	0x40010000

080023fc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80023fc:	b340      	cbz	r0, 8002450 <HAL_TIM_Base_Init+0x54>
{
 80023fe:	b510      	push	{r4, lr}
 8002400:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002402:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002406:	b1f3      	cbz	r3, 8002446 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002408:	2302      	movs	r3, #2
 800240a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800240e:	4621      	mov	r1, r4
 8002410:	f851 0b04 	ldr.w	r0, [r1], #4
 8002414:	f7ff ffa4 	bl	8002360 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002418:	2301      	movs	r3, #1
 800241a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800241e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002422:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002426:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800242a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800242e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002436:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800243a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800243e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002442:	2000      	movs	r0, #0
}
 8002444:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002446:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800244a:	f7fe ff99 	bl	8001380 <HAL_TIM_Base_MspInit>
 800244e:	e7db      	b.n	8002408 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002450:	2001      	movs	r0, #1
}
 8002452:	4770      	bx	lr

08002454 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002454:	b340      	cbz	r0, 80024a8 <HAL_TIM_PWM_Init+0x54>
{
 8002456:	b510      	push	{r4, lr}
 8002458:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800245a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800245e:	b1f3      	cbz	r3, 800249e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002460:	2302      	movs	r3, #2
 8002462:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002466:	4621      	mov	r1, r4
 8002468:	f851 0b04 	ldr.w	r0, [r1], #4
 800246c:	f7ff ff78 	bl	8002360 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002470:	2301      	movs	r3, #1
 8002472:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002476:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800247a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800247e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002482:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002486:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800248a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800248e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002492:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002496:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800249a:	2000      	movs	r0, #0
}
 800249c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800249e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80024a2:	f7ff fe81 	bl	80021a8 <HAL_TIM_PWM_MspInit>
 80024a6:	e7db      	b.n	8002460 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80024a8:	2001      	movs	r0, #1
}
 80024aa:	4770      	bx	lr

080024ac <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80024ac:	b340      	cbz	r0, 8002500 <HAL_TIM_IC_Init+0x54>
{
 80024ae:	b510      	push	{r4, lr}
 80024b0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80024b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80024b6:	b1f3      	cbz	r3, 80024f6 <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80024b8:	2302      	movs	r3, #2
 80024ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024be:	4621      	mov	r1, r4
 80024c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80024c4:	f7ff ff4c 	bl	8002360 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c8:	2301      	movs	r3, #1
 80024ca:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80024d2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80024d6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80024da:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80024e6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80024ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80024ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80024f2:	2000      	movs	r0, #0
}
 80024f4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80024f6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80024fa:	f7ff fe56 	bl	80021aa <HAL_TIM_IC_MspInit>
 80024fe:	e7db      	b.n	80024b8 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8002500:	2001      	movs	r0, #1
}
 8002502:	4770      	bx	lr

08002504 <TIM_OC2_SetConfig>:
{
 8002504:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002506:	6a03      	ldr	r3, [r0, #32]
 8002508:	f023 0310 	bic.w	r3, r3, #16
 800250c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800250e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002510:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002512:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002514:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002518:	680d      	ldr	r5, [r1, #0]
 800251a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800251e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002522:	688d      	ldr	r5, [r1, #8]
 8002524:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002528:	4d0e      	ldr	r5, [pc, #56]	; (8002564 <TIM_OC2_SetConfig+0x60>)
 800252a:	42a8      	cmp	r0, r5
 800252c:	d009      	beq.n	8002542 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800252e:	4d0d      	ldr	r5, [pc, #52]	; (8002564 <TIM_OC2_SetConfig+0x60>)
 8002530:	42a8      	cmp	r0, r5
 8002532:	d00e      	beq.n	8002552 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 8002534:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002536:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002538:	684a      	ldr	r2, [r1, #4]
 800253a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800253c:	6203      	str	r3, [r0, #32]
}
 800253e:	bc30      	pop	{r4, r5}
 8002540:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002542:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002546:	68cd      	ldr	r5, [r1, #12]
 8002548:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800254c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002550:	e7ed      	b.n	800252e <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002552:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002556:	694d      	ldr	r5, [r1, #20]
 8002558:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800255c:	698d      	ldr	r5, [r1, #24]
 800255e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8002562:	e7e7      	b.n	8002534 <TIM_OC2_SetConfig+0x30>
 8002564:	40010000 	.word	0x40010000

08002568 <HAL_TIM_PWM_ConfigChannel>:
{
 8002568:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800256a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800256e:	2b01      	cmp	r3, #1
 8002570:	d066      	beq.n	8002640 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8002572:	4604      	mov	r4, r0
 8002574:	460d      	mov	r5, r1
 8002576:	2301      	movs	r3, #1
 8002578:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800257c:	2a0c      	cmp	r2, #12
 800257e:	d85a      	bhi.n	8002636 <HAL_TIM_PWM_ConfigChannel+0xce>
 8002580:	e8df f002 	tbb	[pc, r2]
 8002584:	59595907 	.word	0x59595907
 8002588:	5959591b 	.word	0x5959591b
 800258c:	59595930 	.word	0x59595930
 8002590:	44          	.byte	0x44
 8002591:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002592:	6800      	ldr	r0, [r0, #0]
 8002594:	f7ff fd0a 	bl	8001fac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002598:	6822      	ldr	r2, [r4, #0]
 800259a:	6993      	ldr	r3, [r2, #24]
 800259c:	f043 0308 	orr.w	r3, r3, #8
 80025a0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80025a2:	6822      	ldr	r2, [r4, #0]
 80025a4:	6993      	ldr	r3, [r2, #24]
 80025a6:	f023 0304 	bic.w	r3, r3, #4
 80025aa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025ac:	6822      	ldr	r2, [r4, #0]
 80025ae:	6993      	ldr	r3, [r2, #24]
 80025b0:	6929      	ldr	r1, [r5, #16]
 80025b2:	430b      	orrs	r3, r1
 80025b4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80025b6:	2000      	movs	r0, #0
      break;
 80025b8:	e03e      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025ba:	6800      	ldr	r0, [r0, #0]
 80025bc:	f7ff ffa2 	bl	8002504 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025c0:	6822      	ldr	r2, [r4, #0]
 80025c2:	6993      	ldr	r3, [r2, #24]
 80025c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025c8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025ca:	6822      	ldr	r2, [r4, #0]
 80025cc:	6993      	ldr	r3, [r2, #24]
 80025ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025d2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025d4:	6822      	ldr	r2, [r4, #0]
 80025d6:	6993      	ldr	r3, [r2, #24]
 80025d8:	6929      	ldr	r1, [r5, #16]
 80025da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80025de:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80025e0:	2000      	movs	r0, #0
      break;
 80025e2:	e029      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025e4:	6800      	ldr	r0, [r0, #0]
 80025e6:	f7ff fd0f 	bl	8002008 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025ea:	6822      	ldr	r2, [r4, #0]
 80025ec:	69d3      	ldr	r3, [r2, #28]
 80025ee:	f043 0308 	orr.w	r3, r3, #8
 80025f2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025f4:	6822      	ldr	r2, [r4, #0]
 80025f6:	69d3      	ldr	r3, [r2, #28]
 80025f8:	f023 0304 	bic.w	r3, r3, #4
 80025fc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025fe:	6822      	ldr	r2, [r4, #0]
 8002600:	69d3      	ldr	r3, [r2, #28]
 8002602:	6929      	ldr	r1, [r5, #16]
 8002604:	430b      	orrs	r3, r1
 8002606:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002608:	2000      	movs	r0, #0
      break;
 800260a:	e015      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800260c:	6800      	ldr	r0, [r0, #0]
 800260e:	f7ff fd2d 	bl	800206c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002612:	6822      	ldr	r2, [r4, #0]
 8002614:	69d3      	ldr	r3, [r2, #28]
 8002616:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800261a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800261c:	6822      	ldr	r2, [r4, #0]
 800261e:	69d3      	ldr	r3, [r2, #28]
 8002620:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002624:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002626:	6822      	ldr	r2, [r4, #0]
 8002628:	69d3      	ldr	r3, [r2, #28]
 800262a:	6929      	ldr	r1, [r5, #16]
 800262c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002630:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002632:	2000      	movs	r0, #0
      break;
 8002634:	e000      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0xd0>
  __HAL_LOCK(htim);
 8002636:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8002638:	2300      	movs	r3, #0
 800263a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800263e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8002640:	2002      	movs	r0, #2
 8002642:	e7fc      	b.n	800263e <HAL_TIM_PWM_ConfigChannel+0xd6>

08002644 <TIM_TI1_SetConfig>:
{
 8002644:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002646:	6a04      	ldr	r4, [r0, #32]
 8002648:	f024 0401 	bic.w	r4, r4, #1
 800264c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800264e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002650:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002652:	4d15      	ldr	r5, [pc, #84]	; (80026a8 <TIM_TI1_SetConfig+0x64>)
 8002654:	42a8      	cmp	r0, r5
 8002656:	d015      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
 8002658:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800265c:	d012      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
 800265e:	f5a5 457c 	sub.w	r5, r5, #64512	; 0xfc00
 8002662:	42a8      	cmp	r0, r5
 8002664:	d00e      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
 8002666:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800266a:	42a8      	cmp	r0, r5
 800266c:	d00a      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
 800266e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002672:	42a8      	cmp	r0, r5
 8002674:	d006      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
 8002676:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800267a:	42a8      	cmp	r0, r5
 800267c:	d002      	beq.n	8002684 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800267e:	f044 0201 	orr.w	r2, r4, #1
 8002682:	e002      	b.n	800268a <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002684:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002688:	4322      	orrs	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800268a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	b2db      	uxtb	r3, r3
 8002692:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002694:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002698:	f001 010a 	and.w	r1, r1, #10
 800269c:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 800269e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80026a0:	6201      	str	r1, [r0, #32]
}
 80026a2:	bc70      	pop	{r4, r5, r6}
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40010000 	.word	0x40010000

080026ac <HAL_TIM_IC_ConfigChannel>:
{
 80026ac:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80026ae:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d05a      	beq.n	800276c <HAL_TIM_IC_ConfigChannel+0xc0>
 80026b6:	4604      	mov	r4, r0
 80026b8:	460d      	mov	r5, r1
 80026ba:	2301      	movs	r3, #1
 80026bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80026c0:	b152      	cbz	r2, 80026d8 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 80026c2:	2a04      	cmp	r2, #4
 80026c4:	d01a      	beq.n	80026fc <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 80026c6:	2a08      	cmp	r2, #8
 80026c8:	d02b      	beq.n	8002722 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 80026ca:	2a0c      	cmp	r2, #12
 80026cc:	d03b      	beq.n	8002746 <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 80026ce:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80026d0:	2300      	movs	r3, #0
 80026d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80026d6:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 80026d8:	68cb      	ldr	r3, [r1, #12]
 80026da:	684a      	ldr	r2, [r1, #4]
 80026dc:	6809      	ldr	r1, [r1, #0]
 80026de:	6800      	ldr	r0, [r0, #0]
 80026e0:	f7ff ffb0 	bl	8002644 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	6993      	ldr	r3, [r2, #24]
 80026e8:	f023 030c 	bic.w	r3, r3, #12
 80026ec:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80026ee:	6822      	ldr	r2, [r4, #0]
 80026f0:	6993      	ldr	r3, [r2, #24]
 80026f2:	68a9      	ldr	r1, [r5, #8]
 80026f4:	430b      	orrs	r3, r1
 80026f6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80026f8:	2000      	movs	r0, #0
 80026fa:	e7e9      	b.n	80026d0 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 80026fc:	68cb      	ldr	r3, [r1, #12]
 80026fe:	684a      	ldr	r2, [r1, #4]
 8002700:	6809      	ldr	r1, [r1, #0]
 8002702:	6800      	ldr	r0, [r0, #0]
 8002704:	f7ff fce8 	bl	80020d8 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002708:	6822      	ldr	r2, [r4, #0]
 800270a:	6993      	ldr	r3, [r2, #24]
 800270c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002710:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002712:	6822      	ldr	r2, [r4, #0]
 8002714:	6993      	ldr	r3, [r2, #24]
 8002716:	68a9      	ldr	r1, [r5, #8]
 8002718:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800271c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800271e:	2000      	movs	r0, #0
 8002720:	e7d6      	b.n	80026d0 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8002722:	68cb      	ldr	r3, [r1, #12]
 8002724:	684a      	ldr	r2, [r1, #4]
 8002726:	6809      	ldr	r1, [r1, #0]
 8002728:	6800      	ldr	r0, [r0, #0]
 800272a:	f7ff fd02 	bl	8002132 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800272e:	6822      	ldr	r2, [r4, #0]
 8002730:	69d3      	ldr	r3, [r2, #28]
 8002732:	f023 030c 	bic.w	r3, r3, #12
 8002736:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002738:	6822      	ldr	r2, [r4, #0]
 800273a:	69d3      	ldr	r3, [r2, #28]
 800273c:	68a9      	ldr	r1, [r5, #8]
 800273e:	430b      	orrs	r3, r1
 8002740:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002742:	2000      	movs	r0, #0
 8002744:	e7c4      	b.n	80026d0 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8002746:	68cb      	ldr	r3, [r1, #12]
 8002748:	684a      	ldr	r2, [r1, #4]
 800274a:	6809      	ldr	r1, [r1, #0]
 800274c:	6800      	ldr	r0, [r0, #0]
 800274e:	f7ff fd09 	bl	8002164 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002752:	6822      	ldr	r2, [r4, #0]
 8002754:	69d3      	ldr	r3, [r2, #28]
 8002756:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800275a:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800275c:	6822      	ldr	r2, [r4, #0]
 800275e:	69d3      	ldr	r3, [r2, #28]
 8002760:	68a9      	ldr	r1, [r5, #8]
 8002762:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002766:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002768:	2000      	movs	r0, #0
 800276a:	e7b1      	b.n	80026d0 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 800276c:	2002      	movs	r0, #2
 800276e:	e7b2      	b.n	80026d6 <HAL_TIM_IC_ConfigChannel+0x2a>

08002770 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002770:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002772:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002774:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002778:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800277c:	430a      	orrs	r2, r1
 800277e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002780:	6082      	str	r2, [r0, #8]
}
 8002782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002788:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800278c:	2b01      	cmp	r3, #1
 800278e:	d078      	beq.n	8002882 <HAL_TIM_ConfigClockSource+0xfa>
{
 8002790:	b510      	push	{r4, lr}
 8002792:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002794:	2301      	movs	r3, #1
 8002796:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800279a:	2302      	movs	r3, #2
 800279c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80027a0:	6802      	ldr	r2, [r0, #0]
 80027a2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027a8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80027ac:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80027ae:	680b      	ldr	r3, [r1, #0]
 80027b0:	2b60      	cmp	r3, #96	; 0x60
 80027b2:	d04c      	beq.n	800284e <HAL_TIM_ConfigClockSource+0xc6>
 80027b4:	d829      	bhi.n	800280a <HAL_TIM_ConfigClockSource+0x82>
 80027b6:	2b40      	cmp	r3, #64	; 0x40
 80027b8:	d054      	beq.n	8002864 <HAL_TIM_ConfigClockSource+0xdc>
 80027ba:	d90c      	bls.n	80027d6 <HAL_TIM_ConfigClockSource+0x4e>
 80027bc:	2b50      	cmp	r3, #80	; 0x50
 80027be:	d122      	bne.n	8002806 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c0:	68ca      	ldr	r2, [r1, #12]
 80027c2:	6849      	ldr	r1, [r1, #4]
 80027c4:	6800      	ldr	r0, [r0, #0]
 80027c6:	f7ff fc75 	bl	80020b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027ca:	2150      	movs	r1, #80	; 0x50
 80027cc:	6820      	ldr	r0, [r4, #0]
 80027ce:	f7ff fce3 	bl	8002198 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80027d2:	2000      	movs	r0, #0
      break;
 80027d4:	e005      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80027d6:	2b20      	cmp	r3, #32
 80027d8:	d00d      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x6e>
 80027da:	d909      	bls.n	80027f0 <HAL_TIM_ConfigClockSource+0x68>
 80027dc:	2b30      	cmp	r3, #48	; 0x30
 80027de:	d00a      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 80027e0:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80027e2:	2301      	movs	r3, #1
 80027e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80027e8:	2300      	movs	r3, #0
 80027ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80027ee:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 80027f0:	b10b      	cbz	r3, 80027f6 <HAL_TIM_ConfigClockSource+0x6e>
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	d105      	bne.n	8002802 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027f6:	4619      	mov	r1, r3
 80027f8:	6820      	ldr	r0, [r4, #0]
 80027fa:	f7ff fccd 	bl	8002198 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80027fe:	2000      	movs	r0, #0
      break;
 8002800:	e7ef      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002802:	2001      	movs	r0, #1
 8002804:	e7ed      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
 8002806:	2001      	movs	r0, #1
 8002808:	e7eb      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800280a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800280e:	d034      	beq.n	800287a <HAL_TIM_ConfigClockSource+0xf2>
 8002810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002814:	d10c      	bne.n	8002830 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002816:	68cb      	ldr	r3, [r1, #12]
 8002818:	684a      	ldr	r2, [r1, #4]
 800281a:	6889      	ldr	r1, [r1, #8]
 800281c:	6800      	ldr	r0, [r0, #0]
 800281e:	f7ff ffa7 	bl	8002770 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002822:	6822      	ldr	r2, [r4, #0]
 8002824:	6893      	ldr	r3, [r2, #8]
 8002826:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800282a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800282c:	2000      	movs	r0, #0
      break;
 800282e:	e7d8      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002830:	2b70      	cmp	r3, #112	; 0x70
 8002832:	d124      	bne.n	800287e <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002834:	68cb      	ldr	r3, [r1, #12]
 8002836:	684a      	ldr	r2, [r1, #4]
 8002838:	6889      	ldr	r1, [r1, #8]
 800283a:	6800      	ldr	r0, [r0, #0]
 800283c:	f7ff ff98 	bl	8002770 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002840:	6822      	ldr	r2, [r4, #0]
 8002842:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002844:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002848:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800284a:	2000      	movs	r0, #0
      break;
 800284c:	e7c9      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800284e:	68ca      	ldr	r2, [r1, #12]
 8002850:	6849      	ldr	r1, [r1, #4]
 8002852:	6800      	ldr	r0, [r0, #0]
 8002854:	f7ff fc5a 	bl	800210c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002858:	2160      	movs	r1, #96	; 0x60
 800285a:	6820      	ldr	r0, [r4, #0]
 800285c:	f7ff fc9c 	bl	8002198 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002860:	2000      	movs	r0, #0
      break;
 8002862:	e7be      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002864:	68ca      	ldr	r2, [r1, #12]
 8002866:	6849      	ldr	r1, [r1, #4]
 8002868:	6800      	ldr	r0, [r0, #0]
 800286a:	f7ff fc23 	bl	80020b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800286e:	2140      	movs	r1, #64	; 0x40
 8002870:	6820      	ldr	r0, [r4, #0]
 8002872:	f7ff fc91 	bl	8002198 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002876:	2000      	movs	r0, #0
      break;
 8002878:	e7b3      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800287a:	2000      	movs	r0, #0
 800287c:	e7b1      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 800287e:	2001      	movs	r0, #1
 8002880:	e7af      	b.n	80027e2 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002882:	2002      	movs	r0, #2
}
 8002884:	4770      	bx	lr

08002886 <TIM_SlaveTimer_SetConfig>:
{
 8002886:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8002888:	6804      	ldr	r4, [r0, #0]
 800288a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800288c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002890:	684b      	ldr	r3, [r1, #4]
 8002892:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002894:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002898:	680a      	ldr	r2, [r1, #0]
 800289a:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800289c:	60a3      	str	r3, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 800289e:	684b      	ldr	r3, [r1, #4]
 80028a0:	2b50      	cmp	r3, #80	; 0x50
 80028a2:	d032      	beq.n	800290a <TIM_SlaveTimer_SetConfig+0x84>
 80028a4:	d90b      	bls.n	80028be <TIM_SlaveTimer_SetConfig+0x38>
 80028a6:	2b60      	cmp	r3, #96	; 0x60
 80028a8:	d036      	beq.n	8002918 <TIM_SlaveTimer_SetConfig+0x92>
 80028aa:	2b70      	cmp	r3, #112	; 0x70
 80028ac:	d143      	bne.n	8002936 <TIM_SlaveTimer_SetConfig+0xb0>
      TIM_ETR_SetConfig(htim->Instance,
 80028ae:	690b      	ldr	r3, [r1, #16]
 80028b0:	688a      	ldr	r2, [r1, #8]
 80028b2:	68c9      	ldr	r1, [r1, #12]
 80028b4:	6800      	ldr	r0, [r0, #0]
 80028b6:	f7ff ff5b 	bl	8002770 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80028ba:	2000      	movs	r0, #0
      break;
 80028bc:	e00f      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 80028be:	2b40      	cmp	r3, #64	; 0x40
 80028c0:	d00e      	beq.n	80028e0 <TIM_SlaveTimer_SetConfig+0x5a>
 80028c2:	d901      	bls.n	80028c8 <TIM_SlaveTimer_SetConfig+0x42>
      status = HAL_ERROR;
 80028c4:	2001      	movs	r0, #1
 80028c6:	e00a      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d02c      	beq.n	8002926 <TIM_SlaveTimer_SetConfig+0xa0>
 80028cc:	d903      	bls.n	80028d6 <TIM_SlaveTimer_SetConfig+0x50>
 80028ce:	2b30      	cmp	r3, #48	; 0x30
 80028d0:	d12f      	bne.n	8002932 <TIM_SlaveTimer_SetConfig+0xac>
 80028d2:	2000      	movs	r0, #0
 80028d4:	e003      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
 80028d6:	b343      	cbz	r3, 800292a <TIM_SlaveTimer_SetConfig+0xa4>
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d128      	bne.n	800292e <TIM_SlaveTimer_SetConfig+0xa8>
 80028dc:	2000      	movs	r0, #0
}
 80028de:	bd10      	pop	{r4, pc}
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80028e0:	680b      	ldr	r3, [r1, #0]
 80028e2:	2b05      	cmp	r3, #5
 80028e4:	d029      	beq.n	800293a <TIM_SlaveTimer_SetConfig+0xb4>
      tmpccer = htim->Instance->CCER;
 80028e6:	6803      	ldr	r3, [r0, #0]
 80028e8:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80028ea:	6a1a      	ldr	r2, [r3, #32]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80028f2:	6802      	ldr	r2, [r0, #0]
 80028f4:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80028fa:	6909      	ldr	r1, [r1, #16]
 80028fc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8002900:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8002902:	6803      	ldr	r3, [r0, #0]
 8002904:	621c      	str	r4, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8002906:	2000      	movs	r0, #0
      break;
 8002908:	e7e9      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800290a:	690a      	ldr	r2, [r1, #16]
 800290c:	6889      	ldr	r1, [r1, #8]
 800290e:	6800      	ldr	r0, [r0, #0]
 8002910:	f7ff fbd0 	bl	80020b4 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8002914:	2000      	movs	r0, #0
      break;
 8002916:	e7e2      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002918:	690a      	ldr	r2, [r1, #16]
 800291a:	6889      	ldr	r1, [r1, #8]
 800291c:	6800      	ldr	r0, [r0, #0]
 800291e:	f7ff fbf5 	bl	800210c <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8002922:	2000      	movs	r0, #0
      break;
 8002924:	e7db      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 8002926:	2000      	movs	r0, #0
 8002928:	e7d9      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
 800292a:	2000      	movs	r0, #0
 800292c:	e7d7      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
      status = HAL_ERROR;
 800292e:	2001      	movs	r0, #1
 8002930:	e7d5      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
 8002932:	2001      	movs	r0, #1
 8002934:	e7d3      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
 8002936:	2001      	movs	r0, #1
 8002938:	e7d1      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>
        return HAL_ERROR;
 800293a:	2001      	movs	r0, #1
 800293c:	e7cf      	b.n	80028de <TIM_SlaveTimer_SetConfig+0x58>

0800293e <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800293e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002942:	2b01      	cmp	r3, #1
 8002944:	d022      	beq.n	800298c <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 8002946:	b510      	push	{r4, lr}
 8002948:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800294a:	2301      	movs	r3, #1
 800294c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002950:	2302      	movs	r3, #2
 8002952:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002956:	f7ff ff96 	bl	8002886 <TIM_SlaveTimer_SetConfig>
 800295a:	b980      	cbnz	r0, 800297e <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800295c:	6822      	ldr	r2, [r4, #0]
 800295e:	68d3      	ldr	r3, [r2, #12]
 8002960:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002964:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002966:	6822      	ldr	r2, [r4, #0]
 8002968:	68d3      	ldr	r3, [r2, #12]
 800296a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800296e:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8002970:	2301      	movs	r3, #1
 8002972:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002976:	2300      	movs	r3, #0
 8002978:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800297c:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 800297e:	2001      	movs	r0, #1
 8002980:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002984:	2300      	movs	r3, #0
 8002986:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800298a:	e7f7      	b.n	800297c <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 800298c:	2002      	movs	r0, #2
}
 800298e:	4770      	bx	lr

08002990 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002990:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002992:	f001 011f 	and.w	r1, r1, #31
 8002996:	2301      	movs	r3, #1
 8002998:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800299c:	6a03      	ldr	r3, [r0, #32]
 800299e:	ea23 0304 	bic.w	r3, r3, r4
 80029a2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029a4:	6a03      	ldr	r3, [r0, #32]
 80029a6:	fa02 f101 	lsl.w	r1, r2, r1
 80029aa:	430b      	orrs	r3, r1
 80029ac:	6203      	str	r3, [r0, #32]
}
 80029ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_TIM_PWM_Start>:
{
 80029b4:	b510      	push	{r4, lr}
 80029b6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80029b8:	4608      	mov	r0, r1
 80029ba:	2900      	cmp	r1, #0
 80029bc:	d132      	bne.n	8002a24 <HAL_TIM_PWM_Start+0x70>
 80029be:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	3b01      	subs	r3, #1
 80029c6:	bf18      	it	ne
 80029c8:	2301      	movne	r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d163      	bne.n	8002a96 <HAL_TIM_PWM_Start+0xe2>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029ce:	2800      	cmp	r0, #0
 80029d0:	d141      	bne.n	8002a56 <HAL_TIM_PWM_Start+0xa2>
 80029d2:	2302      	movs	r3, #2
 80029d4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029d8:	2201      	movs	r2, #1
 80029da:	4601      	mov	r1, r0
 80029dc:	6820      	ldr	r0, [r4, #0]
 80029de:	f7ff ffd7 	bl	8002990 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	4a2e      	ldr	r2, [pc, #184]	; (8002aa0 <HAL_TIM_PWM_Start+0xec>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d045      	beq.n	8002a76 <HAL_TIM_PWM_Start+0xc2>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	4a2c      	ldr	r2, [pc, #176]	; (8002aa0 <HAL_TIM_PWM_Start+0xec>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d046      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
 80029f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f6:	d043      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
 80029f8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d03f      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
 8002a00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d03b      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
 8002a08:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d037      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
 8002a10:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d033      	beq.n	8002a80 <HAL_TIM_PWM_Start+0xcc>
    __HAL_TIM_ENABLE(htim);
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	f042 0201 	orr.w	r2, r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a20:	2000      	movs	r0, #0
 8002a22:	e037      	b.n	8002a94 <HAL_TIM_PWM_Start+0xe0>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a24:	2904      	cmp	r1, #4
 8002a26:	d008      	beq.n	8002a3a <HAL_TIM_PWM_Start+0x86>
 8002a28:	2908      	cmp	r1, #8
 8002a2a:	d00d      	beq.n	8002a48 <HAL_TIM_PWM_Start+0x94>
 8002a2c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	bf18      	it	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	e7c7      	b.n	80029ca <HAL_TIM_PWM_Start+0x16>
 8002a3a:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	bf18      	it	ne
 8002a44:	2301      	movne	r3, #1
 8002a46:	e7c0      	b.n	80029ca <HAL_TIM_PWM_Start+0x16>
 8002a48:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	bf18      	it	ne
 8002a52:	2301      	movne	r3, #1
 8002a54:	e7b9      	b.n	80029ca <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a56:	2804      	cmp	r0, #4
 8002a58:	d005      	beq.n	8002a66 <HAL_TIM_PWM_Start+0xb2>
 8002a5a:	2808      	cmp	r0, #8
 8002a5c:	d007      	beq.n	8002a6e <HAL_TIM_PWM_Start+0xba>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8002a64:	e7b8      	b.n	80029d8 <HAL_TIM_PWM_Start+0x24>
 8002a66:	2302      	movs	r3, #2
 8002a68:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002a6c:	e7b4      	b.n	80029d8 <HAL_TIM_PWM_Start+0x24>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002a74:	e7b0      	b.n	80029d8 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8002a76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a7c:	645a      	str	r2, [r3, #68]	; 0x44
 8002a7e:	e7b4      	b.n	80029ea <HAL_TIM_PWM_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a86:	2a06      	cmp	r2, #6
 8002a88:	d007      	beq.n	8002a9a <HAL_TIM_PWM_Start+0xe6>
      __HAL_TIM_ENABLE(htim);
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	f042 0201 	orr.w	r2, r2, #1
 8002a90:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a92:	2000      	movs	r0, #0
}
 8002a94:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a96:	2001      	movs	r0, #1
 8002a98:	e7fc      	b.n	8002a94 <HAL_TIM_PWM_Start+0xe0>
  return HAL_OK;
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	e7fa      	b.n	8002a94 <HAL_TIM_PWM_Start+0xe0>
 8002a9e:	bf00      	nop
 8002aa0:	40010000 	.word	0x40010000

08002aa4 <HAL_TIM_IC_Start>:
{
 8002aa4:	b510      	push	{r4, lr}
 8002aa6:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	2900      	cmp	r1, #0
 8002aac:	d137      	bne.n	8002b1e <HAL_TIM_IC_Start+0x7a>
 8002aae:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8002ab2:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d142      	bne.n	8002b3e <HAL_TIM_IC_Start+0x9a>
 8002ab8:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8002abc:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002abe:	2801      	cmp	r0, #1
 8002ac0:	d178      	bne.n	8002bb4 <HAL_TIM_IC_Start+0x110>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ac2:	2a01      	cmp	r2, #1
 8002ac4:	d177      	bne.n	8002bb6 <HAL_TIM_IC_Start+0x112>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d149      	bne.n	8002b5e <HAL_TIM_IC_Start+0xba>
 8002aca:	2202      	movs	r2, #2
 8002acc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d154      	bne.n	8002b7e <HAL_TIM_IC_Start+0xda>
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ada:	2201      	movs	r2, #1
 8002adc:	4619      	mov	r1, r3
 8002ade:	6820      	ldr	r0, [r4, #0]
 8002ae0:	f7ff ff56 	bl	8002990 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ae4:	6823      	ldr	r3, [r4, #0]
 8002ae6:	4a35      	ldr	r2, [pc, #212]	; (8002bbc <HAL_TIM_IC_Start+0x118>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d058      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
 8002aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af0:	d055      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
 8002af2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d051      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
 8002afa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d04d      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
 8002b02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d049      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
 8002b0a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d045      	beq.n	8002b9e <HAL_TIM_IC_Start+0xfa>
    __HAL_TIM_ENABLE(htim);
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	f042 0201 	orr.w	r2, r2, #1
 8002b18:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	e04b      	b.n	8002bb6 <HAL_TIM_IC_Start+0x112>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002b1e:	2904      	cmp	r1, #4
 8002b20:	d005      	beq.n	8002b2e <HAL_TIM_IC_Start+0x8a>
 8002b22:	2908      	cmp	r1, #8
 8002b24:	d007      	beq.n	8002b36 <HAL_TIM_IC_Start+0x92>
 8002b26:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8002b2a:	b2c0      	uxtb	r0, r0
 8002b2c:	e7c2      	b.n	8002ab4 <HAL_TIM_IC_Start+0x10>
 8002b2e:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8002b32:	b2c0      	uxtb	r0, r0
 8002b34:	e7be      	b.n	8002ab4 <HAL_TIM_IC_Start+0x10>
 8002b36:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002b3a:	b2c0      	uxtb	r0, r0
 8002b3c:	e7ba      	b.n	8002ab4 <HAL_TIM_IC_Start+0x10>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d005      	beq.n	8002b4e <HAL_TIM_IC_Start+0xaa>
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d007      	beq.n	8002b56 <HAL_TIM_IC_Start+0xb2>
 8002b46:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8002b4a:	b2d2      	uxtb	r2, r2
 8002b4c:	e7b7      	b.n	8002abe <HAL_TIM_IC_Start+0x1a>
 8002b4e:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	e7b3      	b.n	8002abe <HAL_TIM_IC_Start+0x1a>
 8002b56:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	e7af      	b.n	8002abe <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d005      	beq.n	8002b6e <HAL_TIM_IC_Start+0xca>
 8002b62:	2b08      	cmp	r3, #8
 8002b64:	d007      	beq.n	8002b76 <HAL_TIM_IC_Start+0xd2>
 8002b66:	2202      	movs	r2, #2
 8002b68:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 8002b6c:	e7b0      	b.n	8002ad0 <HAL_TIM_IC_Start+0x2c>
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 8002b74:	e7ac      	b.n	8002ad0 <HAL_TIM_IC_Start+0x2c>
 8002b76:	2202      	movs	r2, #2
 8002b78:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 8002b7c:	e7a8      	b.n	8002ad0 <HAL_TIM_IC_Start+0x2c>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d005      	beq.n	8002b8e <HAL_TIM_IC_Start+0xea>
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d007      	beq.n	8002b96 <HAL_TIM_IC_Start+0xf2>
 8002b86:	2202      	movs	r2, #2
 8002b88:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002b8c:	e7a5      	b.n	8002ada <HAL_TIM_IC_Start+0x36>
 8002b8e:	2202      	movs	r2, #2
 8002b90:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002b94:	e7a1      	b.n	8002ada <HAL_TIM_IC_Start+0x36>
 8002b96:	2202      	movs	r2, #2
 8002b98:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
 8002b9c:	e79d      	b.n	8002ada <HAL_TIM_IC_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba4:	2a06      	cmp	r2, #6
 8002ba6:	d007      	beq.n	8002bb8 <HAL_TIM_IC_Start+0x114>
      __HAL_TIM_ENABLE(htim);
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	e000      	b.n	8002bb6 <HAL_TIM_IC_Start+0x112>
    return HAL_ERROR;
 8002bb4:	2001      	movs	r0, #1
}
 8002bb6:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8002bb8:	2000      	movs	r0, #0
 8002bba:	e7fc      	b.n	8002bb6 <HAL_TIM_IC_Start+0x112>
 8002bbc:	40010000 	.word	0x40010000

08002bc0 <HAL_TIM_IC_Start_IT>:
{
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	bb09      	cbnz	r1, 8002c0c <HAL_TIM_IC_Start_IT+0x4c>
 8002bc8:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8002bcc:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002bce:	bb6b      	cbnz	r3, 8002c2c <HAL_TIM_IC_Start_IT+0x6c>
 8002bd0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8002bd4:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bd6:	2801      	cmp	r0, #1
 8002bd8:	f040 809c 	bne.w	8002d14 <HAL_TIM_IC_Start_IT+0x154>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002bdc:	2a01      	cmp	r2, #1
 8002bde:	f040 809a 	bne.w	8002d16 <HAL_TIM_IC_Start_IT+0x156>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002be2:	bb9b      	cbnz	r3, 8002c4c <HAL_TIM_IC_Start_IT+0x8c>
 8002be4:	2102      	movs	r1, #2
 8002be6:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d13e      	bne.n	8002c6c <HAL_TIM_IC_Start_IT+0xac>
 8002bee:	2102      	movs	r1, #2
 8002bf0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
  switch (Channel)
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	f200 808f 	bhi.w	8002d18 <HAL_TIM_IC_Start_IT+0x158>
 8002bfa:	e8df f003 	tbb	[pc, r3]
 8002bfe:	8d47      	.short	0x8d47
 8002c00:	8d6e8d8d 	.word	0x8d6e8d8d
 8002c04:	8d748d8d 	.word	0x8d748d8d
 8002c08:	8d8d      	.short	0x8d8d
 8002c0a:	7a          	.byte	0x7a
 8002c0b:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002c0c:	2904      	cmp	r1, #4
 8002c0e:	d005      	beq.n	8002c1c <HAL_TIM_IC_Start_IT+0x5c>
 8002c10:	2908      	cmp	r1, #8
 8002c12:	d007      	beq.n	8002c24 <HAL_TIM_IC_Start_IT+0x64>
 8002c14:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8002c18:	b2c0      	uxtb	r0, r0
 8002c1a:	e7d8      	b.n	8002bce <HAL_TIM_IC_Start_IT+0xe>
 8002c1c:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8002c20:	b2c0      	uxtb	r0, r0
 8002c22:	e7d4      	b.n	8002bce <HAL_TIM_IC_Start_IT+0xe>
 8002c24:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002c28:	b2c0      	uxtb	r0, r0
 8002c2a:	e7d0      	b.n	8002bce <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d005      	beq.n	8002c3c <HAL_TIM_IC_Start_IT+0x7c>
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d007      	beq.n	8002c44 <HAL_TIM_IC_Start_IT+0x84>
 8002c34:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	e7cc      	b.n	8002bd6 <HAL_TIM_IC_Start_IT+0x16>
 8002c3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c40:	b2d2      	uxtb	r2, r2
 8002c42:	e7c8      	b.n	8002bd6 <HAL_TIM_IC_Start_IT+0x16>
 8002c44:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	e7c4      	b.n	8002bd6 <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d005      	beq.n	8002c5c <HAL_TIM_IC_Start_IT+0x9c>
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d007      	beq.n	8002c64 <HAL_TIM_IC_Start_IT+0xa4>
 8002c54:	2102      	movs	r1, #2
 8002c56:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 8002c5a:	e7c6      	b.n	8002bea <HAL_TIM_IC_Start_IT+0x2a>
 8002c5c:	2102      	movs	r1, #2
 8002c5e:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 8002c62:	e7c2      	b.n	8002bea <HAL_TIM_IC_Start_IT+0x2a>
 8002c64:	2102      	movs	r1, #2
 8002c66:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 8002c6a:	e7be      	b.n	8002bea <HAL_TIM_IC_Start_IT+0x2a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d005      	beq.n	8002c7c <HAL_TIM_IC_Start_IT+0xbc>
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d007      	beq.n	8002c84 <HAL_TIM_IC_Start_IT+0xc4>
 8002c74:	2102      	movs	r1, #2
 8002c76:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002c7a:	e7bb      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x34>
 8002c7c:	2102      	movs	r1, #2
 8002c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c82:	e7b7      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x34>
 8002c84:	2102      	movs	r1, #2
 8002c86:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
 8002c8a:	e7b3      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x34>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c8c:	6821      	ldr	r1, [r4, #0]
 8002c8e:	68ca      	ldr	r2, [r1, #12]
 8002c90:	f042 0202 	orr.w	r2, r2, #2
 8002c94:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c96:	2201      	movs	r2, #1
 8002c98:	4619      	mov	r1, r3
 8002c9a:	6820      	ldr	r0, [r4, #0]
 8002c9c:	f7ff fe78 	bl	8002990 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	4a1f      	ldr	r2, [pc, #124]	; (8002d20 <HAL_TIM_IC_Start_IT+0x160>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d02a      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
 8002ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cac:	d027      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
 8002cae:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d023      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
 8002cb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d01f      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
 8002cbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d01b      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
 8002cc6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d017      	beq.n	8002cfe <HAL_TIM_IC_Start_IT+0x13e>
      __HAL_TIM_ENABLE(htim);
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	f042 0201 	orr.w	r2, r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	e01d      	b.n	8002d16 <HAL_TIM_IC_Start_IT+0x156>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cda:	6821      	ldr	r1, [r4, #0]
 8002cdc:	68ca      	ldr	r2, [r1, #12]
 8002cde:	f042 0204 	orr.w	r2, r2, #4
 8002ce2:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8002ce4:	e7d7      	b.n	8002c96 <HAL_TIM_IC_Start_IT+0xd6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ce6:	6821      	ldr	r1, [r4, #0]
 8002ce8:	68ca      	ldr	r2, [r1, #12]
 8002cea:	f042 0208 	orr.w	r2, r2, #8
 8002cee:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8002cf0:	e7d1      	b.n	8002c96 <HAL_TIM_IC_Start_IT+0xd6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cf2:	6821      	ldr	r1, [r4, #0]
 8002cf4:	68ca      	ldr	r2, [r1, #12]
 8002cf6:	f042 0210 	orr.w	r2, r2, #16
 8002cfa:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8002cfc:	e7cb      	b.n	8002c96 <HAL_TIM_IC_Start_IT+0xd6>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d04:	2a06      	cmp	r2, #6
 8002d06:	d009      	beq.n	8002d1c <HAL_TIM_IC_Start_IT+0x15c>
        __HAL_TIM_ENABLE(htim);
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	f042 0201 	orr.w	r2, r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	2000      	movs	r0, #0
 8002d12:	e000      	b.n	8002d16 <HAL_TIM_IC_Start_IT+0x156>
    return HAL_ERROR;
 8002d14:	2001      	movs	r0, #1
}
 8002d16:	bd10      	pop	{r4, pc}
        __HAL_TIM_ENABLE(htim);
 8002d18:	4610      	mov	r0, r2
 8002d1a:	e7fc      	b.n	8002d16 <HAL_TIM_IC_Start_IT+0x156>
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	e7fa      	b.n	8002d16 <HAL_TIM_IC_Start_IT+0x156>
 8002d20:	40010000 	.word	0x40010000

08002d24 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d24:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d033      	beq.n	8002d94 <HAL_TIMEx_MasterConfigSynchronization+0x70>
{
 8002d2c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002d2e:	2301      	movs	r3, #1
 8002d30:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d3a:	6803      	ldr	r3, [r0, #0]
 8002d3c:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d3e:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d40:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d44:	680a      	ldr	r2, [r1, #0]
 8002d46:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d4a:	6803      	ldr	r3, [r0, #0]
 8002d4c:	4a12      	ldr	r2, [pc, #72]	; (8002d98 <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d012      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8002d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d56:	d00f      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8002d58:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d00b      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8002d60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d007      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8002d68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d003      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8002d70:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d104      	bne.n	8002d82 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d78:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d7c:	684a      	ldr	r2, [r1, #4]
 8002d7e:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d80:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002d8e:	4618      	mov	r0, r3
}
 8002d90:	bc30      	pop	{r4, r5}
 8002d92:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002d94:	2002      	movs	r0, #2
}
 8002d96:	4770      	bx	lr
 8002d98:	40010000 	.word	0x40010000

08002d9c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d9c:	4770      	bx	lr

08002d9e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d9e:	4770      	bx	lr

08002da0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002da4:	6802      	ldr	r2, [r0, #0]
 8002da6:	6913      	ldr	r3, [r2, #16]
 8002da8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002dac:	68c1      	ldr	r1, [r0, #12]
 8002dae:	430b      	orrs	r3, r1
 8002db0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002db2:	6883      	ldr	r3, [r0, #8]
 8002db4:	6902      	ldr	r2, [r0, #16]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	6942      	ldr	r2, [r0, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	69c2      	ldr	r2, [r0, #28]
 8002dbe:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002dc0:	6801      	ldr	r1, [r0, #0]
 8002dc2:	68cb      	ldr	r3, [r1, #12]
 8002dc4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002dc8:	f023 030c 	bic.w	r3, r3, #12
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002dd0:	6802      	ldr	r2, [r0, #0]
 8002dd2:	6953      	ldr	r3, [r2, #20]
 8002dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dd8:	6981      	ldr	r1, [r0, #24]
 8002dda:	430b      	orrs	r3, r1
 8002ddc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dde:	6803      	ldr	r3, [r0, #0]
 8002de0:	4a34      	ldr	r2, [pc, #208]	; (8002eb4 <UART_SetConfig+0x114>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d006      	beq.n	8002df4 <UART_SetConfig+0x54>
 8002de6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d002      	beq.n	8002df4 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dee:	f7ff f8bd 	bl	8001f6c <HAL_RCC_GetPCLK1Freq>
 8002df2:	e001      	b.n	8002df8 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002df4:	f7ff f8ca 	bl	8001f8c <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002df8:	69e3      	ldr	r3, [r4, #28]
 8002dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dfe:	d02a      	beq.n	8002e56 <UART_SetConfig+0xb6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e00:	2600      	movs	r6, #0
 8002e02:	1805      	adds	r5, r0, r0
 8002e04:	eb46 0106 	adc.w	r1, r6, r6
 8002e08:	182d      	adds	r5, r5, r0
 8002e0a:	eb46 0101 	adc.w	r1, r6, r1
 8002e0e:	00cb      	lsls	r3, r1, #3
 8002e10:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002e14:	00ea      	lsls	r2, r5, #3
 8002e16:	4615      	mov	r5, r2
 8002e18:	4619      	mov	r1, r3
 8002e1a:	6863      	ldr	r3, [r4, #4]
 8002e1c:	009a      	lsls	r2, r3, #2
 8002e1e:	0f9b      	lsrs	r3, r3, #30
 8002e20:	1828      	adds	r0, r5, r0
 8002e22:	eb46 0101 	adc.w	r1, r6, r1
 8002e26:	f7fd fec7 	bl	8000bb8 <__aeabi_uldivmod>
 8002e2a:	4d23      	ldr	r5, [pc, #140]	; (8002eb8 <UART_SetConfig+0x118>)
 8002e2c:	fba5 3200 	umull	r3, r2, r5, r0
 8002e30:	0951      	lsrs	r1, r2, #5
 8002e32:	2364      	movs	r3, #100	; 0x64
 8002e34:	fb03 0311 	mls	r3, r3, r1, r0
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	3332      	adds	r3, #50	; 0x32
 8002e3c:	fba5 2303 	umull	r2, r3, r5, r3
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e46:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	6821      	ldr	r1, [r4, #0]
 8002e50:	4413      	add	r3, r2
 8002e52:	608b      	str	r3, [r1, #8]
  }
}
 8002e54:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e56:	2600      	movs	r6, #0
 8002e58:	1805      	adds	r5, r0, r0
 8002e5a:	eb46 0106 	adc.w	r1, r6, r6
 8002e5e:	182d      	adds	r5, r5, r0
 8002e60:	eb46 0101 	adc.w	r1, r6, r1
 8002e64:	00cb      	lsls	r3, r1, #3
 8002e66:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002e6a:	00ea      	lsls	r2, r5, #3
 8002e6c:	4615      	mov	r5, r2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6862      	ldr	r2, [r4, #4]
 8002e72:	4633      	mov	r3, r6
 8002e74:	1892      	adds	r2, r2, r2
 8002e76:	eb46 0303 	adc.w	r3, r6, r3
 8002e7a:	1828      	adds	r0, r5, r0
 8002e7c:	eb46 0101 	adc.w	r1, r6, r1
 8002e80:	f7fd fe9a 	bl	8000bb8 <__aeabi_uldivmod>
 8002e84:	4d0c      	ldr	r5, [pc, #48]	; (8002eb8 <UART_SetConfig+0x118>)
 8002e86:	fba5 3200 	umull	r3, r2, r5, r0
 8002e8a:	0951      	lsrs	r1, r2, #5
 8002e8c:	2364      	movs	r3, #100	; 0x64
 8002e8e:	fb03 0311 	mls	r3, r3, r1, r0
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	3332      	adds	r3, #50	; 0x32
 8002e96:	fba5 2303 	umull	r2, r3, r5, r3
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	005a      	lsls	r2, r3, #1
 8002e9e:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8002ea2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	6821      	ldr	r1, [r4, #0]
 8002eac:	4413      	add	r3, r2
 8002eae:	608b      	str	r3, [r1, #8]
 8002eb0:	e7d0      	b.n	8002e54 <UART_SetConfig+0xb4>
 8002eb2:	bf00      	nop
 8002eb4:	40011000 	.word	0x40011000
 8002eb8:	51eb851f 	.word	0x51eb851f

08002ebc <UART_WaitOnFlagUntilTimeout>:
{
 8002ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ec0:	4605      	mov	r5, r0
 8002ec2:	460f      	mov	r7, r1
 8002ec4:	4616      	mov	r6, r2
 8002ec6:	4699      	mov	r9, r3
 8002ec8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ecc:	682c      	ldr	r4, [r5, #0]
 8002ece:	6824      	ldr	r4, [r4, #0]
 8002ed0:	ea37 0304 	bics.w	r3, r7, r4
 8002ed4:	bf0c      	ite	eq
 8002ed6:	2401      	moveq	r4, #1
 8002ed8:	2400      	movne	r4, #0
 8002eda:	42b4      	cmp	r4, r6
 8002edc:	d12d      	bne.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x7e>
    if (Timeout != HAL_MAX_DELAY)
 8002ede:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8002ee2:	d0f3      	beq.n	8002ecc <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002ee4:	f1b8 0f00 	cmp.w	r8, #0
 8002ee8:	d005      	beq.n	8002ef6 <UART_WaitOnFlagUntilTimeout+0x3a>
 8002eea:	f7fe fbe5 	bl	80016b8 <HAL_GetTick>
 8002eee:	eba0 0009 	sub.w	r0, r0, r9
 8002ef2:	4540      	cmp	r0, r8
 8002ef4:	d9ea      	bls.n	8002ecc <UART_WaitOnFlagUntilTimeout+0x10>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ef6:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef8:	f102 030c 	add.w	r3, r2, #12
 8002efc:	e853 3f00 	ldrex	r3, [r3]
 8002f00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	320c      	adds	r2, #12
 8002f06:	e842 3100 	strex	r1, r3, [r2]
 8002f0a:	2900      	cmp	r1, #0
 8002f0c:	d1f3      	bne.n	8002ef6 <UART_WaitOnFlagUntilTimeout+0x3a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f0e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f10:	f102 0314 	add.w	r3, r2, #20
 8002f14:	e853 3f00 	ldrex	r3, [r3]
 8002f18:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1c:	3214      	adds	r2, #20
 8002f1e:	e842 3100 	strex	r1, r3, [r2]
 8002f22:	2900      	cmp	r1, #0
 8002f24:	d1f3      	bne.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x52>
        huart->gState  = HAL_UART_STATE_READY;
 8002f26:	2320      	movs	r3, #32
 8002f28:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002f2c:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8002f30:	2300      	movs	r3, #0
 8002f32:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002f36:	2003      	movs	r0, #3
 8002f38:	e000      	b.n	8002f3c <UART_WaitOnFlagUntilTimeout+0x80>
  return HAL_OK;
 8002f3a:	2000      	movs	r0, #0
}
 8002f3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002f40 <HAL_UART_Init>:
  if (huart == NULL)
 8002f40:	b358      	cbz	r0, 8002f9a <HAL_UART_Init+0x5a>
{
 8002f42:	b510      	push	{r4, lr}
 8002f44:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f46:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002f4a:	b30b      	cbz	r3, 8002f90 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002f4c:	2324      	movs	r3, #36	; 0x24
 8002f4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8002f52:	6822      	ldr	r2, [r4, #0]
 8002f54:	68d3      	ldr	r3, [r2, #12]
 8002f56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f5a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002f5c:	4620      	mov	r0, r4
 8002f5e:	f7ff ff1f 	bl	8002da0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	6913      	ldr	r3, [r2, #16]
 8002f66:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002f6a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f6c:	6822      	ldr	r2, [r4, #0]
 8002f6e:	6953      	ldr	r3, [r2, #20]
 8002f70:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002f74:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002f76:	6822      	ldr	r2, [r4, #0]
 8002f78:	68d3      	ldr	r3, [r2, #12]
 8002f7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f7e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f80:	2000      	movs	r0, #0
 8002f82:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f84:	2320      	movs	r3, #32
 8002f86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8002f8e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002f90:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8002f94:	f7fe fa72 	bl	800147c <HAL_UART_MspInit>
 8002f98:	e7d8      	b.n	8002f4c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002f9a:	2001      	movs	r0, #1
}
 8002f9c:	4770      	bx	lr

08002f9e <HAL_UART_Transmit>:
{
 8002f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002fa6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d154      	bne.n	800305a <HAL_UART_Transmit+0xbc>
 8002fb0:	4604      	mov	r4, r0
 8002fb2:	460d      	mov	r5, r1
 8002fb4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002fb6:	2900      	cmp	r1, #0
 8002fb8:	d053      	beq.n	8003062 <HAL_UART_Transmit+0xc4>
 8002fba:	2a00      	cmp	r2, #0
 8002fbc:	d053      	beq.n	8003066 <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 8002fbe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d051      	beq.n	800306a <HAL_UART_Transmit+0xcc>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	6403      	str	r3, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fd0:	2321      	movs	r3, #33	; 0x21
 8002fd2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8002fd6:	f7fe fb6f 	bl	80016b8 <HAL_GetTick>
 8002fda:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002fdc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fe0:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe4:	68a3      	ldr	r3, [r4, #8]
 8002fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fea:	d005      	beq.n	8002ff8 <HAL_UART_Transmit+0x5a>
      pdata16bits = NULL;
 8002fec:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8002ff6:	e012      	b.n	800301e <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ff8:	6923      	ldr	r3, [r4, #16]
 8002ffa:	b113      	cbz	r3, 8003002 <HAL_UART_Transmit+0x64>
      pdata16bits = NULL;
 8002ffc:	f04f 0800 	mov.w	r8, #0
 8003000:	e7f6      	b.n	8002ff0 <HAL_UART_Transmit+0x52>
      pdata16bits = (uint16_t *) pData;
 8003002:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003004:	2500      	movs	r5, #0
 8003006:	e7f3      	b.n	8002ff0 <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003008:	f838 3b02 	ldrh.w	r3, [r8], #2
 800300c:	6822      	ldr	r2, [r4, #0]
 800300e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003012:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8003014:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003016:	b292      	uxth	r2, r2
 8003018:	3a01      	subs	r2, #1
 800301a:	b292      	uxth	r2, r2
 800301c:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800301e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003020:	b29b      	uxth	r3, r3
 8003022:	b173      	cbz	r3, 8003042 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003024:	9600      	str	r6, [sp, #0]
 8003026:	463b      	mov	r3, r7
 8003028:	2200      	movs	r2, #0
 800302a:	2180      	movs	r1, #128	; 0x80
 800302c:	4620      	mov	r0, r4
 800302e:	f7ff ff45 	bl	8002ebc <UART_WaitOnFlagUntilTimeout>
 8003032:	b9e0      	cbnz	r0, 800306e <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 8003034:	2d00      	cmp	r5, #0
 8003036:	d0e7      	beq.n	8003008 <HAL_UART_Transmit+0x6a>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003038:	f815 2b01 	ldrb.w	r2, [r5], #1
 800303c:	6823      	ldr	r3, [r4, #0]
 800303e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003040:	e7e8      	b.n	8003014 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003042:	9600      	str	r6, [sp, #0]
 8003044:	463b      	mov	r3, r7
 8003046:	2200      	movs	r2, #0
 8003048:	2140      	movs	r1, #64	; 0x40
 800304a:	4620      	mov	r0, r4
 800304c:	f7ff ff36 	bl	8002ebc <UART_WaitOnFlagUntilTimeout>
 8003050:	b978      	cbnz	r0, 8003072 <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 8003052:	2320      	movs	r3, #32
 8003054:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8003058:	e000      	b.n	800305c <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 800305a:	2002      	movs	r0, #2
}
 800305c:	b002      	add	sp, #8
 800305e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8003062:	2001      	movs	r0, #1
 8003064:	e7fa      	b.n	800305c <HAL_UART_Transmit+0xbe>
 8003066:	2001      	movs	r0, #1
 8003068:	e7f8      	b.n	800305c <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 800306a:	2002      	movs	r0, #2
 800306c:	e7f6      	b.n	800305c <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 800306e:	2003      	movs	r0, #3
 8003070:	e7f4      	b.n	800305c <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 8003072:	2003      	movs	r0, #3
 8003074:	e7f2      	b.n	800305c <HAL_UART_Transmit+0xbe>
	...

08003078 <__errno>:
 8003078:	4b01      	ldr	r3, [pc, #4]	; (8003080 <__errno+0x8>)
 800307a:	6818      	ldr	r0, [r3, #0]
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	2000006c 	.word	0x2000006c

08003084 <__libc_init_array>:
 8003084:	b570      	push	{r4, r5, r6, lr}
 8003086:	4d0d      	ldr	r5, [pc, #52]	; (80030bc <__libc_init_array+0x38>)
 8003088:	4c0d      	ldr	r4, [pc, #52]	; (80030c0 <__libc_init_array+0x3c>)
 800308a:	1b64      	subs	r4, r4, r5
 800308c:	10a4      	asrs	r4, r4, #2
 800308e:	2600      	movs	r6, #0
 8003090:	42a6      	cmp	r6, r4
 8003092:	d109      	bne.n	80030a8 <__libc_init_array+0x24>
 8003094:	4d0b      	ldr	r5, [pc, #44]	; (80030c4 <__libc_init_array+0x40>)
 8003096:	4c0c      	ldr	r4, [pc, #48]	; (80030c8 <__libc_init_array+0x44>)
 8003098:	f002 fd68 	bl	8005b6c <_init>
 800309c:	1b64      	subs	r4, r4, r5
 800309e:	10a4      	asrs	r4, r4, #2
 80030a0:	2600      	movs	r6, #0
 80030a2:	42a6      	cmp	r6, r4
 80030a4:	d105      	bne.n	80030b2 <__libc_init_array+0x2e>
 80030a6:	bd70      	pop	{r4, r5, r6, pc}
 80030a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030ac:	4798      	blx	r3
 80030ae:	3601      	adds	r6, #1
 80030b0:	e7ee      	b.n	8003090 <__libc_init_array+0xc>
 80030b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030b6:	4798      	blx	r3
 80030b8:	3601      	adds	r6, #1
 80030ba:	e7f2      	b.n	80030a2 <__libc_init_array+0x1e>
 80030bc:	08005fe4 	.word	0x08005fe4
 80030c0:	08005fe4 	.word	0x08005fe4
 80030c4:	08005fe4 	.word	0x08005fe4
 80030c8:	08005fe8 	.word	0x08005fe8

080030cc <memset>:
 80030cc:	4402      	add	r2, r0
 80030ce:	4603      	mov	r3, r0
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d100      	bne.n	80030d6 <memset+0xa>
 80030d4:	4770      	bx	lr
 80030d6:	f803 1b01 	strb.w	r1, [r3], #1
 80030da:	e7f9      	b.n	80030d0 <memset+0x4>

080030dc <__cvt>:
 80030dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030e0:	ec55 4b10 	vmov	r4, r5, d0
 80030e4:	2d00      	cmp	r5, #0
 80030e6:	460e      	mov	r6, r1
 80030e8:	4619      	mov	r1, r3
 80030ea:	462b      	mov	r3, r5
 80030ec:	bfbb      	ittet	lt
 80030ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80030f2:	461d      	movlt	r5, r3
 80030f4:	2300      	movge	r3, #0
 80030f6:	232d      	movlt	r3, #45	; 0x2d
 80030f8:	700b      	strb	r3, [r1, #0]
 80030fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003100:	4691      	mov	r9, r2
 8003102:	f023 0820 	bic.w	r8, r3, #32
 8003106:	bfbc      	itt	lt
 8003108:	4622      	movlt	r2, r4
 800310a:	4614      	movlt	r4, r2
 800310c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003110:	d005      	beq.n	800311e <__cvt+0x42>
 8003112:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003116:	d100      	bne.n	800311a <__cvt+0x3e>
 8003118:	3601      	adds	r6, #1
 800311a:	2102      	movs	r1, #2
 800311c:	e000      	b.n	8003120 <__cvt+0x44>
 800311e:	2103      	movs	r1, #3
 8003120:	ab03      	add	r3, sp, #12
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	ab02      	add	r3, sp, #8
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	ec45 4b10 	vmov	d0, r4, r5
 800312c:	4653      	mov	r3, sl
 800312e:	4632      	mov	r2, r6
 8003130:	f000 fcfa 	bl	8003b28 <_dtoa_r>
 8003134:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003138:	4607      	mov	r7, r0
 800313a:	d102      	bne.n	8003142 <__cvt+0x66>
 800313c:	f019 0f01 	tst.w	r9, #1
 8003140:	d022      	beq.n	8003188 <__cvt+0xac>
 8003142:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003146:	eb07 0906 	add.w	r9, r7, r6
 800314a:	d110      	bne.n	800316e <__cvt+0x92>
 800314c:	783b      	ldrb	r3, [r7, #0]
 800314e:	2b30      	cmp	r3, #48	; 0x30
 8003150:	d10a      	bne.n	8003168 <__cvt+0x8c>
 8003152:	2200      	movs	r2, #0
 8003154:	2300      	movs	r3, #0
 8003156:	4620      	mov	r0, r4
 8003158:	4629      	mov	r1, r5
 800315a:	f7fd fcbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800315e:	b918      	cbnz	r0, 8003168 <__cvt+0x8c>
 8003160:	f1c6 0601 	rsb	r6, r6, #1
 8003164:	f8ca 6000 	str.w	r6, [sl]
 8003168:	f8da 3000 	ldr.w	r3, [sl]
 800316c:	4499      	add	r9, r3
 800316e:	2200      	movs	r2, #0
 8003170:	2300      	movs	r3, #0
 8003172:	4620      	mov	r0, r4
 8003174:	4629      	mov	r1, r5
 8003176:	f7fd fcaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800317a:	b108      	cbz	r0, 8003180 <__cvt+0xa4>
 800317c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003180:	2230      	movs	r2, #48	; 0x30
 8003182:	9b03      	ldr	r3, [sp, #12]
 8003184:	454b      	cmp	r3, r9
 8003186:	d307      	bcc.n	8003198 <__cvt+0xbc>
 8003188:	9b03      	ldr	r3, [sp, #12]
 800318a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800318c:	1bdb      	subs	r3, r3, r7
 800318e:	4638      	mov	r0, r7
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	b004      	add	sp, #16
 8003194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003198:	1c59      	adds	r1, r3, #1
 800319a:	9103      	str	r1, [sp, #12]
 800319c:	701a      	strb	r2, [r3, #0]
 800319e:	e7f0      	b.n	8003182 <__cvt+0xa6>

080031a0 <__exponent>:
 80031a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031a2:	4603      	mov	r3, r0
 80031a4:	2900      	cmp	r1, #0
 80031a6:	bfb8      	it	lt
 80031a8:	4249      	neglt	r1, r1
 80031aa:	f803 2b02 	strb.w	r2, [r3], #2
 80031ae:	bfb4      	ite	lt
 80031b0:	222d      	movlt	r2, #45	; 0x2d
 80031b2:	222b      	movge	r2, #43	; 0x2b
 80031b4:	2909      	cmp	r1, #9
 80031b6:	7042      	strb	r2, [r0, #1]
 80031b8:	dd2a      	ble.n	8003210 <__exponent+0x70>
 80031ba:	f10d 0407 	add.w	r4, sp, #7
 80031be:	46a4      	mov	ip, r4
 80031c0:	270a      	movs	r7, #10
 80031c2:	46a6      	mov	lr, r4
 80031c4:	460a      	mov	r2, r1
 80031c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80031ca:	fb07 1516 	mls	r5, r7, r6, r1
 80031ce:	3530      	adds	r5, #48	; 0x30
 80031d0:	2a63      	cmp	r2, #99	; 0x63
 80031d2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80031d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80031da:	4631      	mov	r1, r6
 80031dc:	dcf1      	bgt.n	80031c2 <__exponent+0x22>
 80031de:	3130      	adds	r1, #48	; 0x30
 80031e0:	f1ae 0502 	sub.w	r5, lr, #2
 80031e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80031e8:	1c44      	adds	r4, r0, #1
 80031ea:	4629      	mov	r1, r5
 80031ec:	4561      	cmp	r1, ip
 80031ee:	d30a      	bcc.n	8003206 <__exponent+0x66>
 80031f0:	f10d 0209 	add.w	r2, sp, #9
 80031f4:	eba2 020e 	sub.w	r2, r2, lr
 80031f8:	4565      	cmp	r5, ip
 80031fa:	bf88      	it	hi
 80031fc:	2200      	movhi	r2, #0
 80031fe:	4413      	add	r3, r2
 8003200:	1a18      	subs	r0, r3, r0
 8003202:	b003      	add	sp, #12
 8003204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003206:	f811 2b01 	ldrb.w	r2, [r1], #1
 800320a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800320e:	e7ed      	b.n	80031ec <__exponent+0x4c>
 8003210:	2330      	movs	r3, #48	; 0x30
 8003212:	3130      	adds	r1, #48	; 0x30
 8003214:	7083      	strb	r3, [r0, #2]
 8003216:	70c1      	strb	r1, [r0, #3]
 8003218:	1d03      	adds	r3, r0, #4
 800321a:	e7f1      	b.n	8003200 <__exponent+0x60>

0800321c <_printf_float>:
 800321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003220:	ed2d 8b02 	vpush	{d8}
 8003224:	b08d      	sub	sp, #52	; 0x34
 8003226:	460c      	mov	r4, r1
 8003228:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800322c:	4616      	mov	r6, r2
 800322e:	461f      	mov	r7, r3
 8003230:	4605      	mov	r5, r0
 8003232:	f001 fb5b 	bl	80048ec <_localeconv_r>
 8003236:	f8d0 a000 	ldr.w	sl, [r0]
 800323a:	4650      	mov	r0, sl
 800323c:	f7fc ffd0 	bl	80001e0 <strlen>
 8003240:	2300      	movs	r3, #0
 8003242:	930a      	str	r3, [sp, #40]	; 0x28
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	9305      	str	r3, [sp, #20]
 8003248:	f8d8 3000 	ldr.w	r3, [r8]
 800324c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003250:	3307      	adds	r3, #7
 8003252:	f023 0307 	bic.w	r3, r3, #7
 8003256:	f103 0208 	add.w	r2, r3, #8
 800325a:	f8c8 2000 	str.w	r2, [r8]
 800325e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003262:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003266:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800326a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800326e:	9307      	str	r3, [sp, #28]
 8003270:	f8cd 8018 	str.w	r8, [sp, #24]
 8003274:	ee08 0a10 	vmov	s16, r0
 8003278:	4b9f      	ldr	r3, [pc, #636]	; (80034f8 <_printf_float+0x2dc>)
 800327a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800327e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003282:	f7fd fc5b 	bl	8000b3c <__aeabi_dcmpun>
 8003286:	bb88      	cbnz	r0, 80032ec <_printf_float+0xd0>
 8003288:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800328c:	4b9a      	ldr	r3, [pc, #616]	; (80034f8 <_printf_float+0x2dc>)
 800328e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003292:	f7fd fc35 	bl	8000b00 <__aeabi_dcmple>
 8003296:	bb48      	cbnz	r0, 80032ec <_printf_float+0xd0>
 8003298:	2200      	movs	r2, #0
 800329a:	2300      	movs	r3, #0
 800329c:	4640      	mov	r0, r8
 800329e:	4649      	mov	r1, r9
 80032a0:	f7fd fc24 	bl	8000aec <__aeabi_dcmplt>
 80032a4:	b110      	cbz	r0, 80032ac <_printf_float+0x90>
 80032a6:	232d      	movs	r3, #45	; 0x2d
 80032a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032ac:	4b93      	ldr	r3, [pc, #588]	; (80034fc <_printf_float+0x2e0>)
 80032ae:	4894      	ldr	r0, [pc, #592]	; (8003500 <_printf_float+0x2e4>)
 80032b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80032b4:	bf94      	ite	ls
 80032b6:	4698      	movls	r8, r3
 80032b8:	4680      	movhi	r8, r0
 80032ba:	2303      	movs	r3, #3
 80032bc:	6123      	str	r3, [r4, #16]
 80032be:	9b05      	ldr	r3, [sp, #20]
 80032c0:	f023 0204 	bic.w	r2, r3, #4
 80032c4:	6022      	str	r2, [r4, #0]
 80032c6:	f04f 0900 	mov.w	r9, #0
 80032ca:	9700      	str	r7, [sp, #0]
 80032cc:	4633      	mov	r3, r6
 80032ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80032d0:	4621      	mov	r1, r4
 80032d2:	4628      	mov	r0, r5
 80032d4:	f000 f9d8 	bl	8003688 <_printf_common>
 80032d8:	3001      	adds	r0, #1
 80032da:	f040 8090 	bne.w	80033fe <_printf_float+0x1e2>
 80032de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032e2:	b00d      	add	sp, #52	; 0x34
 80032e4:	ecbd 8b02 	vpop	{d8}
 80032e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ec:	4642      	mov	r2, r8
 80032ee:	464b      	mov	r3, r9
 80032f0:	4640      	mov	r0, r8
 80032f2:	4649      	mov	r1, r9
 80032f4:	f7fd fc22 	bl	8000b3c <__aeabi_dcmpun>
 80032f8:	b140      	cbz	r0, 800330c <_printf_float+0xf0>
 80032fa:	464b      	mov	r3, r9
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bfbc      	itt	lt
 8003300:	232d      	movlt	r3, #45	; 0x2d
 8003302:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003306:	487f      	ldr	r0, [pc, #508]	; (8003504 <_printf_float+0x2e8>)
 8003308:	4b7f      	ldr	r3, [pc, #508]	; (8003508 <_printf_float+0x2ec>)
 800330a:	e7d1      	b.n	80032b0 <_printf_float+0x94>
 800330c:	6863      	ldr	r3, [r4, #4]
 800330e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003312:	9206      	str	r2, [sp, #24]
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	d13f      	bne.n	8003398 <_printf_float+0x17c>
 8003318:	2306      	movs	r3, #6
 800331a:	6063      	str	r3, [r4, #4]
 800331c:	9b05      	ldr	r3, [sp, #20]
 800331e:	6861      	ldr	r1, [r4, #4]
 8003320:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003324:	2300      	movs	r3, #0
 8003326:	9303      	str	r3, [sp, #12]
 8003328:	ab0a      	add	r3, sp, #40	; 0x28
 800332a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800332e:	ab09      	add	r3, sp, #36	; 0x24
 8003330:	ec49 8b10 	vmov	d0, r8, r9
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	6022      	str	r2, [r4, #0]
 8003338:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800333c:	4628      	mov	r0, r5
 800333e:	f7ff fecd 	bl	80030dc <__cvt>
 8003342:	9b06      	ldr	r3, [sp, #24]
 8003344:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003346:	2b47      	cmp	r3, #71	; 0x47
 8003348:	4680      	mov	r8, r0
 800334a:	d108      	bne.n	800335e <_printf_float+0x142>
 800334c:	1cc8      	adds	r0, r1, #3
 800334e:	db02      	blt.n	8003356 <_printf_float+0x13a>
 8003350:	6863      	ldr	r3, [r4, #4]
 8003352:	4299      	cmp	r1, r3
 8003354:	dd41      	ble.n	80033da <_printf_float+0x1be>
 8003356:	f1ab 0b02 	sub.w	fp, fp, #2
 800335a:	fa5f fb8b 	uxtb.w	fp, fp
 800335e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003362:	d820      	bhi.n	80033a6 <_printf_float+0x18a>
 8003364:	3901      	subs	r1, #1
 8003366:	465a      	mov	r2, fp
 8003368:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800336c:	9109      	str	r1, [sp, #36]	; 0x24
 800336e:	f7ff ff17 	bl	80031a0 <__exponent>
 8003372:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003374:	1813      	adds	r3, r2, r0
 8003376:	2a01      	cmp	r2, #1
 8003378:	4681      	mov	r9, r0
 800337a:	6123      	str	r3, [r4, #16]
 800337c:	dc02      	bgt.n	8003384 <_printf_float+0x168>
 800337e:	6822      	ldr	r2, [r4, #0]
 8003380:	07d2      	lsls	r2, r2, #31
 8003382:	d501      	bpl.n	8003388 <_printf_float+0x16c>
 8003384:	3301      	adds	r3, #1
 8003386:	6123      	str	r3, [r4, #16]
 8003388:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800338c:	2b00      	cmp	r3, #0
 800338e:	d09c      	beq.n	80032ca <_printf_float+0xae>
 8003390:	232d      	movs	r3, #45	; 0x2d
 8003392:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003396:	e798      	b.n	80032ca <_printf_float+0xae>
 8003398:	9a06      	ldr	r2, [sp, #24]
 800339a:	2a47      	cmp	r2, #71	; 0x47
 800339c:	d1be      	bne.n	800331c <_printf_float+0x100>
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1bc      	bne.n	800331c <_printf_float+0x100>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e7b9      	b.n	800331a <_printf_float+0xfe>
 80033a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80033aa:	d118      	bne.n	80033de <_printf_float+0x1c2>
 80033ac:	2900      	cmp	r1, #0
 80033ae:	6863      	ldr	r3, [r4, #4]
 80033b0:	dd0b      	ble.n	80033ca <_printf_float+0x1ae>
 80033b2:	6121      	str	r1, [r4, #16]
 80033b4:	b913      	cbnz	r3, 80033bc <_printf_float+0x1a0>
 80033b6:	6822      	ldr	r2, [r4, #0]
 80033b8:	07d0      	lsls	r0, r2, #31
 80033ba:	d502      	bpl.n	80033c2 <_printf_float+0x1a6>
 80033bc:	3301      	adds	r3, #1
 80033be:	440b      	add	r3, r1
 80033c0:	6123      	str	r3, [r4, #16]
 80033c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80033c4:	f04f 0900 	mov.w	r9, #0
 80033c8:	e7de      	b.n	8003388 <_printf_float+0x16c>
 80033ca:	b913      	cbnz	r3, 80033d2 <_printf_float+0x1b6>
 80033cc:	6822      	ldr	r2, [r4, #0]
 80033ce:	07d2      	lsls	r2, r2, #31
 80033d0:	d501      	bpl.n	80033d6 <_printf_float+0x1ba>
 80033d2:	3302      	adds	r3, #2
 80033d4:	e7f4      	b.n	80033c0 <_printf_float+0x1a4>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e7f2      	b.n	80033c0 <_printf_float+0x1a4>
 80033da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80033de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033e0:	4299      	cmp	r1, r3
 80033e2:	db05      	blt.n	80033f0 <_printf_float+0x1d4>
 80033e4:	6823      	ldr	r3, [r4, #0]
 80033e6:	6121      	str	r1, [r4, #16]
 80033e8:	07d8      	lsls	r0, r3, #31
 80033ea:	d5ea      	bpl.n	80033c2 <_printf_float+0x1a6>
 80033ec:	1c4b      	adds	r3, r1, #1
 80033ee:	e7e7      	b.n	80033c0 <_printf_float+0x1a4>
 80033f0:	2900      	cmp	r1, #0
 80033f2:	bfd4      	ite	le
 80033f4:	f1c1 0202 	rsble	r2, r1, #2
 80033f8:	2201      	movgt	r2, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	e7e0      	b.n	80033c0 <_printf_float+0x1a4>
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	055a      	lsls	r2, r3, #21
 8003402:	d407      	bmi.n	8003414 <_printf_float+0x1f8>
 8003404:	6923      	ldr	r3, [r4, #16]
 8003406:	4642      	mov	r2, r8
 8003408:	4631      	mov	r1, r6
 800340a:	4628      	mov	r0, r5
 800340c:	47b8      	blx	r7
 800340e:	3001      	adds	r0, #1
 8003410:	d12c      	bne.n	800346c <_printf_float+0x250>
 8003412:	e764      	b.n	80032de <_printf_float+0xc2>
 8003414:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003418:	f240 80e0 	bls.w	80035dc <_printf_float+0x3c0>
 800341c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003420:	2200      	movs	r2, #0
 8003422:	2300      	movs	r3, #0
 8003424:	f7fd fb58 	bl	8000ad8 <__aeabi_dcmpeq>
 8003428:	2800      	cmp	r0, #0
 800342a:	d034      	beq.n	8003496 <_printf_float+0x27a>
 800342c:	4a37      	ldr	r2, [pc, #220]	; (800350c <_printf_float+0x2f0>)
 800342e:	2301      	movs	r3, #1
 8003430:	4631      	mov	r1, r6
 8003432:	4628      	mov	r0, r5
 8003434:	47b8      	blx	r7
 8003436:	3001      	adds	r0, #1
 8003438:	f43f af51 	beq.w	80032de <_printf_float+0xc2>
 800343c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003440:	429a      	cmp	r2, r3
 8003442:	db02      	blt.n	800344a <_printf_float+0x22e>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	07d8      	lsls	r0, r3, #31
 8003448:	d510      	bpl.n	800346c <_printf_float+0x250>
 800344a:	ee18 3a10 	vmov	r3, s16
 800344e:	4652      	mov	r2, sl
 8003450:	4631      	mov	r1, r6
 8003452:	4628      	mov	r0, r5
 8003454:	47b8      	blx	r7
 8003456:	3001      	adds	r0, #1
 8003458:	f43f af41 	beq.w	80032de <_printf_float+0xc2>
 800345c:	f04f 0800 	mov.w	r8, #0
 8003460:	f104 091a 	add.w	r9, r4, #26
 8003464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003466:	3b01      	subs	r3, #1
 8003468:	4543      	cmp	r3, r8
 800346a:	dc09      	bgt.n	8003480 <_printf_float+0x264>
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	079b      	lsls	r3, r3, #30
 8003470:	f100 8105 	bmi.w	800367e <_printf_float+0x462>
 8003474:	68e0      	ldr	r0, [r4, #12]
 8003476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003478:	4298      	cmp	r0, r3
 800347a:	bfb8      	it	lt
 800347c:	4618      	movlt	r0, r3
 800347e:	e730      	b.n	80032e2 <_printf_float+0xc6>
 8003480:	2301      	movs	r3, #1
 8003482:	464a      	mov	r2, r9
 8003484:	4631      	mov	r1, r6
 8003486:	4628      	mov	r0, r5
 8003488:	47b8      	blx	r7
 800348a:	3001      	adds	r0, #1
 800348c:	f43f af27 	beq.w	80032de <_printf_float+0xc2>
 8003490:	f108 0801 	add.w	r8, r8, #1
 8003494:	e7e6      	b.n	8003464 <_printf_float+0x248>
 8003496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003498:	2b00      	cmp	r3, #0
 800349a:	dc39      	bgt.n	8003510 <_printf_float+0x2f4>
 800349c:	4a1b      	ldr	r2, [pc, #108]	; (800350c <_printf_float+0x2f0>)
 800349e:	2301      	movs	r3, #1
 80034a0:	4631      	mov	r1, r6
 80034a2:	4628      	mov	r0, r5
 80034a4:	47b8      	blx	r7
 80034a6:	3001      	adds	r0, #1
 80034a8:	f43f af19 	beq.w	80032de <_printf_float+0xc2>
 80034ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034b0:	4313      	orrs	r3, r2
 80034b2:	d102      	bne.n	80034ba <_printf_float+0x29e>
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	07d9      	lsls	r1, r3, #31
 80034b8:	d5d8      	bpl.n	800346c <_printf_float+0x250>
 80034ba:	ee18 3a10 	vmov	r3, s16
 80034be:	4652      	mov	r2, sl
 80034c0:	4631      	mov	r1, r6
 80034c2:	4628      	mov	r0, r5
 80034c4:	47b8      	blx	r7
 80034c6:	3001      	adds	r0, #1
 80034c8:	f43f af09 	beq.w	80032de <_printf_float+0xc2>
 80034cc:	f04f 0900 	mov.w	r9, #0
 80034d0:	f104 0a1a 	add.w	sl, r4, #26
 80034d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034d6:	425b      	negs	r3, r3
 80034d8:	454b      	cmp	r3, r9
 80034da:	dc01      	bgt.n	80034e0 <_printf_float+0x2c4>
 80034dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034de:	e792      	b.n	8003406 <_printf_float+0x1ea>
 80034e0:	2301      	movs	r3, #1
 80034e2:	4652      	mov	r2, sl
 80034e4:	4631      	mov	r1, r6
 80034e6:	4628      	mov	r0, r5
 80034e8:	47b8      	blx	r7
 80034ea:	3001      	adds	r0, #1
 80034ec:	f43f aef7 	beq.w	80032de <_printf_float+0xc2>
 80034f0:	f109 0901 	add.w	r9, r9, #1
 80034f4:	e7ee      	b.n	80034d4 <_printf_float+0x2b8>
 80034f6:	bf00      	nop
 80034f8:	7fefffff 	.word	0x7fefffff
 80034fc:	08005bfc 	.word	0x08005bfc
 8003500:	08005c00 	.word	0x08005c00
 8003504:	08005c08 	.word	0x08005c08
 8003508:	08005c04 	.word	0x08005c04
 800350c:	08005c0c 	.word	0x08005c0c
 8003510:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003512:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003514:	429a      	cmp	r2, r3
 8003516:	bfa8      	it	ge
 8003518:	461a      	movge	r2, r3
 800351a:	2a00      	cmp	r2, #0
 800351c:	4691      	mov	r9, r2
 800351e:	dc37      	bgt.n	8003590 <_printf_float+0x374>
 8003520:	f04f 0b00 	mov.w	fp, #0
 8003524:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003528:	f104 021a 	add.w	r2, r4, #26
 800352c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800352e:	9305      	str	r3, [sp, #20]
 8003530:	eba3 0309 	sub.w	r3, r3, r9
 8003534:	455b      	cmp	r3, fp
 8003536:	dc33      	bgt.n	80035a0 <_printf_float+0x384>
 8003538:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800353c:	429a      	cmp	r2, r3
 800353e:	db3b      	blt.n	80035b8 <_printf_float+0x39c>
 8003540:	6823      	ldr	r3, [r4, #0]
 8003542:	07da      	lsls	r2, r3, #31
 8003544:	d438      	bmi.n	80035b8 <_printf_float+0x39c>
 8003546:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003548:	9b05      	ldr	r3, [sp, #20]
 800354a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	eba2 0901 	sub.w	r9, r2, r1
 8003552:	4599      	cmp	r9, r3
 8003554:	bfa8      	it	ge
 8003556:	4699      	movge	r9, r3
 8003558:	f1b9 0f00 	cmp.w	r9, #0
 800355c:	dc35      	bgt.n	80035ca <_printf_float+0x3ae>
 800355e:	f04f 0800 	mov.w	r8, #0
 8003562:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003566:	f104 0a1a 	add.w	sl, r4, #26
 800356a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	eba3 0309 	sub.w	r3, r3, r9
 8003574:	4543      	cmp	r3, r8
 8003576:	f77f af79 	ble.w	800346c <_printf_float+0x250>
 800357a:	2301      	movs	r3, #1
 800357c:	4652      	mov	r2, sl
 800357e:	4631      	mov	r1, r6
 8003580:	4628      	mov	r0, r5
 8003582:	47b8      	blx	r7
 8003584:	3001      	adds	r0, #1
 8003586:	f43f aeaa 	beq.w	80032de <_printf_float+0xc2>
 800358a:	f108 0801 	add.w	r8, r8, #1
 800358e:	e7ec      	b.n	800356a <_printf_float+0x34e>
 8003590:	4613      	mov	r3, r2
 8003592:	4631      	mov	r1, r6
 8003594:	4642      	mov	r2, r8
 8003596:	4628      	mov	r0, r5
 8003598:	47b8      	blx	r7
 800359a:	3001      	adds	r0, #1
 800359c:	d1c0      	bne.n	8003520 <_printf_float+0x304>
 800359e:	e69e      	b.n	80032de <_printf_float+0xc2>
 80035a0:	2301      	movs	r3, #1
 80035a2:	4631      	mov	r1, r6
 80035a4:	4628      	mov	r0, r5
 80035a6:	9205      	str	r2, [sp, #20]
 80035a8:	47b8      	blx	r7
 80035aa:	3001      	adds	r0, #1
 80035ac:	f43f ae97 	beq.w	80032de <_printf_float+0xc2>
 80035b0:	9a05      	ldr	r2, [sp, #20]
 80035b2:	f10b 0b01 	add.w	fp, fp, #1
 80035b6:	e7b9      	b.n	800352c <_printf_float+0x310>
 80035b8:	ee18 3a10 	vmov	r3, s16
 80035bc:	4652      	mov	r2, sl
 80035be:	4631      	mov	r1, r6
 80035c0:	4628      	mov	r0, r5
 80035c2:	47b8      	blx	r7
 80035c4:	3001      	adds	r0, #1
 80035c6:	d1be      	bne.n	8003546 <_printf_float+0x32a>
 80035c8:	e689      	b.n	80032de <_printf_float+0xc2>
 80035ca:	9a05      	ldr	r2, [sp, #20]
 80035cc:	464b      	mov	r3, r9
 80035ce:	4442      	add	r2, r8
 80035d0:	4631      	mov	r1, r6
 80035d2:	4628      	mov	r0, r5
 80035d4:	47b8      	blx	r7
 80035d6:	3001      	adds	r0, #1
 80035d8:	d1c1      	bne.n	800355e <_printf_float+0x342>
 80035da:	e680      	b.n	80032de <_printf_float+0xc2>
 80035dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035de:	2a01      	cmp	r2, #1
 80035e0:	dc01      	bgt.n	80035e6 <_printf_float+0x3ca>
 80035e2:	07db      	lsls	r3, r3, #31
 80035e4:	d538      	bpl.n	8003658 <_printf_float+0x43c>
 80035e6:	2301      	movs	r3, #1
 80035e8:	4642      	mov	r2, r8
 80035ea:	4631      	mov	r1, r6
 80035ec:	4628      	mov	r0, r5
 80035ee:	47b8      	blx	r7
 80035f0:	3001      	adds	r0, #1
 80035f2:	f43f ae74 	beq.w	80032de <_printf_float+0xc2>
 80035f6:	ee18 3a10 	vmov	r3, s16
 80035fa:	4652      	mov	r2, sl
 80035fc:	4631      	mov	r1, r6
 80035fe:	4628      	mov	r0, r5
 8003600:	47b8      	blx	r7
 8003602:	3001      	adds	r0, #1
 8003604:	f43f ae6b 	beq.w	80032de <_printf_float+0xc2>
 8003608:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800360c:	2200      	movs	r2, #0
 800360e:	2300      	movs	r3, #0
 8003610:	f7fd fa62 	bl	8000ad8 <__aeabi_dcmpeq>
 8003614:	b9d8      	cbnz	r0, 800364e <_printf_float+0x432>
 8003616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003618:	f108 0201 	add.w	r2, r8, #1
 800361c:	3b01      	subs	r3, #1
 800361e:	4631      	mov	r1, r6
 8003620:	4628      	mov	r0, r5
 8003622:	47b8      	blx	r7
 8003624:	3001      	adds	r0, #1
 8003626:	d10e      	bne.n	8003646 <_printf_float+0x42a>
 8003628:	e659      	b.n	80032de <_printf_float+0xc2>
 800362a:	2301      	movs	r3, #1
 800362c:	4652      	mov	r2, sl
 800362e:	4631      	mov	r1, r6
 8003630:	4628      	mov	r0, r5
 8003632:	47b8      	blx	r7
 8003634:	3001      	adds	r0, #1
 8003636:	f43f ae52 	beq.w	80032de <_printf_float+0xc2>
 800363a:	f108 0801 	add.w	r8, r8, #1
 800363e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003640:	3b01      	subs	r3, #1
 8003642:	4543      	cmp	r3, r8
 8003644:	dcf1      	bgt.n	800362a <_printf_float+0x40e>
 8003646:	464b      	mov	r3, r9
 8003648:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800364c:	e6dc      	b.n	8003408 <_printf_float+0x1ec>
 800364e:	f04f 0800 	mov.w	r8, #0
 8003652:	f104 0a1a 	add.w	sl, r4, #26
 8003656:	e7f2      	b.n	800363e <_printf_float+0x422>
 8003658:	2301      	movs	r3, #1
 800365a:	4642      	mov	r2, r8
 800365c:	e7df      	b.n	800361e <_printf_float+0x402>
 800365e:	2301      	movs	r3, #1
 8003660:	464a      	mov	r2, r9
 8003662:	4631      	mov	r1, r6
 8003664:	4628      	mov	r0, r5
 8003666:	47b8      	blx	r7
 8003668:	3001      	adds	r0, #1
 800366a:	f43f ae38 	beq.w	80032de <_printf_float+0xc2>
 800366e:	f108 0801 	add.w	r8, r8, #1
 8003672:	68e3      	ldr	r3, [r4, #12]
 8003674:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003676:	1a5b      	subs	r3, r3, r1
 8003678:	4543      	cmp	r3, r8
 800367a:	dcf0      	bgt.n	800365e <_printf_float+0x442>
 800367c:	e6fa      	b.n	8003474 <_printf_float+0x258>
 800367e:	f04f 0800 	mov.w	r8, #0
 8003682:	f104 0919 	add.w	r9, r4, #25
 8003686:	e7f4      	b.n	8003672 <_printf_float+0x456>

08003688 <_printf_common>:
 8003688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800368c:	4616      	mov	r6, r2
 800368e:	4699      	mov	r9, r3
 8003690:	688a      	ldr	r2, [r1, #8]
 8003692:	690b      	ldr	r3, [r1, #16]
 8003694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003698:	4293      	cmp	r3, r2
 800369a:	bfb8      	it	lt
 800369c:	4613      	movlt	r3, r2
 800369e:	6033      	str	r3, [r6, #0]
 80036a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036a4:	4607      	mov	r7, r0
 80036a6:	460c      	mov	r4, r1
 80036a8:	b10a      	cbz	r2, 80036ae <_printf_common+0x26>
 80036aa:	3301      	adds	r3, #1
 80036ac:	6033      	str	r3, [r6, #0]
 80036ae:	6823      	ldr	r3, [r4, #0]
 80036b0:	0699      	lsls	r1, r3, #26
 80036b2:	bf42      	ittt	mi
 80036b4:	6833      	ldrmi	r3, [r6, #0]
 80036b6:	3302      	addmi	r3, #2
 80036b8:	6033      	strmi	r3, [r6, #0]
 80036ba:	6825      	ldr	r5, [r4, #0]
 80036bc:	f015 0506 	ands.w	r5, r5, #6
 80036c0:	d106      	bne.n	80036d0 <_printf_common+0x48>
 80036c2:	f104 0a19 	add.w	sl, r4, #25
 80036c6:	68e3      	ldr	r3, [r4, #12]
 80036c8:	6832      	ldr	r2, [r6, #0]
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	42ab      	cmp	r3, r5
 80036ce:	dc26      	bgt.n	800371e <_printf_common+0x96>
 80036d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036d4:	1e13      	subs	r3, r2, #0
 80036d6:	6822      	ldr	r2, [r4, #0]
 80036d8:	bf18      	it	ne
 80036da:	2301      	movne	r3, #1
 80036dc:	0692      	lsls	r2, r2, #26
 80036de:	d42b      	bmi.n	8003738 <_printf_common+0xb0>
 80036e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036e4:	4649      	mov	r1, r9
 80036e6:	4638      	mov	r0, r7
 80036e8:	47c0      	blx	r8
 80036ea:	3001      	adds	r0, #1
 80036ec:	d01e      	beq.n	800372c <_printf_common+0xa4>
 80036ee:	6823      	ldr	r3, [r4, #0]
 80036f0:	68e5      	ldr	r5, [r4, #12]
 80036f2:	6832      	ldr	r2, [r6, #0]
 80036f4:	f003 0306 	and.w	r3, r3, #6
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	bf08      	it	eq
 80036fc:	1aad      	subeq	r5, r5, r2
 80036fe:	68a3      	ldr	r3, [r4, #8]
 8003700:	6922      	ldr	r2, [r4, #16]
 8003702:	bf0c      	ite	eq
 8003704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003708:	2500      	movne	r5, #0
 800370a:	4293      	cmp	r3, r2
 800370c:	bfc4      	itt	gt
 800370e:	1a9b      	subgt	r3, r3, r2
 8003710:	18ed      	addgt	r5, r5, r3
 8003712:	2600      	movs	r6, #0
 8003714:	341a      	adds	r4, #26
 8003716:	42b5      	cmp	r5, r6
 8003718:	d11a      	bne.n	8003750 <_printf_common+0xc8>
 800371a:	2000      	movs	r0, #0
 800371c:	e008      	b.n	8003730 <_printf_common+0xa8>
 800371e:	2301      	movs	r3, #1
 8003720:	4652      	mov	r2, sl
 8003722:	4649      	mov	r1, r9
 8003724:	4638      	mov	r0, r7
 8003726:	47c0      	blx	r8
 8003728:	3001      	adds	r0, #1
 800372a:	d103      	bne.n	8003734 <_printf_common+0xac>
 800372c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003734:	3501      	adds	r5, #1
 8003736:	e7c6      	b.n	80036c6 <_printf_common+0x3e>
 8003738:	18e1      	adds	r1, r4, r3
 800373a:	1c5a      	adds	r2, r3, #1
 800373c:	2030      	movs	r0, #48	; 0x30
 800373e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003742:	4422      	add	r2, r4
 8003744:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003748:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800374c:	3302      	adds	r3, #2
 800374e:	e7c7      	b.n	80036e0 <_printf_common+0x58>
 8003750:	2301      	movs	r3, #1
 8003752:	4622      	mov	r2, r4
 8003754:	4649      	mov	r1, r9
 8003756:	4638      	mov	r0, r7
 8003758:	47c0      	blx	r8
 800375a:	3001      	adds	r0, #1
 800375c:	d0e6      	beq.n	800372c <_printf_common+0xa4>
 800375e:	3601      	adds	r6, #1
 8003760:	e7d9      	b.n	8003716 <_printf_common+0x8e>
	...

08003764 <_printf_i>:
 8003764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003768:	460c      	mov	r4, r1
 800376a:	4691      	mov	r9, r2
 800376c:	7e27      	ldrb	r7, [r4, #24]
 800376e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003770:	2f78      	cmp	r7, #120	; 0x78
 8003772:	4680      	mov	r8, r0
 8003774:	469a      	mov	sl, r3
 8003776:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800377a:	d807      	bhi.n	800378c <_printf_i+0x28>
 800377c:	2f62      	cmp	r7, #98	; 0x62
 800377e:	d80a      	bhi.n	8003796 <_printf_i+0x32>
 8003780:	2f00      	cmp	r7, #0
 8003782:	f000 80d8 	beq.w	8003936 <_printf_i+0x1d2>
 8003786:	2f58      	cmp	r7, #88	; 0x58
 8003788:	f000 80a3 	beq.w	80038d2 <_printf_i+0x16e>
 800378c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003790:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003794:	e03a      	b.n	800380c <_printf_i+0xa8>
 8003796:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800379a:	2b15      	cmp	r3, #21
 800379c:	d8f6      	bhi.n	800378c <_printf_i+0x28>
 800379e:	a001      	add	r0, pc, #4	; (adr r0, 80037a4 <_printf_i+0x40>)
 80037a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80037a4:	080037fd 	.word	0x080037fd
 80037a8:	08003811 	.word	0x08003811
 80037ac:	0800378d 	.word	0x0800378d
 80037b0:	0800378d 	.word	0x0800378d
 80037b4:	0800378d 	.word	0x0800378d
 80037b8:	0800378d 	.word	0x0800378d
 80037bc:	08003811 	.word	0x08003811
 80037c0:	0800378d 	.word	0x0800378d
 80037c4:	0800378d 	.word	0x0800378d
 80037c8:	0800378d 	.word	0x0800378d
 80037cc:	0800378d 	.word	0x0800378d
 80037d0:	0800391d 	.word	0x0800391d
 80037d4:	08003841 	.word	0x08003841
 80037d8:	080038ff 	.word	0x080038ff
 80037dc:	0800378d 	.word	0x0800378d
 80037e0:	0800378d 	.word	0x0800378d
 80037e4:	0800393f 	.word	0x0800393f
 80037e8:	0800378d 	.word	0x0800378d
 80037ec:	08003841 	.word	0x08003841
 80037f0:	0800378d 	.word	0x0800378d
 80037f4:	0800378d 	.word	0x0800378d
 80037f8:	08003907 	.word	0x08003907
 80037fc:	680b      	ldr	r3, [r1, #0]
 80037fe:	1d1a      	adds	r2, r3, #4
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	600a      	str	r2, [r1, #0]
 8003804:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003808:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800380c:	2301      	movs	r3, #1
 800380e:	e0a3      	b.n	8003958 <_printf_i+0x1f4>
 8003810:	6825      	ldr	r5, [r4, #0]
 8003812:	6808      	ldr	r0, [r1, #0]
 8003814:	062e      	lsls	r6, r5, #24
 8003816:	f100 0304 	add.w	r3, r0, #4
 800381a:	d50a      	bpl.n	8003832 <_printf_i+0xce>
 800381c:	6805      	ldr	r5, [r0, #0]
 800381e:	600b      	str	r3, [r1, #0]
 8003820:	2d00      	cmp	r5, #0
 8003822:	da03      	bge.n	800382c <_printf_i+0xc8>
 8003824:	232d      	movs	r3, #45	; 0x2d
 8003826:	426d      	negs	r5, r5
 8003828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800382c:	485e      	ldr	r0, [pc, #376]	; (80039a8 <_printf_i+0x244>)
 800382e:	230a      	movs	r3, #10
 8003830:	e019      	b.n	8003866 <_printf_i+0x102>
 8003832:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003836:	6805      	ldr	r5, [r0, #0]
 8003838:	600b      	str	r3, [r1, #0]
 800383a:	bf18      	it	ne
 800383c:	b22d      	sxthne	r5, r5
 800383e:	e7ef      	b.n	8003820 <_printf_i+0xbc>
 8003840:	680b      	ldr	r3, [r1, #0]
 8003842:	6825      	ldr	r5, [r4, #0]
 8003844:	1d18      	adds	r0, r3, #4
 8003846:	6008      	str	r0, [r1, #0]
 8003848:	0628      	lsls	r0, r5, #24
 800384a:	d501      	bpl.n	8003850 <_printf_i+0xec>
 800384c:	681d      	ldr	r5, [r3, #0]
 800384e:	e002      	b.n	8003856 <_printf_i+0xf2>
 8003850:	0669      	lsls	r1, r5, #25
 8003852:	d5fb      	bpl.n	800384c <_printf_i+0xe8>
 8003854:	881d      	ldrh	r5, [r3, #0]
 8003856:	4854      	ldr	r0, [pc, #336]	; (80039a8 <_printf_i+0x244>)
 8003858:	2f6f      	cmp	r7, #111	; 0x6f
 800385a:	bf0c      	ite	eq
 800385c:	2308      	moveq	r3, #8
 800385e:	230a      	movne	r3, #10
 8003860:	2100      	movs	r1, #0
 8003862:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003866:	6866      	ldr	r6, [r4, #4]
 8003868:	60a6      	str	r6, [r4, #8]
 800386a:	2e00      	cmp	r6, #0
 800386c:	bfa2      	ittt	ge
 800386e:	6821      	ldrge	r1, [r4, #0]
 8003870:	f021 0104 	bicge.w	r1, r1, #4
 8003874:	6021      	strge	r1, [r4, #0]
 8003876:	b90d      	cbnz	r5, 800387c <_printf_i+0x118>
 8003878:	2e00      	cmp	r6, #0
 800387a:	d04d      	beq.n	8003918 <_printf_i+0x1b4>
 800387c:	4616      	mov	r6, r2
 800387e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003882:	fb03 5711 	mls	r7, r3, r1, r5
 8003886:	5dc7      	ldrb	r7, [r0, r7]
 8003888:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800388c:	462f      	mov	r7, r5
 800388e:	42bb      	cmp	r3, r7
 8003890:	460d      	mov	r5, r1
 8003892:	d9f4      	bls.n	800387e <_printf_i+0x11a>
 8003894:	2b08      	cmp	r3, #8
 8003896:	d10b      	bne.n	80038b0 <_printf_i+0x14c>
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	07df      	lsls	r7, r3, #31
 800389c:	d508      	bpl.n	80038b0 <_printf_i+0x14c>
 800389e:	6923      	ldr	r3, [r4, #16]
 80038a0:	6861      	ldr	r1, [r4, #4]
 80038a2:	4299      	cmp	r1, r3
 80038a4:	bfde      	ittt	le
 80038a6:	2330      	movle	r3, #48	; 0x30
 80038a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038ac:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80038b0:	1b92      	subs	r2, r2, r6
 80038b2:	6122      	str	r2, [r4, #16]
 80038b4:	f8cd a000 	str.w	sl, [sp]
 80038b8:	464b      	mov	r3, r9
 80038ba:	aa03      	add	r2, sp, #12
 80038bc:	4621      	mov	r1, r4
 80038be:	4640      	mov	r0, r8
 80038c0:	f7ff fee2 	bl	8003688 <_printf_common>
 80038c4:	3001      	adds	r0, #1
 80038c6:	d14c      	bne.n	8003962 <_printf_i+0x1fe>
 80038c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038cc:	b004      	add	sp, #16
 80038ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038d2:	4835      	ldr	r0, [pc, #212]	; (80039a8 <_printf_i+0x244>)
 80038d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	680e      	ldr	r6, [r1, #0]
 80038dc:	061f      	lsls	r7, r3, #24
 80038de:	f856 5b04 	ldr.w	r5, [r6], #4
 80038e2:	600e      	str	r6, [r1, #0]
 80038e4:	d514      	bpl.n	8003910 <_printf_i+0x1ac>
 80038e6:	07d9      	lsls	r1, r3, #31
 80038e8:	bf44      	itt	mi
 80038ea:	f043 0320 	orrmi.w	r3, r3, #32
 80038ee:	6023      	strmi	r3, [r4, #0]
 80038f0:	b91d      	cbnz	r5, 80038fa <_printf_i+0x196>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	f023 0320 	bic.w	r3, r3, #32
 80038f8:	6023      	str	r3, [r4, #0]
 80038fa:	2310      	movs	r3, #16
 80038fc:	e7b0      	b.n	8003860 <_printf_i+0xfc>
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	f043 0320 	orr.w	r3, r3, #32
 8003904:	6023      	str	r3, [r4, #0]
 8003906:	2378      	movs	r3, #120	; 0x78
 8003908:	4828      	ldr	r0, [pc, #160]	; (80039ac <_printf_i+0x248>)
 800390a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800390e:	e7e3      	b.n	80038d8 <_printf_i+0x174>
 8003910:	065e      	lsls	r6, r3, #25
 8003912:	bf48      	it	mi
 8003914:	b2ad      	uxthmi	r5, r5
 8003916:	e7e6      	b.n	80038e6 <_printf_i+0x182>
 8003918:	4616      	mov	r6, r2
 800391a:	e7bb      	b.n	8003894 <_printf_i+0x130>
 800391c:	680b      	ldr	r3, [r1, #0]
 800391e:	6826      	ldr	r6, [r4, #0]
 8003920:	6960      	ldr	r0, [r4, #20]
 8003922:	1d1d      	adds	r5, r3, #4
 8003924:	600d      	str	r5, [r1, #0]
 8003926:	0635      	lsls	r5, r6, #24
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	d501      	bpl.n	8003930 <_printf_i+0x1cc>
 800392c:	6018      	str	r0, [r3, #0]
 800392e:	e002      	b.n	8003936 <_printf_i+0x1d2>
 8003930:	0671      	lsls	r1, r6, #25
 8003932:	d5fb      	bpl.n	800392c <_printf_i+0x1c8>
 8003934:	8018      	strh	r0, [r3, #0]
 8003936:	2300      	movs	r3, #0
 8003938:	6123      	str	r3, [r4, #16]
 800393a:	4616      	mov	r6, r2
 800393c:	e7ba      	b.n	80038b4 <_printf_i+0x150>
 800393e:	680b      	ldr	r3, [r1, #0]
 8003940:	1d1a      	adds	r2, r3, #4
 8003942:	600a      	str	r2, [r1, #0]
 8003944:	681e      	ldr	r6, [r3, #0]
 8003946:	6862      	ldr	r2, [r4, #4]
 8003948:	2100      	movs	r1, #0
 800394a:	4630      	mov	r0, r6
 800394c:	f7fc fc50 	bl	80001f0 <memchr>
 8003950:	b108      	cbz	r0, 8003956 <_printf_i+0x1f2>
 8003952:	1b80      	subs	r0, r0, r6
 8003954:	6060      	str	r0, [r4, #4]
 8003956:	6863      	ldr	r3, [r4, #4]
 8003958:	6123      	str	r3, [r4, #16]
 800395a:	2300      	movs	r3, #0
 800395c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003960:	e7a8      	b.n	80038b4 <_printf_i+0x150>
 8003962:	6923      	ldr	r3, [r4, #16]
 8003964:	4632      	mov	r2, r6
 8003966:	4649      	mov	r1, r9
 8003968:	4640      	mov	r0, r8
 800396a:	47d0      	blx	sl
 800396c:	3001      	adds	r0, #1
 800396e:	d0ab      	beq.n	80038c8 <_printf_i+0x164>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	079b      	lsls	r3, r3, #30
 8003974:	d413      	bmi.n	800399e <_printf_i+0x23a>
 8003976:	68e0      	ldr	r0, [r4, #12]
 8003978:	9b03      	ldr	r3, [sp, #12]
 800397a:	4298      	cmp	r0, r3
 800397c:	bfb8      	it	lt
 800397e:	4618      	movlt	r0, r3
 8003980:	e7a4      	b.n	80038cc <_printf_i+0x168>
 8003982:	2301      	movs	r3, #1
 8003984:	4632      	mov	r2, r6
 8003986:	4649      	mov	r1, r9
 8003988:	4640      	mov	r0, r8
 800398a:	47d0      	blx	sl
 800398c:	3001      	adds	r0, #1
 800398e:	d09b      	beq.n	80038c8 <_printf_i+0x164>
 8003990:	3501      	adds	r5, #1
 8003992:	68e3      	ldr	r3, [r4, #12]
 8003994:	9903      	ldr	r1, [sp, #12]
 8003996:	1a5b      	subs	r3, r3, r1
 8003998:	42ab      	cmp	r3, r5
 800399a:	dcf2      	bgt.n	8003982 <_printf_i+0x21e>
 800399c:	e7eb      	b.n	8003976 <_printf_i+0x212>
 800399e:	2500      	movs	r5, #0
 80039a0:	f104 0619 	add.w	r6, r4, #25
 80039a4:	e7f5      	b.n	8003992 <_printf_i+0x22e>
 80039a6:	bf00      	nop
 80039a8:	08005c0e 	.word	0x08005c0e
 80039ac:	08005c1f 	.word	0x08005c1f

080039b0 <iprintf>:
 80039b0:	b40f      	push	{r0, r1, r2, r3}
 80039b2:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <iprintf+0x2c>)
 80039b4:	b513      	push	{r0, r1, r4, lr}
 80039b6:	681c      	ldr	r4, [r3, #0]
 80039b8:	b124      	cbz	r4, 80039c4 <iprintf+0x14>
 80039ba:	69a3      	ldr	r3, [r4, #24]
 80039bc:	b913      	cbnz	r3, 80039c4 <iprintf+0x14>
 80039be:	4620      	mov	r0, r4
 80039c0:	f000 fef6 	bl	80047b0 <__sinit>
 80039c4:	ab05      	add	r3, sp, #20
 80039c6:	9a04      	ldr	r2, [sp, #16]
 80039c8:	68a1      	ldr	r1, [r4, #8]
 80039ca:	9301      	str	r3, [sp, #4]
 80039cc:	4620      	mov	r0, r4
 80039ce:	f001 fc0d 	bl	80051ec <_vfiprintf_r>
 80039d2:	b002      	add	sp, #8
 80039d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039d8:	b004      	add	sp, #16
 80039da:	4770      	bx	lr
 80039dc:	2000006c 	.word	0x2000006c

080039e0 <putchar>:
 80039e0:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <putchar+0x28>)
 80039e2:	b513      	push	{r0, r1, r4, lr}
 80039e4:	681c      	ldr	r4, [r3, #0]
 80039e6:	4601      	mov	r1, r0
 80039e8:	b134      	cbz	r4, 80039f8 <putchar+0x18>
 80039ea:	69a3      	ldr	r3, [r4, #24]
 80039ec:	b923      	cbnz	r3, 80039f8 <putchar+0x18>
 80039ee:	9001      	str	r0, [sp, #4]
 80039f0:	4620      	mov	r0, r4
 80039f2:	f000 fedd 	bl	80047b0 <__sinit>
 80039f6:	9901      	ldr	r1, [sp, #4]
 80039f8:	68a2      	ldr	r2, [r4, #8]
 80039fa:	4620      	mov	r0, r4
 80039fc:	b002      	add	sp, #8
 80039fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a02:	f001 bd23 	b.w	800544c <_putc_r>
 8003a06:	bf00      	nop
 8003a08:	2000006c 	.word	0x2000006c

08003a0c <quorem>:
 8003a0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a10:	6903      	ldr	r3, [r0, #16]
 8003a12:	690c      	ldr	r4, [r1, #16]
 8003a14:	42a3      	cmp	r3, r4
 8003a16:	4607      	mov	r7, r0
 8003a18:	f2c0 8081 	blt.w	8003b1e <quorem+0x112>
 8003a1c:	3c01      	subs	r4, #1
 8003a1e:	f101 0814 	add.w	r8, r1, #20
 8003a22:	f100 0514 	add.w	r5, r0, #20
 8003a26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003a2a:	9301      	str	r3, [sp, #4]
 8003a2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003a30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003a34:	3301      	adds	r3, #1
 8003a36:	429a      	cmp	r2, r3
 8003a38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003a3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003a40:	fbb2 f6f3 	udiv	r6, r2, r3
 8003a44:	d331      	bcc.n	8003aaa <quorem+0x9e>
 8003a46:	f04f 0e00 	mov.w	lr, #0
 8003a4a:	4640      	mov	r0, r8
 8003a4c:	46ac      	mov	ip, r5
 8003a4e:	46f2      	mov	sl, lr
 8003a50:	f850 2b04 	ldr.w	r2, [r0], #4
 8003a54:	b293      	uxth	r3, r2
 8003a56:	fb06 e303 	mla	r3, r6, r3, lr
 8003a5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	ebaa 0303 	sub.w	r3, sl, r3
 8003a64:	0c12      	lsrs	r2, r2, #16
 8003a66:	f8dc a000 	ldr.w	sl, [ip]
 8003a6a:	fb06 e202 	mla	r2, r6, r2, lr
 8003a6e:	fa13 f38a 	uxtah	r3, r3, sl
 8003a72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003a76:	fa1f fa82 	uxth.w	sl, r2
 8003a7a:	f8dc 2000 	ldr.w	r2, [ip]
 8003a7e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003a82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a8c:	4581      	cmp	r9, r0
 8003a8e:	f84c 3b04 	str.w	r3, [ip], #4
 8003a92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003a96:	d2db      	bcs.n	8003a50 <quorem+0x44>
 8003a98:	f855 300b 	ldr.w	r3, [r5, fp]
 8003a9c:	b92b      	cbnz	r3, 8003aaa <quorem+0x9e>
 8003a9e:	9b01      	ldr	r3, [sp, #4]
 8003aa0:	3b04      	subs	r3, #4
 8003aa2:	429d      	cmp	r5, r3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	d32e      	bcc.n	8003b06 <quorem+0xfa>
 8003aa8:	613c      	str	r4, [r7, #16]
 8003aaa:	4638      	mov	r0, r7
 8003aac:	f001 f9ba 	bl	8004e24 <__mcmp>
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	db24      	blt.n	8003afe <quorem+0xf2>
 8003ab4:	3601      	adds	r6, #1
 8003ab6:	4628      	mov	r0, r5
 8003ab8:	f04f 0c00 	mov.w	ip, #0
 8003abc:	f858 2b04 	ldr.w	r2, [r8], #4
 8003ac0:	f8d0 e000 	ldr.w	lr, [r0]
 8003ac4:	b293      	uxth	r3, r2
 8003ac6:	ebac 0303 	sub.w	r3, ip, r3
 8003aca:	0c12      	lsrs	r2, r2, #16
 8003acc:	fa13 f38e 	uxtah	r3, r3, lr
 8003ad0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003ad4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ade:	45c1      	cmp	r9, r8
 8003ae0:	f840 3b04 	str.w	r3, [r0], #4
 8003ae4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003ae8:	d2e8      	bcs.n	8003abc <quorem+0xb0>
 8003aea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003aee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003af2:	b922      	cbnz	r2, 8003afe <quorem+0xf2>
 8003af4:	3b04      	subs	r3, #4
 8003af6:	429d      	cmp	r5, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	d30a      	bcc.n	8003b12 <quorem+0x106>
 8003afc:	613c      	str	r4, [r7, #16]
 8003afe:	4630      	mov	r0, r6
 8003b00:	b003      	add	sp, #12
 8003b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b06:	6812      	ldr	r2, [r2, #0]
 8003b08:	3b04      	subs	r3, #4
 8003b0a:	2a00      	cmp	r2, #0
 8003b0c:	d1cc      	bne.n	8003aa8 <quorem+0x9c>
 8003b0e:	3c01      	subs	r4, #1
 8003b10:	e7c7      	b.n	8003aa2 <quorem+0x96>
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	3b04      	subs	r3, #4
 8003b16:	2a00      	cmp	r2, #0
 8003b18:	d1f0      	bne.n	8003afc <quorem+0xf0>
 8003b1a:	3c01      	subs	r4, #1
 8003b1c:	e7eb      	b.n	8003af6 <quorem+0xea>
 8003b1e:	2000      	movs	r0, #0
 8003b20:	e7ee      	b.n	8003b00 <quorem+0xf4>
 8003b22:	0000      	movs	r0, r0
 8003b24:	0000      	movs	r0, r0
	...

08003b28 <_dtoa_r>:
 8003b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b2c:	ed2d 8b02 	vpush	{d8}
 8003b30:	ec57 6b10 	vmov	r6, r7, d0
 8003b34:	b095      	sub	sp, #84	; 0x54
 8003b36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003b38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003b3c:	9105      	str	r1, [sp, #20]
 8003b3e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003b42:	4604      	mov	r4, r0
 8003b44:	9209      	str	r2, [sp, #36]	; 0x24
 8003b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b48:	b975      	cbnz	r5, 8003b68 <_dtoa_r+0x40>
 8003b4a:	2010      	movs	r0, #16
 8003b4c:	f000 fed6 	bl	80048fc <malloc>
 8003b50:	4602      	mov	r2, r0
 8003b52:	6260      	str	r0, [r4, #36]	; 0x24
 8003b54:	b920      	cbnz	r0, 8003b60 <_dtoa_r+0x38>
 8003b56:	4bb2      	ldr	r3, [pc, #712]	; (8003e20 <_dtoa_r+0x2f8>)
 8003b58:	21ea      	movs	r1, #234	; 0xea
 8003b5a:	48b2      	ldr	r0, [pc, #712]	; (8003e24 <_dtoa_r+0x2fc>)
 8003b5c:	f001 fde4 	bl	8005728 <__assert_func>
 8003b60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003b64:	6005      	str	r5, [r0, #0]
 8003b66:	60c5      	str	r5, [r0, #12]
 8003b68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b6a:	6819      	ldr	r1, [r3, #0]
 8003b6c:	b151      	cbz	r1, 8003b84 <_dtoa_r+0x5c>
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	604a      	str	r2, [r1, #4]
 8003b72:	2301      	movs	r3, #1
 8003b74:	4093      	lsls	r3, r2
 8003b76:	608b      	str	r3, [r1, #8]
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f000 ff15 	bl	80049a8 <_Bfree>
 8003b7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	1e3b      	subs	r3, r7, #0
 8003b86:	bfb9      	ittee	lt
 8003b88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003b8c:	9303      	strlt	r3, [sp, #12]
 8003b8e:	2300      	movge	r3, #0
 8003b90:	f8c8 3000 	strge.w	r3, [r8]
 8003b94:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003b98:	4ba3      	ldr	r3, [pc, #652]	; (8003e28 <_dtoa_r+0x300>)
 8003b9a:	bfbc      	itt	lt
 8003b9c:	2201      	movlt	r2, #1
 8003b9e:	f8c8 2000 	strlt.w	r2, [r8]
 8003ba2:	ea33 0309 	bics.w	r3, r3, r9
 8003ba6:	d11b      	bne.n	8003be0 <_dtoa_r+0xb8>
 8003ba8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003baa:	f242 730f 	movw	r3, #9999	; 0x270f
 8003bae:	6013      	str	r3, [r2, #0]
 8003bb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003bb4:	4333      	orrs	r3, r6
 8003bb6:	f000 857a 	beq.w	80046ae <_dtoa_r+0xb86>
 8003bba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bbc:	b963      	cbnz	r3, 8003bd8 <_dtoa_r+0xb0>
 8003bbe:	4b9b      	ldr	r3, [pc, #620]	; (8003e2c <_dtoa_r+0x304>)
 8003bc0:	e024      	b.n	8003c0c <_dtoa_r+0xe4>
 8003bc2:	4b9b      	ldr	r3, [pc, #620]	; (8003e30 <_dtoa_r+0x308>)
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	9800      	ldr	r0, [sp, #0]
 8003bce:	b015      	add	sp, #84	; 0x54
 8003bd0:	ecbd 8b02 	vpop	{d8}
 8003bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd8:	4b94      	ldr	r3, [pc, #592]	; (8003e2c <_dtoa_r+0x304>)
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	3303      	adds	r3, #3
 8003bde:	e7f3      	b.n	8003bc8 <_dtoa_r+0xa0>
 8003be0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003be4:	2200      	movs	r2, #0
 8003be6:	ec51 0b17 	vmov	r0, r1, d7
 8003bea:	2300      	movs	r3, #0
 8003bec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003bf0:	f7fc ff72 	bl	8000ad8 <__aeabi_dcmpeq>
 8003bf4:	4680      	mov	r8, r0
 8003bf6:	b158      	cbz	r0, 8003c10 <_dtoa_r+0xe8>
 8003bf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 8551 	beq.w	80046a8 <_dtoa_r+0xb80>
 8003c06:	488b      	ldr	r0, [pc, #556]	; (8003e34 <_dtoa_r+0x30c>)
 8003c08:	6018      	str	r0, [r3, #0]
 8003c0a:	1e43      	subs	r3, r0, #1
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	e7dd      	b.n	8003bcc <_dtoa_r+0xa4>
 8003c10:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8003c14:	aa12      	add	r2, sp, #72	; 0x48
 8003c16:	a913      	add	r1, sp, #76	; 0x4c
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f001 f9a7 	bl	8004f6c <__d2b>
 8003c1e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003c22:	4683      	mov	fp, r0
 8003c24:	2d00      	cmp	r5, #0
 8003c26:	d07c      	beq.n	8003d22 <_dtoa_r+0x1fa>
 8003c28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c2a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8003c2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c32:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8003c36:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003c3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003c3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003c42:	4b7d      	ldr	r3, [pc, #500]	; (8003e38 <_dtoa_r+0x310>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	4630      	mov	r0, r6
 8003c48:	4639      	mov	r1, r7
 8003c4a:	f7fc fb25 	bl	8000298 <__aeabi_dsub>
 8003c4e:	a36e      	add	r3, pc, #440	; (adr r3, 8003e08 <_dtoa_r+0x2e0>)
 8003c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c54:	f7fc fcd8 	bl	8000608 <__aeabi_dmul>
 8003c58:	a36d      	add	r3, pc, #436	; (adr r3, 8003e10 <_dtoa_r+0x2e8>)
 8003c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5e:	f7fc fb1d 	bl	800029c <__adddf3>
 8003c62:	4606      	mov	r6, r0
 8003c64:	4628      	mov	r0, r5
 8003c66:	460f      	mov	r7, r1
 8003c68:	f7fc fc64 	bl	8000534 <__aeabi_i2d>
 8003c6c:	a36a      	add	r3, pc, #424	; (adr r3, 8003e18 <_dtoa_r+0x2f0>)
 8003c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c72:	f7fc fcc9 	bl	8000608 <__aeabi_dmul>
 8003c76:	4602      	mov	r2, r0
 8003c78:	460b      	mov	r3, r1
 8003c7a:	4630      	mov	r0, r6
 8003c7c:	4639      	mov	r1, r7
 8003c7e:	f7fc fb0d 	bl	800029c <__adddf3>
 8003c82:	4606      	mov	r6, r0
 8003c84:	460f      	mov	r7, r1
 8003c86:	f7fc ff6f 	bl	8000b68 <__aeabi_d2iz>
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	4682      	mov	sl, r0
 8003c8e:	2300      	movs	r3, #0
 8003c90:	4630      	mov	r0, r6
 8003c92:	4639      	mov	r1, r7
 8003c94:	f7fc ff2a 	bl	8000aec <__aeabi_dcmplt>
 8003c98:	b148      	cbz	r0, 8003cae <_dtoa_r+0x186>
 8003c9a:	4650      	mov	r0, sl
 8003c9c:	f7fc fc4a 	bl	8000534 <__aeabi_i2d>
 8003ca0:	4632      	mov	r2, r6
 8003ca2:	463b      	mov	r3, r7
 8003ca4:	f7fc ff18 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ca8:	b908      	cbnz	r0, 8003cae <_dtoa_r+0x186>
 8003caa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003cae:	f1ba 0f16 	cmp.w	sl, #22
 8003cb2:	d854      	bhi.n	8003d5e <_dtoa_r+0x236>
 8003cb4:	4b61      	ldr	r3, [pc, #388]	; (8003e3c <_dtoa_r+0x314>)
 8003cb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003cc2:	f7fc ff13 	bl	8000aec <__aeabi_dcmplt>
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	d04b      	beq.n	8003d62 <_dtoa_r+0x23a>
 8003cca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003cce:	2300      	movs	r3, #0
 8003cd0:	930e      	str	r3, [sp, #56]	; 0x38
 8003cd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003cd4:	1b5d      	subs	r5, r3, r5
 8003cd6:	1e6b      	subs	r3, r5, #1
 8003cd8:	9304      	str	r3, [sp, #16]
 8003cda:	bf43      	ittte	mi
 8003cdc:	2300      	movmi	r3, #0
 8003cde:	f1c5 0801 	rsbmi	r8, r5, #1
 8003ce2:	9304      	strmi	r3, [sp, #16]
 8003ce4:	f04f 0800 	movpl.w	r8, #0
 8003ce8:	f1ba 0f00 	cmp.w	sl, #0
 8003cec:	db3b      	blt.n	8003d66 <_dtoa_r+0x23e>
 8003cee:	9b04      	ldr	r3, [sp, #16]
 8003cf0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003cf4:	4453      	add	r3, sl
 8003cf6:	9304      	str	r3, [sp, #16]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9306      	str	r3, [sp, #24]
 8003cfc:	9b05      	ldr	r3, [sp, #20]
 8003cfe:	2b09      	cmp	r3, #9
 8003d00:	d869      	bhi.n	8003dd6 <_dtoa_r+0x2ae>
 8003d02:	2b05      	cmp	r3, #5
 8003d04:	bfc4      	itt	gt
 8003d06:	3b04      	subgt	r3, #4
 8003d08:	9305      	strgt	r3, [sp, #20]
 8003d0a:	9b05      	ldr	r3, [sp, #20]
 8003d0c:	f1a3 0302 	sub.w	r3, r3, #2
 8003d10:	bfcc      	ite	gt
 8003d12:	2500      	movgt	r5, #0
 8003d14:	2501      	movle	r5, #1
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d869      	bhi.n	8003dee <_dtoa_r+0x2c6>
 8003d1a:	e8df f003 	tbb	[pc, r3]
 8003d1e:	4e2c      	.short	0x4e2c
 8003d20:	5a4c      	.short	0x5a4c
 8003d22:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8003d26:	441d      	add	r5, r3
 8003d28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003d2c:	2b20      	cmp	r3, #32
 8003d2e:	bfc1      	itttt	gt
 8003d30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003d34:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003d38:	fa09 f303 	lslgt.w	r3, r9, r3
 8003d3c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003d40:	bfda      	itte	le
 8003d42:	f1c3 0320 	rsble	r3, r3, #32
 8003d46:	fa06 f003 	lslle.w	r0, r6, r3
 8003d4a:	4318      	orrgt	r0, r3
 8003d4c:	f7fc fbe2 	bl	8000514 <__aeabi_ui2d>
 8003d50:	2301      	movs	r3, #1
 8003d52:	4606      	mov	r6, r0
 8003d54:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003d58:	3d01      	subs	r5, #1
 8003d5a:	9310      	str	r3, [sp, #64]	; 0x40
 8003d5c:	e771      	b.n	8003c42 <_dtoa_r+0x11a>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e7b6      	b.n	8003cd0 <_dtoa_r+0x1a8>
 8003d62:	900e      	str	r0, [sp, #56]	; 0x38
 8003d64:	e7b5      	b.n	8003cd2 <_dtoa_r+0x1aa>
 8003d66:	f1ca 0300 	rsb	r3, sl, #0
 8003d6a:	9306      	str	r3, [sp, #24]
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	eba8 080a 	sub.w	r8, r8, sl
 8003d72:	930d      	str	r3, [sp, #52]	; 0x34
 8003d74:	e7c2      	b.n	8003cfc <_dtoa_r+0x1d4>
 8003d76:	2300      	movs	r3, #0
 8003d78:	9308      	str	r3, [sp, #32]
 8003d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	dc39      	bgt.n	8003df4 <_dtoa_r+0x2cc>
 8003d80:	f04f 0901 	mov.w	r9, #1
 8003d84:	f8cd 9004 	str.w	r9, [sp, #4]
 8003d88:	464b      	mov	r3, r9
 8003d8a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003d8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003d90:	2200      	movs	r2, #0
 8003d92:	6042      	str	r2, [r0, #4]
 8003d94:	2204      	movs	r2, #4
 8003d96:	f102 0614 	add.w	r6, r2, #20
 8003d9a:	429e      	cmp	r6, r3
 8003d9c:	6841      	ldr	r1, [r0, #4]
 8003d9e:	d92f      	bls.n	8003e00 <_dtoa_r+0x2d8>
 8003da0:	4620      	mov	r0, r4
 8003da2:	f000 fdc1 	bl	8004928 <_Balloc>
 8003da6:	9000      	str	r0, [sp, #0]
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d14b      	bne.n	8003e44 <_dtoa_r+0x31c>
 8003dac:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <_dtoa_r+0x318>)
 8003dae:	4602      	mov	r2, r0
 8003db0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003db4:	e6d1      	b.n	8003b5a <_dtoa_r+0x32>
 8003db6:	2301      	movs	r3, #1
 8003db8:	e7de      	b.n	8003d78 <_dtoa_r+0x250>
 8003dba:	2300      	movs	r3, #0
 8003dbc:	9308      	str	r3, [sp, #32]
 8003dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dc0:	eb0a 0903 	add.w	r9, sl, r3
 8003dc4:	f109 0301 	add.w	r3, r9, #1
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	bfb8      	it	lt
 8003dce:	2301      	movlt	r3, #1
 8003dd0:	e7dd      	b.n	8003d8e <_dtoa_r+0x266>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e7f2      	b.n	8003dbc <_dtoa_r+0x294>
 8003dd6:	2501      	movs	r5, #1
 8003dd8:	2300      	movs	r3, #0
 8003dda:	9305      	str	r3, [sp, #20]
 8003ddc:	9508      	str	r5, [sp, #32]
 8003dde:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8cd 9004 	str.w	r9, [sp, #4]
 8003de8:	2312      	movs	r3, #18
 8003dea:	9209      	str	r2, [sp, #36]	; 0x24
 8003dec:	e7cf      	b.n	8003d8e <_dtoa_r+0x266>
 8003dee:	2301      	movs	r3, #1
 8003df0:	9308      	str	r3, [sp, #32]
 8003df2:	e7f4      	b.n	8003dde <_dtoa_r+0x2b6>
 8003df4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003df8:	f8cd 9004 	str.w	r9, [sp, #4]
 8003dfc:	464b      	mov	r3, r9
 8003dfe:	e7c6      	b.n	8003d8e <_dtoa_r+0x266>
 8003e00:	3101      	adds	r1, #1
 8003e02:	6041      	str	r1, [r0, #4]
 8003e04:	0052      	lsls	r2, r2, #1
 8003e06:	e7c6      	b.n	8003d96 <_dtoa_r+0x26e>
 8003e08:	636f4361 	.word	0x636f4361
 8003e0c:	3fd287a7 	.word	0x3fd287a7
 8003e10:	8b60c8b3 	.word	0x8b60c8b3
 8003e14:	3fc68a28 	.word	0x3fc68a28
 8003e18:	509f79fb 	.word	0x509f79fb
 8003e1c:	3fd34413 	.word	0x3fd34413
 8003e20:	08005c3d 	.word	0x08005c3d
 8003e24:	08005c54 	.word	0x08005c54
 8003e28:	7ff00000 	.word	0x7ff00000
 8003e2c:	08005c39 	.word	0x08005c39
 8003e30:	08005c30 	.word	0x08005c30
 8003e34:	08005c0d 	.word	0x08005c0d
 8003e38:	3ff80000 	.word	0x3ff80000
 8003e3c:	08005db0 	.word	0x08005db0
 8003e40:	08005cb3 	.word	0x08005cb3
 8003e44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e46:	9a00      	ldr	r2, [sp, #0]
 8003e48:	601a      	str	r2, [r3, #0]
 8003e4a:	9b01      	ldr	r3, [sp, #4]
 8003e4c:	2b0e      	cmp	r3, #14
 8003e4e:	f200 80ad 	bhi.w	8003fac <_dtoa_r+0x484>
 8003e52:	2d00      	cmp	r5, #0
 8003e54:	f000 80aa 	beq.w	8003fac <_dtoa_r+0x484>
 8003e58:	f1ba 0f00 	cmp.w	sl, #0
 8003e5c:	dd36      	ble.n	8003ecc <_dtoa_r+0x3a4>
 8003e5e:	4ac3      	ldr	r2, [pc, #780]	; (800416c <_dtoa_r+0x644>)
 8003e60:	f00a 030f 	and.w	r3, sl, #15
 8003e64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003e68:	ed93 7b00 	vldr	d7, [r3]
 8003e6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003e70:	ea4f 172a 	mov.w	r7, sl, asr #4
 8003e74:	eeb0 8a47 	vmov.f32	s16, s14
 8003e78:	eef0 8a67 	vmov.f32	s17, s15
 8003e7c:	d016      	beq.n	8003eac <_dtoa_r+0x384>
 8003e7e:	4bbc      	ldr	r3, [pc, #752]	; (8004170 <_dtoa_r+0x648>)
 8003e80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003e84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003e88:	f7fc fce8 	bl	800085c <__aeabi_ddiv>
 8003e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e90:	f007 070f 	and.w	r7, r7, #15
 8003e94:	2503      	movs	r5, #3
 8003e96:	4eb6      	ldr	r6, [pc, #728]	; (8004170 <_dtoa_r+0x648>)
 8003e98:	b957      	cbnz	r7, 8003eb0 <_dtoa_r+0x388>
 8003e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e9e:	ec53 2b18 	vmov	r2, r3, d8
 8003ea2:	f7fc fcdb 	bl	800085c <__aeabi_ddiv>
 8003ea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003eaa:	e029      	b.n	8003f00 <_dtoa_r+0x3d8>
 8003eac:	2502      	movs	r5, #2
 8003eae:	e7f2      	b.n	8003e96 <_dtoa_r+0x36e>
 8003eb0:	07f9      	lsls	r1, r7, #31
 8003eb2:	d508      	bpl.n	8003ec6 <_dtoa_r+0x39e>
 8003eb4:	ec51 0b18 	vmov	r0, r1, d8
 8003eb8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003ebc:	f7fc fba4 	bl	8000608 <__aeabi_dmul>
 8003ec0:	ec41 0b18 	vmov	d8, r0, r1
 8003ec4:	3501      	adds	r5, #1
 8003ec6:	107f      	asrs	r7, r7, #1
 8003ec8:	3608      	adds	r6, #8
 8003eca:	e7e5      	b.n	8003e98 <_dtoa_r+0x370>
 8003ecc:	f000 80a6 	beq.w	800401c <_dtoa_r+0x4f4>
 8003ed0:	f1ca 0600 	rsb	r6, sl, #0
 8003ed4:	4ba5      	ldr	r3, [pc, #660]	; (800416c <_dtoa_r+0x644>)
 8003ed6:	4fa6      	ldr	r7, [pc, #664]	; (8004170 <_dtoa_r+0x648>)
 8003ed8:	f006 020f 	and.w	r2, r6, #15
 8003edc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003ee8:	f7fc fb8e 	bl	8000608 <__aeabi_dmul>
 8003eec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ef0:	1136      	asrs	r6, r6, #4
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	2502      	movs	r5, #2
 8003ef6:	2e00      	cmp	r6, #0
 8003ef8:	f040 8085 	bne.w	8004006 <_dtoa_r+0x4de>
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1d2      	bne.n	8003ea6 <_dtoa_r+0x37e>
 8003f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 808c 	beq.w	8004020 <_dtoa_r+0x4f8>
 8003f08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003f0c:	4b99      	ldr	r3, [pc, #612]	; (8004174 <_dtoa_r+0x64c>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	4630      	mov	r0, r6
 8003f12:	4639      	mov	r1, r7
 8003f14:	f7fc fdea 	bl	8000aec <__aeabi_dcmplt>
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	f000 8081 	beq.w	8004020 <_dtoa_r+0x4f8>
 8003f1e:	9b01      	ldr	r3, [sp, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d07d      	beq.n	8004020 <_dtoa_r+0x4f8>
 8003f24:	f1b9 0f00 	cmp.w	r9, #0
 8003f28:	dd3c      	ble.n	8003fa4 <_dtoa_r+0x47c>
 8003f2a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8003f2e:	9307      	str	r3, [sp, #28]
 8003f30:	2200      	movs	r2, #0
 8003f32:	4b91      	ldr	r3, [pc, #580]	; (8004178 <_dtoa_r+0x650>)
 8003f34:	4630      	mov	r0, r6
 8003f36:	4639      	mov	r1, r7
 8003f38:	f7fc fb66 	bl	8000608 <__aeabi_dmul>
 8003f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f40:	3501      	adds	r5, #1
 8003f42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8003f46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	f7fc faf2 	bl	8000534 <__aeabi_i2d>
 8003f50:	4632      	mov	r2, r6
 8003f52:	463b      	mov	r3, r7
 8003f54:	f7fc fb58 	bl	8000608 <__aeabi_dmul>
 8003f58:	4b88      	ldr	r3, [pc, #544]	; (800417c <_dtoa_r+0x654>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f7fc f99e 	bl	800029c <__adddf3>
 8003f60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8003f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f68:	9303      	str	r3, [sp, #12]
 8003f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d15c      	bne.n	800402a <_dtoa_r+0x502>
 8003f70:	4b83      	ldr	r3, [pc, #524]	; (8004180 <_dtoa_r+0x658>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	4630      	mov	r0, r6
 8003f76:	4639      	mov	r1, r7
 8003f78:	f7fc f98e 	bl	8000298 <__aeabi_dsub>
 8003f7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003f80:	4606      	mov	r6, r0
 8003f82:	460f      	mov	r7, r1
 8003f84:	f7fc fdd0 	bl	8000b28 <__aeabi_dcmpgt>
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	f040 8296 	bne.w	80044ba <_dtoa_r+0x992>
 8003f8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003f92:	4630      	mov	r0, r6
 8003f94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003f98:	4639      	mov	r1, r7
 8003f9a:	f7fc fda7 	bl	8000aec <__aeabi_dcmplt>
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	f040 8288 	bne.w	80044b4 <_dtoa_r+0x98c>
 8003fa4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003fa8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f2c0 8158 	blt.w	8004264 <_dtoa_r+0x73c>
 8003fb4:	f1ba 0f0e 	cmp.w	sl, #14
 8003fb8:	f300 8154 	bgt.w	8004264 <_dtoa_r+0x73c>
 8003fbc:	4b6b      	ldr	r3, [pc, #428]	; (800416c <_dtoa_r+0x644>)
 8003fbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003fc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f280 80e3 	bge.w	8004194 <_dtoa_r+0x66c>
 8003fce:	9b01      	ldr	r3, [sp, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f300 80df 	bgt.w	8004194 <_dtoa_r+0x66c>
 8003fd6:	f040 826d 	bne.w	80044b4 <_dtoa_r+0x98c>
 8003fda:	4b69      	ldr	r3, [pc, #420]	; (8004180 <_dtoa_r+0x658>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	4640      	mov	r0, r8
 8003fe0:	4649      	mov	r1, r9
 8003fe2:	f7fc fb11 	bl	8000608 <__aeabi_dmul>
 8003fe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fea:	f7fc fd93 	bl	8000b14 <__aeabi_dcmpge>
 8003fee:	9e01      	ldr	r6, [sp, #4]
 8003ff0:	4637      	mov	r7, r6
 8003ff2:	2800      	cmp	r0, #0
 8003ff4:	f040 8243 	bne.w	800447e <_dtoa_r+0x956>
 8003ff8:	9d00      	ldr	r5, [sp, #0]
 8003ffa:	2331      	movs	r3, #49	; 0x31
 8003ffc:	f805 3b01 	strb.w	r3, [r5], #1
 8004000:	f10a 0a01 	add.w	sl, sl, #1
 8004004:	e23f      	b.n	8004486 <_dtoa_r+0x95e>
 8004006:	07f2      	lsls	r2, r6, #31
 8004008:	d505      	bpl.n	8004016 <_dtoa_r+0x4ee>
 800400a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800400e:	f7fc fafb 	bl	8000608 <__aeabi_dmul>
 8004012:	3501      	adds	r5, #1
 8004014:	2301      	movs	r3, #1
 8004016:	1076      	asrs	r6, r6, #1
 8004018:	3708      	adds	r7, #8
 800401a:	e76c      	b.n	8003ef6 <_dtoa_r+0x3ce>
 800401c:	2502      	movs	r5, #2
 800401e:	e76f      	b.n	8003f00 <_dtoa_r+0x3d8>
 8004020:	9b01      	ldr	r3, [sp, #4]
 8004022:	f8cd a01c 	str.w	sl, [sp, #28]
 8004026:	930c      	str	r3, [sp, #48]	; 0x30
 8004028:	e78d      	b.n	8003f46 <_dtoa_r+0x41e>
 800402a:	9900      	ldr	r1, [sp, #0]
 800402c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800402e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004030:	4b4e      	ldr	r3, [pc, #312]	; (800416c <_dtoa_r+0x644>)
 8004032:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004036:	4401      	add	r1, r0
 8004038:	9102      	str	r1, [sp, #8]
 800403a:	9908      	ldr	r1, [sp, #32]
 800403c:	eeb0 8a47 	vmov.f32	s16, s14
 8004040:	eef0 8a67 	vmov.f32	s17, s15
 8004044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800404c:	2900      	cmp	r1, #0
 800404e:	d045      	beq.n	80040dc <_dtoa_r+0x5b4>
 8004050:	494c      	ldr	r1, [pc, #304]	; (8004184 <_dtoa_r+0x65c>)
 8004052:	2000      	movs	r0, #0
 8004054:	f7fc fc02 	bl	800085c <__aeabi_ddiv>
 8004058:	ec53 2b18 	vmov	r2, r3, d8
 800405c:	f7fc f91c 	bl	8000298 <__aeabi_dsub>
 8004060:	9d00      	ldr	r5, [sp, #0]
 8004062:	ec41 0b18 	vmov	d8, r0, r1
 8004066:	4639      	mov	r1, r7
 8004068:	4630      	mov	r0, r6
 800406a:	f7fc fd7d 	bl	8000b68 <__aeabi_d2iz>
 800406e:	900c      	str	r0, [sp, #48]	; 0x30
 8004070:	f7fc fa60 	bl	8000534 <__aeabi_i2d>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4630      	mov	r0, r6
 800407a:	4639      	mov	r1, r7
 800407c:	f7fc f90c 	bl	8000298 <__aeabi_dsub>
 8004080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004082:	3330      	adds	r3, #48	; 0x30
 8004084:	f805 3b01 	strb.w	r3, [r5], #1
 8004088:	ec53 2b18 	vmov	r2, r3, d8
 800408c:	4606      	mov	r6, r0
 800408e:	460f      	mov	r7, r1
 8004090:	f7fc fd2c 	bl	8000aec <__aeabi_dcmplt>
 8004094:	2800      	cmp	r0, #0
 8004096:	d165      	bne.n	8004164 <_dtoa_r+0x63c>
 8004098:	4632      	mov	r2, r6
 800409a:	463b      	mov	r3, r7
 800409c:	4935      	ldr	r1, [pc, #212]	; (8004174 <_dtoa_r+0x64c>)
 800409e:	2000      	movs	r0, #0
 80040a0:	f7fc f8fa 	bl	8000298 <__aeabi_dsub>
 80040a4:	ec53 2b18 	vmov	r2, r3, d8
 80040a8:	f7fc fd20 	bl	8000aec <__aeabi_dcmplt>
 80040ac:	2800      	cmp	r0, #0
 80040ae:	f040 80b9 	bne.w	8004224 <_dtoa_r+0x6fc>
 80040b2:	9b02      	ldr	r3, [sp, #8]
 80040b4:	429d      	cmp	r5, r3
 80040b6:	f43f af75 	beq.w	8003fa4 <_dtoa_r+0x47c>
 80040ba:	4b2f      	ldr	r3, [pc, #188]	; (8004178 <_dtoa_r+0x650>)
 80040bc:	ec51 0b18 	vmov	r0, r1, d8
 80040c0:	2200      	movs	r2, #0
 80040c2:	f7fc faa1 	bl	8000608 <__aeabi_dmul>
 80040c6:	4b2c      	ldr	r3, [pc, #176]	; (8004178 <_dtoa_r+0x650>)
 80040c8:	ec41 0b18 	vmov	d8, r0, r1
 80040cc:	2200      	movs	r2, #0
 80040ce:	4630      	mov	r0, r6
 80040d0:	4639      	mov	r1, r7
 80040d2:	f7fc fa99 	bl	8000608 <__aeabi_dmul>
 80040d6:	4606      	mov	r6, r0
 80040d8:	460f      	mov	r7, r1
 80040da:	e7c4      	b.n	8004066 <_dtoa_r+0x53e>
 80040dc:	ec51 0b17 	vmov	r0, r1, d7
 80040e0:	f7fc fa92 	bl	8000608 <__aeabi_dmul>
 80040e4:	9b02      	ldr	r3, [sp, #8]
 80040e6:	9d00      	ldr	r5, [sp, #0]
 80040e8:	930c      	str	r3, [sp, #48]	; 0x30
 80040ea:	ec41 0b18 	vmov	d8, r0, r1
 80040ee:	4639      	mov	r1, r7
 80040f0:	4630      	mov	r0, r6
 80040f2:	f7fc fd39 	bl	8000b68 <__aeabi_d2iz>
 80040f6:	9011      	str	r0, [sp, #68]	; 0x44
 80040f8:	f7fc fa1c 	bl	8000534 <__aeabi_i2d>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4630      	mov	r0, r6
 8004102:	4639      	mov	r1, r7
 8004104:	f7fc f8c8 	bl	8000298 <__aeabi_dsub>
 8004108:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800410a:	3330      	adds	r3, #48	; 0x30
 800410c:	f805 3b01 	strb.w	r3, [r5], #1
 8004110:	9b02      	ldr	r3, [sp, #8]
 8004112:	429d      	cmp	r5, r3
 8004114:	4606      	mov	r6, r0
 8004116:	460f      	mov	r7, r1
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	d134      	bne.n	8004188 <_dtoa_r+0x660>
 800411e:	4b19      	ldr	r3, [pc, #100]	; (8004184 <_dtoa_r+0x65c>)
 8004120:	ec51 0b18 	vmov	r0, r1, d8
 8004124:	f7fc f8ba 	bl	800029c <__adddf3>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4630      	mov	r0, r6
 800412e:	4639      	mov	r1, r7
 8004130:	f7fc fcfa 	bl	8000b28 <__aeabi_dcmpgt>
 8004134:	2800      	cmp	r0, #0
 8004136:	d175      	bne.n	8004224 <_dtoa_r+0x6fc>
 8004138:	ec53 2b18 	vmov	r2, r3, d8
 800413c:	4911      	ldr	r1, [pc, #68]	; (8004184 <_dtoa_r+0x65c>)
 800413e:	2000      	movs	r0, #0
 8004140:	f7fc f8aa 	bl	8000298 <__aeabi_dsub>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4630      	mov	r0, r6
 800414a:	4639      	mov	r1, r7
 800414c:	f7fc fcce 	bl	8000aec <__aeabi_dcmplt>
 8004150:	2800      	cmp	r0, #0
 8004152:	f43f af27 	beq.w	8003fa4 <_dtoa_r+0x47c>
 8004156:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004158:	1e6b      	subs	r3, r5, #1
 800415a:	930c      	str	r3, [sp, #48]	; 0x30
 800415c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004160:	2b30      	cmp	r3, #48	; 0x30
 8004162:	d0f8      	beq.n	8004156 <_dtoa_r+0x62e>
 8004164:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004168:	e04a      	b.n	8004200 <_dtoa_r+0x6d8>
 800416a:	bf00      	nop
 800416c:	08005db0 	.word	0x08005db0
 8004170:	08005d88 	.word	0x08005d88
 8004174:	3ff00000 	.word	0x3ff00000
 8004178:	40240000 	.word	0x40240000
 800417c:	401c0000 	.word	0x401c0000
 8004180:	40140000 	.word	0x40140000
 8004184:	3fe00000 	.word	0x3fe00000
 8004188:	4baf      	ldr	r3, [pc, #700]	; (8004448 <_dtoa_r+0x920>)
 800418a:	f7fc fa3d 	bl	8000608 <__aeabi_dmul>
 800418e:	4606      	mov	r6, r0
 8004190:	460f      	mov	r7, r1
 8004192:	e7ac      	b.n	80040ee <_dtoa_r+0x5c6>
 8004194:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004198:	9d00      	ldr	r5, [sp, #0]
 800419a:	4642      	mov	r2, r8
 800419c:	464b      	mov	r3, r9
 800419e:	4630      	mov	r0, r6
 80041a0:	4639      	mov	r1, r7
 80041a2:	f7fc fb5b 	bl	800085c <__aeabi_ddiv>
 80041a6:	f7fc fcdf 	bl	8000b68 <__aeabi_d2iz>
 80041aa:	9002      	str	r0, [sp, #8]
 80041ac:	f7fc f9c2 	bl	8000534 <__aeabi_i2d>
 80041b0:	4642      	mov	r2, r8
 80041b2:	464b      	mov	r3, r9
 80041b4:	f7fc fa28 	bl	8000608 <__aeabi_dmul>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4630      	mov	r0, r6
 80041be:	4639      	mov	r1, r7
 80041c0:	f7fc f86a 	bl	8000298 <__aeabi_dsub>
 80041c4:	9e02      	ldr	r6, [sp, #8]
 80041c6:	9f01      	ldr	r7, [sp, #4]
 80041c8:	3630      	adds	r6, #48	; 0x30
 80041ca:	f805 6b01 	strb.w	r6, [r5], #1
 80041ce:	9e00      	ldr	r6, [sp, #0]
 80041d0:	1bae      	subs	r6, r5, r6
 80041d2:	42b7      	cmp	r7, r6
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	d137      	bne.n	800424a <_dtoa_r+0x722>
 80041da:	f7fc f85f 	bl	800029c <__adddf3>
 80041de:	4642      	mov	r2, r8
 80041e0:	464b      	mov	r3, r9
 80041e2:	4606      	mov	r6, r0
 80041e4:	460f      	mov	r7, r1
 80041e6:	f7fc fc9f 	bl	8000b28 <__aeabi_dcmpgt>
 80041ea:	b9c8      	cbnz	r0, 8004220 <_dtoa_r+0x6f8>
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	4630      	mov	r0, r6
 80041f2:	4639      	mov	r1, r7
 80041f4:	f7fc fc70 	bl	8000ad8 <__aeabi_dcmpeq>
 80041f8:	b110      	cbz	r0, 8004200 <_dtoa_r+0x6d8>
 80041fa:	9b02      	ldr	r3, [sp, #8]
 80041fc:	07d9      	lsls	r1, r3, #31
 80041fe:	d40f      	bmi.n	8004220 <_dtoa_r+0x6f8>
 8004200:	4620      	mov	r0, r4
 8004202:	4659      	mov	r1, fp
 8004204:	f000 fbd0 	bl	80049a8 <_Bfree>
 8004208:	2300      	movs	r3, #0
 800420a:	702b      	strb	r3, [r5, #0]
 800420c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800420e:	f10a 0001 	add.w	r0, sl, #1
 8004212:	6018      	str	r0, [r3, #0]
 8004214:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004216:	2b00      	cmp	r3, #0
 8004218:	f43f acd8 	beq.w	8003bcc <_dtoa_r+0xa4>
 800421c:	601d      	str	r5, [r3, #0]
 800421e:	e4d5      	b.n	8003bcc <_dtoa_r+0xa4>
 8004220:	f8cd a01c 	str.w	sl, [sp, #28]
 8004224:	462b      	mov	r3, r5
 8004226:	461d      	mov	r5, r3
 8004228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800422c:	2a39      	cmp	r2, #57	; 0x39
 800422e:	d108      	bne.n	8004242 <_dtoa_r+0x71a>
 8004230:	9a00      	ldr	r2, [sp, #0]
 8004232:	429a      	cmp	r2, r3
 8004234:	d1f7      	bne.n	8004226 <_dtoa_r+0x6fe>
 8004236:	9a07      	ldr	r2, [sp, #28]
 8004238:	9900      	ldr	r1, [sp, #0]
 800423a:	3201      	adds	r2, #1
 800423c:	9207      	str	r2, [sp, #28]
 800423e:	2230      	movs	r2, #48	; 0x30
 8004240:	700a      	strb	r2, [r1, #0]
 8004242:	781a      	ldrb	r2, [r3, #0]
 8004244:	3201      	adds	r2, #1
 8004246:	701a      	strb	r2, [r3, #0]
 8004248:	e78c      	b.n	8004164 <_dtoa_r+0x63c>
 800424a:	4b7f      	ldr	r3, [pc, #508]	; (8004448 <_dtoa_r+0x920>)
 800424c:	2200      	movs	r2, #0
 800424e:	f7fc f9db 	bl	8000608 <__aeabi_dmul>
 8004252:	2200      	movs	r2, #0
 8004254:	2300      	movs	r3, #0
 8004256:	4606      	mov	r6, r0
 8004258:	460f      	mov	r7, r1
 800425a:	f7fc fc3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800425e:	2800      	cmp	r0, #0
 8004260:	d09b      	beq.n	800419a <_dtoa_r+0x672>
 8004262:	e7cd      	b.n	8004200 <_dtoa_r+0x6d8>
 8004264:	9a08      	ldr	r2, [sp, #32]
 8004266:	2a00      	cmp	r2, #0
 8004268:	f000 80c4 	beq.w	80043f4 <_dtoa_r+0x8cc>
 800426c:	9a05      	ldr	r2, [sp, #20]
 800426e:	2a01      	cmp	r2, #1
 8004270:	f300 80a8 	bgt.w	80043c4 <_dtoa_r+0x89c>
 8004274:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004276:	2a00      	cmp	r2, #0
 8004278:	f000 80a0 	beq.w	80043bc <_dtoa_r+0x894>
 800427c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004280:	9e06      	ldr	r6, [sp, #24]
 8004282:	4645      	mov	r5, r8
 8004284:	9a04      	ldr	r2, [sp, #16]
 8004286:	2101      	movs	r1, #1
 8004288:	441a      	add	r2, r3
 800428a:	4620      	mov	r0, r4
 800428c:	4498      	add	r8, r3
 800428e:	9204      	str	r2, [sp, #16]
 8004290:	f000 fc46 	bl	8004b20 <__i2b>
 8004294:	4607      	mov	r7, r0
 8004296:	2d00      	cmp	r5, #0
 8004298:	dd0b      	ble.n	80042b2 <_dtoa_r+0x78a>
 800429a:	9b04      	ldr	r3, [sp, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	dd08      	ble.n	80042b2 <_dtoa_r+0x78a>
 80042a0:	42ab      	cmp	r3, r5
 80042a2:	9a04      	ldr	r2, [sp, #16]
 80042a4:	bfa8      	it	ge
 80042a6:	462b      	movge	r3, r5
 80042a8:	eba8 0803 	sub.w	r8, r8, r3
 80042ac:	1aed      	subs	r5, r5, r3
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	9304      	str	r3, [sp, #16]
 80042b2:	9b06      	ldr	r3, [sp, #24]
 80042b4:	b1fb      	cbz	r3, 80042f6 <_dtoa_r+0x7ce>
 80042b6:	9b08      	ldr	r3, [sp, #32]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 809f 	beq.w	80043fc <_dtoa_r+0x8d4>
 80042be:	2e00      	cmp	r6, #0
 80042c0:	dd11      	ble.n	80042e6 <_dtoa_r+0x7be>
 80042c2:	4639      	mov	r1, r7
 80042c4:	4632      	mov	r2, r6
 80042c6:	4620      	mov	r0, r4
 80042c8:	f000 fce6 	bl	8004c98 <__pow5mult>
 80042cc:	465a      	mov	r2, fp
 80042ce:	4601      	mov	r1, r0
 80042d0:	4607      	mov	r7, r0
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 fc3a 	bl	8004b4c <__multiply>
 80042d8:	4659      	mov	r1, fp
 80042da:	9007      	str	r0, [sp, #28]
 80042dc:	4620      	mov	r0, r4
 80042de:	f000 fb63 	bl	80049a8 <_Bfree>
 80042e2:	9b07      	ldr	r3, [sp, #28]
 80042e4:	469b      	mov	fp, r3
 80042e6:	9b06      	ldr	r3, [sp, #24]
 80042e8:	1b9a      	subs	r2, r3, r6
 80042ea:	d004      	beq.n	80042f6 <_dtoa_r+0x7ce>
 80042ec:	4659      	mov	r1, fp
 80042ee:	4620      	mov	r0, r4
 80042f0:	f000 fcd2 	bl	8004c98 <__pow5mult>
 80042f4:	4683      	mov	fp, r0
 80042f6:	2101      	movs	r1, #1
 80042f8:	4620      	mov	r0, r4
 80042fa:	f000 fc11 	bl	8004b20 <__i2b>
 80042fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004300:	2b00      	cmp	r3, #0
 8004302:	4606      	mov	r6, r0
 8004304:	dd7c      	ble.n	8004400 <_dtoa_r+0x8d8>
 8004306:	461a      	mov	r2, r3
 8004308:	4601      	mov	r1, r0
 800430a:	4620      	mov	r0, r4
 800430c:	f000 fcc4 	bl	8004c98 <__pow5mult>
 8004310:	9b05      	ldr	r3, [sp, #20]
 8004312:	2b01      	cmp	r3, #1
 8004314:	4606      	mov	r6, r0
 8004316:	dd76      	ble.n	8004406 <_dtoa_r+0x8de>
 8004318:	2300      	movs	r3, #0
 800431a:	9306      	str	r3, [sp, #24]
 800431c:	6933      	ldr	r3, [r6, #16]
 800431e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004322:	6918      	ldr	r0, [r3, #16]
 8004324:	f000 fbac 	bl	8004a80 <__hi0bits>
 8004328:	f1c0 0020 	rsb	r0, r0, #32
 800432c:	9b04      	ldr	r3, [sp, #16]
 800432e:	4418      	add	r0, r3
 8004330:	f010 001f 	ands.w	r0, r0, #31
 8004334:	f000 8086 	beq.w	8004444 <_dtoa_r+0x91c>
 8004338:	f1c0 0320 	rsb	r3, r0, #32
 800433c:	2b04      	cmp	r3, #4
 800433e:	dd7f      	ble.n	8004440 <_dtoa_r+0x918>
 8004340:	f1c0 001c 	rsb	r0, r0, #28
 8004344:	9b04      	ldr	r3, [sp, #16]
 8004346:	4403      	add	r3, r0
 8004348:	4480      	add	r8, r0
 800434a:	4405      	add	r5, r0
 800434c:	9304      	str	r3, [sp, #16]
 800434e:	f1b8 0f00 	cmp.w	r8, #0
 8004352:	dd05      	ble.n	8004360 <_dtoa_r+0x838>
 8004354:	4659      	mov	r1, fp
 8004356:	4642      	mov	r2, r8
 8004358:	4620      	mov	r0, r4
 800435a:	f000 fcf7 	bl	8004d4c <__lshift>
 800435e:	4683      	mov	fp, r0
 8004360:	9b04      	ldr	r3, [sp, #16]
 8004362:	2b00      	cmp	r3, #0
 8004364:	dd05      	ble.n	8004372 <_dtoa_r+0x84a>
 8004366:	4631      	mov	r1, r6
 8004368:	461a      	mov	r2, r3
 800436a:	4620      	mov	r0, r4
 800436c:	f000 fcee 	bl	8004d4c <__lshift>
 8004370:	4606      	mov	r6, r0
 8004372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004374:	2b00      	cmp	r3, #0
 8004376:	d069      	beq.n	800444c <_dtoa_r+0x924>
 8004378:	4631      	mov	r1, r6
 800437a:	4658      	mov	r0, fp
 800437c:	f000 fd52 	bl	8004e24 <__mcmp>
 8004380:	2800      	cmp	r0, #0
 8004382:	da63      	bge.n	800444c <_dtoa_r+0x924>
 8004384:	2300      	movs	r3, #0
 8004386:	4659      	mov	r1, fp
 8004388:	220a      	movs	r2, #10
 800438a:	4620      	mov	r0, r4
 800438c:	f000 fb2e 	bl	80049ec <__multadd>
 8004390:	9b08      	ldr	r3, [sp, #32]
 8004392:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004396:	4683      	mov	fp, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	f000 818f 	beq.w	80046bc <_dtoa_r+0xb94>
 800439e:	4639      	mov	r1, r7
 80043a0:	2300      	movs	r3, #0
 80043a2:	220a      	movs	r2, #10
 80043a4:	4620      	mov	r0, r4
 80043a6:	f000 fb21 	bl	80049ec <__multadd>
 80043aa:	f1b9 0f00 	cmp.w	r9, #0
 80043ae:	4607      	mov	r7, r0
 80043b0:	f300 808e 	bgt.w	80044d0 <_dtoa_r+0x9a8>
 80043b4:	9b05      	ldr	r3, [sp, #20]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	dc50      	bgt.n	800445c <_dtoa_r+0x934>
 80043ba:	e089      	b.n	80044d0 <_dtoa_r+0x9a8>
 80043bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80043be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80043c2:	e75d      	b.n	8004280 <_dtoa_r+0x758>
 80043c4:	9b01      	ldr	r3, [sp, #4]
 80043c6:	1e5e      	subs	r6, r3, #1
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	42b3      	cmp	r3, r6
 80043cc:	bfbf      	itttt	lt
 80043ce:	9b06      	ldrlt	r3, [sp, #24]
 80043d0:	9606      	strlt	r6, [sp, #24]
 80043d2:	1af2      	sublt	r2, r6, r3
 80043d4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80043d6:	bfb6      	itet	lt
 80043d8:	189b      	addlt	r3, r3, r2
 80043da:	1b9e      	subge	r6, r3, r6
 80043dc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80043de:	9b01      	ldr	r3, [sp, #4]
 80043e0:	bfb8      	it	lt
 80043e2:	2600      	movlt	r6, #0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	bfb5      	itete	lt
 80043e8:	eba8 0503 	sublt.w	r5, r8, r3
 80043ec:	9b01      	ldrge	r3, [sp, #4]
 80043ee:	2300      	movlt	r3, #0
 80043f0:	4645      	movge	r5, r8
 80043f2:	e747      	b.n	8004284 <_dtoa_r+0x75c>
 80043f4:	9e06      	ldr	r6, [sp, #24]
 80043f6:	9f08      	ldr	r7, [sp, #32]
 80043f8:	4645      	mov	r5, r8
 80043fa:	e74c      	b.n	8004296 <_dtoa_r+0x76e>
 80043fc:	9a06      	ldr	r2, [sp, #24]
 80043fe:	e775      	b.n	80042ec <_dtoa_r+0x7c4>
 8004400:	9b05      	ldr	r3, [sp, #20]
 8004402:	2b01      	cmp	r3, #1
 8004404:	dc18      	bgt.n	8004438 <_dtoa_r+0x910>
 8004406:	9b02      	ldr	r3, [sp, #8]
 8004408:	b9b3      	cbnz	r3, 8004438 <_dtoa_r+0x910>
 800440a:	9b03      	ldr	r3, [sp, #12]
 800440c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004410:	b9a3      	cbnz	r3, 800443c <_dtoa_r+0x914>
 8004412:	9b03      	ldr	r3, [sp, #12]
 8004414:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004418:	0d1b      	lsrs	r3, r3, #20
 800441a:	051b      	lsls	r3, r3, #20
 800441c:	b12b      	cbz	r3, 800442a <_dtoa_r+0x902>
 800441e:	9b04      	ldr	r3, [sp, #16]
 8004420:	3301      	adds	r3, #1
 8004422:	9304      	str	r3, [sp, #16]
 8004424:	f108 0801 	add.w	r8, r8, #1
 8004428:	2301      	movs	r3, #1
 800442a:	9306      	str	r3, [sp, #24]
 800442c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800442e:	2b00      	cmp	r3, #0
 8004430:	f47f af74 	bne.w	800431c <_dtoa_r+0x7f4>
 8004434:	2001      	movs	r0, #1
 8004436:	e779      	b.n	800432c <_dtoa_r+0x804>
 8004438:	2300      	movs	r3, #0
 800443a:	e7f6      	b.n	800442a <_dtoa_r+0x902>
 800443c:	9b02      	ldr	r3, [sp, #8]
 800443e:	e7f4      	b.n	800442a <_dtoa_r+0x902>
 8004440:	d085      	beq.n	800434e <_dtoa_r+0x826>
 8004442:	4618      	mov	r0, r3
 8004444:	301c      	adds	r0, #28
 8004446:	e77d      	b.n	8004344 <_dtoa_r+0x81c>
 8004448:	40240000 	.word	0x40240000
 800444c:	9b01      	ldr	r3, [sp, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	dc38      	bgt.n	80044c4 <_dtoa_r+0x99c>
 8004452:	9b05      	ldr	r3, [sp, #20]
 8004454:	2b02      	cmp	r3, #2
 8004456:	dd35      	ble.n	80044c4 <_dtoa_r+0x99c>
 8004458:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800445c:	f1b9 0f00 	cmp.w	r9, #0
 8004460:	d10d      	bne.n	800447e <_dtoa_r+0x956>
 8004462:	4631      	mov	r1, r6
 8004464:	464b      	mov	r3, r9
 8004466:	2205      	movs	r2, #5
 8004468:	4620      	mov	r0, r4
 800446a:	f000 fabf 	bl	80049ec <__multadd>
 800446e:	4601      	mov	r1, r0
 8004470:	4606      	mov	r6, r0
 8004472:	4658      	mov	r0, fp
 8004474:	f000 fcd6 	bl	8004e24 <__mcmp>
 8004478:	2800      	cmp	r0, #0
 800447a:	f73f adbd 	bgt.w	8003ff8 <_dtoa_r+0x4d0>
 800447e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004480:	9d00      	ldr	r5, [sp, #0]
 8004482:	ea6f 0a03 	mvn.w	sl, r3
 8004486:	f04f 0800 	mov.w	r8, #0
 800448a:	4631      	mov	r1, r6
 800448c:	4620      	mov	r0, r4
 800448e:	f000 fa8b 	bl	80049a8 <_Bfree>
 8004492:	2f00      	cmp	r7, #0
 8004494:	f43f aeb4 	beq.w	8004200 <_dtoa_r+0x6d8>
 8004498:	f1b8 0f00 	cmp.w	r8, #0
 800449c:	d005      	beq.n	80044aa <_dtoa_r+0x982>
 800449e:	45b8      	cmp	r8, r7
 80044a0:	d003      	beq.n	80044aa <_dtoa_r+0x982>
 80044a2:	4641      	mov	r1, r8
 80044a4:	4620      	mov	r0, r4
 80044a6:	f000 fa7f 	bl	80049a8 <_Bfree>
 80044aa:	4639      	mov	r1, r7
 80044ac:	4620      	mov	r0, r4
 80044ae:	f000 fa7b 	bl	80049a8 <_Bfree>
 80044b2:	e6a5      	b.n	8004200 <_dtoa_r+0x6d8>
 80044b4:	2600      	movs	r6, #0
 80044b6:	4637      	mov	r7, r6
 80044b8:	e7e1      	b.n	800447e <_dtoa_r+0x956>
 80044ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80044bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80044c0:	4637      	mov	r7, r6
 80044c2:	e599      	b.n	8003ff8 <_dtoa_r+0x4d0>
 80044c4:	9b08      	ldr	r3, [sp, #32]
 80044c6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 80fd 	beq.w	80046ca <_dtoa_r+0xba2>
 80044d0:	2d00      	cmp	r5, #0
 80044d2:	dd05      	ble.n	80044e0 <_dtoa_r+0x9b8>
 80044d4:	4639      	mov	r1, r7
 80044d6:	462a      	mov	r2, r5
 80044d8:	4620      	mov	r0, r4
 80044da:	f000 fc37 	bl	8004d4c <__lshift>
 80044de:	4607      	mov	r7, r0
 80044e0:	9b06      	ldr	r3, [sp, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d05c      	beq.n	80045a0 <_dtoa_r+0xa78>
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4620      	mov	r0, r4
 80044ea:	f000 fa1d 	bl	8004928 <_Balloc>
 80044ee:	4605      	mov	r5, r0
 80044f0:	b928      	cbnz	r0, 80044fe <_dtoa_r+0x9d6>
 80044f2:	4b80      	ldr	r3, [pc, #512]	; (80046f4 <_dtoa_r+0xbcc>)
 80044f4:	4602      	mov	r2, r0
 80044f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80044fa:	f7ff bb2e 	b.w	8003b5a <_dtoa_r+0x32>
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	3202      	adds	r2, #2
 8004502:	0092      	lsls	r2, r2, #2
 8004504:	f107 010c 	add.w	r1, r7, #12
 8004508:	300c      	adds	r0, #12
 800450a:	f000 f9ff 	bl	800490c <memcpy>
 800450e:	2201      	movs	r2, #1
 8004510:	4629      	mov	r1, r5
 8004512:	4620      	mov	r0, r4
 8004514:	f000 fc1a 	bl	8004d4c <__lshift>
 8004518:	9b00      	ldr	r3, [sp, #0]
 800451a:	3301      	adds	r3, #1
 800451c:	9301      	str	r3, [sp, #4]
 800451e:	9b00      	ldr	r3, [sp, #0]
 8004520:	444b      	add	r3, r9
 8004522:	9307      	str	r3, [sp, #28]
 8004524:	9b02      	ldr	r3, [sp, #8]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	46b8      	mov	r8, r7
 800452c:	9306      	str	r3, [sp, #24]
 800452e:	4607      	mov	r7, r0
 8004530:	9b01      	ldr	r3, [sp, #4]
 8004532:	4631      	mov	r1, r6
 8004534:	3b01      	subs	r3, #1
 8004536:	4658      	mov	r0, fp
 8004538:	9302      	str	r3, [sp, #8]
 800453a:	f7ff fa67 	bl	8003a0c <quorem>
 800453e:	4603      	mov	r3, r0
 8004540:	3330      	adds	r3, #48	; 0x30
 8004542:	9004      	str	r0, [sp, #16]
 8004544:	4641      	mov	r1, r8
 8004546:	4658      	mov	r0, fp
 8004548:	9308      	str	r3, [sp, #32]
 800454a:	f000 fc6b 	bl	8004e24 <__mcmp>
 800454e:	463a      	mov	r2, r7
 8004550:	4681      	mov	r9, r0
 8004552:	4631      	mov	r1, r6
 8004554:	4620      	mov	r0, r4
 8004556:	f000 fc81 	bl	8004e5c <__mdiff>
 800455a:	68c2      	ldr	r2, [r0, #12]
 800455c:	9b08      	ldr	r3, [sp, #32]
 800455e:	4605      	mov	r5, r0
 8004560:	bb02      	cbnz	r2, 80045a4 <_dtoa_r+0xa7c>
 8004562:	4601      	mov	r1, r0
 8004564:	4658      	mov	r0, fp
 8004566:	f000 fc5d 	bl	8004e24 <__mcmp>
 800456a:	9b08      	ldr	r3, [sp, #32]
 800456c:	4602      	mov	r2, r0
 800456e:	4629      	mov	r1, r5
 8004570:	4620      	mov	r0, r4
 8004572:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8004576:	f000 fa17 	bl	80049a8 <_Bfree>
 800457a:	9b05      	ldr	r3, [sp, #20]
 800457c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800457e:	9d01      	ldr	r5, [sp, #4]
 8004580:	ea43 0102 	orr.w	r1, r3, r2
 8004584:	9b06      	ldr	r3, [sp, #24]
 8004586:	430b      	orrs	r3, r1
 8004588:	9b08      	ldr	r3, [sp, #32]
 800458a:	d10d      	bne.n	80045a8 <_dtoa_r+0xa80>
 800458c:	2b39      	cmp	r3, #57	; 0x39
 800458e:	d029      	beq.n	80045e4 <_dtoa_r+0xabc>
 8004590:	f1b9 0f00 	cmp.w	r9, #0
 8004594:	dd01      	ble.n	800459a <_dtoa_r+0xa72>
 8004596:	9b04      	ldr	r3, [sp, #16]
 8004598:	3331      	adds	r3, #49	; 0x31
 800459a:	9a02      	ldr	r2, [sp, #8]
 800459c:	7013      	strb	r3, [r2, #0]
 800459e:	e774      	b.n	800448a <_dtoa_r+0x962>
 80045a0:	4638      	mov	r0, r7
 80045a2:	e7b9      	b.n	8004518 <_dtoa_r+0x9f0>
 80045a4:	2201      	movs	r2, #1
 80045a6:	e7e2      	b.n	800456e <_dtoa_r+0xa46>
 80045a8:	f1b9 0f00 	cmp.w	r9, #0
 80045ac:	db06      	blt.n	80045bc <_dtoa_r+0xa94>
 80045ae:	9905      	ldr	r1, [sp, #20]
 80045b0:	ea41 0909 	orr.w	r9, r1, r9
 80045b4:	9906      	ldr	r1, [sp, #24]
 80045b6:	ea59 0101 	orrs.w	r1, r9, r1
 80045ba:	d120      	bne.n	80045fe <_dtoa_r+0xad6>
 80045bc:	2a00      	cmp	r2, #0
 80045be:	ddec      	ble.n	800459a <_dtoa_r+0xa72>
 80045c0:	4659      	mov	r1, fp
 80045c2:	2201      	movs	r2, #1
 80045c4:	4620      	mov	r0, r4
 80045c6:	9301      	str	r3, [sp, #4]
 80045c8:	f000 fbc0 	bl	8004d4c <__lshift>
 80045cc:	4631      	mov	r1, r6
 80045ce:	4683      	mov	fp, r0
 80045d0:	f000 fc28 	bl	8004e24 <__mcmp>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	9b01      	ldr	r3, [sp, #4]
 80045d8:	dc02      	bgt.n	80045e0 <_dtoa_r+0xab8>
 80045da:	d1de      	bne.n	800459a <_dtoa_r+0xa72>
 80045dc:	07da      	lsls	r2, r3, #31
 80045de:	d5dc      	bpl.n	800459a <_dtoa_r+0xa72>
 80045e0:	2b39      	cmp	r3, #57	; 0x39
 80045e2:	d1d8      	bne.n	8004596 <_dtoa_r+0xa6e>
 80045e4:	9a02      	ldr	r2, [sp, #8]
 80045e6:	2339      	movs	r3, #57	; 0x39
 80045e8:	7013      	strb	r3, [r2, #0]
 80045ea:	462b      	mov	r3, r5
 80045ec:	461d      	mov	r5, r3
 80045ee:	3b01      	subs	r3, #1
 80045f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80045f4:	2a39      	cmp	r2, #57	; 0x39
 80045f6:	d050      	beq.n	800469a <_dtoa_r+0xb72>
 80045f8:	3201      	adds	r2, #1
 80045fa:	701a      	strb	r2, [r3, #0]
 80045fc:	e745      	b.n	800448a <_dtoa_r+0x962>
 80045fe:	2a00      	cmp	r2, #0
 8004600:	dd03      	ble.n	800460a <_dtoa_r+0xae2>
 8004602:	2b39      	cmp	r3, #57	; 0x39
 8004604:	d0ee      	beq.n	80045e4 <_dtoa_r+0xabc>
 8004606:	3301      	adds	r3, #1
 8004608:	e7c7      	b.n	800459a <_dtoa_r+0xa72>
 800460a:	9a01      	ldr	r2, [sp, #4]
 800460c:	9907      	ldr	r1, [sp, #28]
 800460e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004612:	428a      	cmp	r2, r1
 8004614:	d02a      	beq.n	800466c <_dtoa_r+0xb44>
 8004616:	4659      	mov	r1, fp
 8004618:	2300      	movs	r3, #0
 800461a:	220a      	movs	r2, #10
 800461c:	4620      	mov	r0, r4
 800461e:	f000 f9e5 	bl	80049ec <__multadd>
 8004622:	45b8      	cmp	r8, r7
 8004624:	4683      	mov	fp, r0
 8004626:	f04f 0300 	mov.w	r3, #0
 800462a:	f04f 020a 	mov.w	r2, #10
 800462e:	4641      	mov	r1, r8
 8004630:	4620      	mov	r0, r4
 8004632:	d107      	bne.n	8004644 <_dtoa_r+0xb1c>
 8004634:	f000 f9da 	bl	80049ec <__multadd>
 8004638:	4680      	mov	r8, r0
 800463a:	4607      	mov	r7, r0
 800463c:	9b01      	ldr	r3, [sp, #4]
 800463e:	3301      	adds	r3, #1
 8004640:	9301      	str	r3, [sp, #4]
 8004642:	e775      	b.n	8004530 <_dtoa_r+0xa08>
 8004644:	f000 f9d2 	bl	80049ec <__multadd>
 8004648:	4639      	mov	r1, r7
 800464a:	4680      	mov	r8, r0
 800464c:	2300      	movs	r3, #0
 800464e:	220a      	movs	r2, #10
 8004650:	4620      	mov	r0, r4
 8004652:	f000 f9cb 	bl	80049ec <__multadd>
 8004656:	4607      	mov	r7, r0
 8004658:	e7f0      	b.n	800463c <_dtoa_r+0xb14>
 800465a:	f1b9 0f00 	cmp.w	r9, #0
 800465e:	9a00      	ldr	r2, [sp, #0]
 8004660:	bfcc      	ite	gt
 8004662:	464d      	movgt	r5, r9
 8004664:	2501      	movle	r5, #1
 8004666:	4415      	add	r5, r2
 8004668:	f04f 0800 	mov.w	r8, #0
 800466c:	4659      	mov	r1, fp
 800466e:	2201      	movs	r2, #1
 8004670:	4620      	mov	r0, r4
 8004672:	9301      	str	r3, [sp, #4]
 8004674:	f000 fb6a 	bl	8004d4c <__lshift>
 8004678:	4631      	mov	r1, r6
 800467a:	4683      	mov	fp, r0
 800467c:	f000 fbd2 	bl	8004e24 <__mcmp>
 8004680:	2800      	cmp	r0, #0
 8004682:	dcb2      	bgt.n	80045ea <_dtoa_r+0xac2>
 8004684:	d102      	bne.n	800468c <_dtoa_r+0xb64>
 8004686:	9b01      	ldr	r3, [sp, #4]
 8004688:	07db      	lsls	r3, r3, #31
 800468a:	d4ae      	bmi.n	80045ea <_dtoa_r+0xac2>
 800468c:	462b      	mov	r3, r5
 800468e:	461d      	mov	r5, r3
 8004690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004694:	2a30      	cmp	r2, #48	; 0x30
 8004696:	d0fa      	beq.n	800468e <_dtoa_r+0xb66>
 8004698:	e6f7      	b.n	800448a <_dtoa_r+0x962>
 800469a:	9a00      	ldr	r2, [sp, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d1a5      	bne.n	80045ec <_dtoa_r+0xac4>
 80046a0:	f10a 0a01 	add.w	sl, sl, #1
 80046a4:	2331      	movs	r3, #49	; 0x31
 80046a6:	e779      	b.n	800459c <_dtoa_r+0xa74>
 80046a8:	4b13      	ldr	r3, [pc, #76]	; (80046f8 <_dtoa_r+0xbd0>)
 80046aa:	f7ff baaf 	b.w	8003c0c <_dtoa_r+0xe4>
 80046ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f47f aa86 	bne.w	8003bc2 <_dtoa_r+0x9a>
 80046b6:	4b11      	ldr	r3, [pc, #68]	; (80046fc <_dtoa_r+0xbd4>)
 80046b8:	f7ff baa8 	b.w	8003c0c <_dtoa_r+0xe4>
 80046bc:	f1b9 0f00 	cmp.w	r9, #0
 80046c0:	dc03      	bgt.n	80046ca <_dtoa_r+0xba2>
 80046c2:	9b05      	ldr	r3, [sp, #20]
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	f73f aec9 	bgt.w	800445c <_dtoa_r+0x934>
 80046ca:	9d00      	ldr	r5, [sp, #0]
 80046cc:	4631      	mov	r1, r6
 80046ce:	4658      	mov	r0, fp
 80046d0:	f7ff f99c 	bl	8003a0c <quorem>
 80046d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80046d8:	f805 3b01 	strb.w	r3, [r5], #1
 80046dc:	9a00      	ldr	r2, [sp, #0]
 80046de:	1aaa      	subs	r2, r5, r2
 80046e0:	4591      	cmp	r9, r2
 80046e2:	ddba      	ble.n	800465a <_dtoa_r+0xb32>
 80046e4:	4659      	mov	r1, fp
 80046e6:	2300      	movs	r3, #0
 80046e8:	220a      	movs	r2, #10
 80046ea:	4620      	mov	r0, r4
 80046ec:	f000 f97e 	bl	80049ec <__multadd>
 80046f0:	4683      	mov	fp, r0
 80046f2:	e7eb      	b.n	80046cc <_dtoa_r+0xba4>
 80046f4:	08005cb3 	.word	0x08005cb3
 80046f8:	08005c0c 	.word	0x08005c0c
 80046fc:	08005c30 	.word	0x08005c30

08004700 <std>:
 8004700:	2300      	movs	r3, #0
 8004702:	b510      	push	{r4, lr}
 8004704:	4604      	mov	r4, r0
 8004706:	e9c0 3300 	strd	r3, r3, [r0]
 800470a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800470e:	6083      	str	r3, [r0, #8]
 8004710:	8181      	strh	r1, [r0, #12]
 8004712:	6643      	str	r3, [r0, #100]	; 0x64
 8004714:	81c2      	strh	r2, [r0, #14]
 8004716:	6183      	str	r3, [r0, #24]
 8004718:	4619      	mov	r1, r3
 800471a:	2208      	movs	r2, #8
 800471c:	305c      	adds	r0, #92	; 0x5c
 800471e:	f7fe fcd5 	bl	80030cc <memset>
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <std+0x38>)
 8004724:	6263      	str	r3, [r4, #36]	; 0x24
 8004726:	4b05      	ldr	r3, [pc, #20]	; (800473c <std+0x3c>)
 8004728:	62a3      	str	r3, [r4, #40]	; 0x28
 800472a:	4b05      	ldr	r3, [pc, #20]	; (8004740 <std+0x40>)
 800472c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800472e:	4b05      	ldr	r3, [pc, #20]	; (8004744 <std+0x44>)
 8004730:	6224      	str	r4, [r4, #32]
 8004732:	6323      	str	r3, [r4, #48]	; 0x30
 8004734:	bd10      	pop	{r4, pc}
 8004736:	bf00      	nop
 8004738:	080054fd 	.word	0x080054fd
 800473c:	0800551f 	.word	0x0800551f
 8004740:	08005557 	.word	0x08005557
 8004744:	0800557b 	.word	0x0800557b

08004748 <_cleanup_r>:
 8004748:	4901      	ldr	r1, [pc, #4]	; (8004750 <_cleanup_r+0x8>)
 800474a:	f000 b8af 	b.w	80048ac <_fwalk_reent>
 800474e:	bf00      	nop
 8004750:	08005891 	.word	0x08005891

08004754 <__sfmoreglue>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	1e4a      	subs	r2, r1, #1
 8004758:	2568      	movs	r5, #104	; 0x68
 800475a:	4355      	muls	r5, r2
 800475c:	460e      	mov	r6, r1
 800475e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004762:	f000 fcbf 	bl	80050e4 <_malloc_r>
 8004766:	4604      	mov	r4, r0
 8004768:	b140      	cbz	r0, 800477c <__sfmoreglue+0x28>
 800476a:	2100      	movs	r1, #0
 800476c:	e9c0 1600 	strd	r1, r6, [r0]
 8004770:	300c      	adds	r0, #12
 8004772:	60a0      	str	r0, [r4, #8]
 8004774:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004778:	f7fe fca8 	bl	80030cc <memset>
 800477c:	4620      	mov	r0, r4
 800477e:	bd70      	pop	{r4, r5, r6, pc}

08004780 <__sfp_lock_acquire>:
 8004780:	4801      	ldr	r0, [pc, #4]	; (8004788 <__sfp_lock_acquire+0x8>)
 8004782:	f000 b8b8 	b.w	80048f6 <__retarget_lock_acquire_recursive>
 8004786:	bf00      	nop
 8004788:	20000350 	.word	0x20000350

0800478c <__sfp_lock_release>:
 800478c:	4801      	ldr	r0, [pc, #4]	; (8004794 <__sfp_lock_release+0x8>)
 800478e:	f000 b8b3 	b.w	80048f8 <__retarget_lock_release_recursive>
 8004792:	bf00      	nop
 8004794:	20000350 	.word	0x20000350

08004798 <__sinit_lock_acquire>:
 8004798:	4801      	ldr	r0, [pc, #4]	; (80047a0 <__sinit_lock_acquire+0x8>)
 800479a:	f000 b8ac 	b.w	80048f6 <__retarget_lock_acquire_recursive>
 800479e:	bf00      	nop
 80047a0:	2000034b 	.word	0x2000034b

080047a4 <__sinit_lock_release>:
 80047a4:	4801      	ldr	r0, [pc, #4]	; (80047ac <__sinit_lock_release+0x8>)
 80047a6:	f000 b8a7 	b.w	80048f8 <__retarget_lock_release_recursive>
 80047aa:	bf00      	nop
 80047ac:	2000034b 	.word	0x2000034b

080047b0 <__sinit>:
 80047b0:	b510      	push	{r4, lr}
 80047b2:	4604      	mov	r4, r0
 80047b4:	f7ff fff0 	bl	8004798 <__sinit_lock_acquire>
 80047b8:	69a3      	ldr	r3, [r4, #24]
 80047ba:	b11b      	cbz	r3, 80047c4 <__sinit+0x14>
 80047bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047c0:	f7ff bff0 	b.w	80047a4 <__sinit_lock_release>
 80047c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80047c8:	6523      	str	r3, [r4, #80]	; 0x50
 80047ca:	4b13      	ldr	r3, [pc, #76]	; (8004818 <__sinit+0x68>)
 80047cc:	4a13      	ldr	r2, [pc, #76]	; (800481c <__sinit+0x6c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80047d2:	42a3      	cmp	r3, r4
 80047d4:	bf04      	itt	eq
 80047d6:	2301      	moveq	r3, #1
 80047d8:	61a3      	streq	r3, [r4, #24]
 80047da:	4620      	mov	r0, r4
 80047dc:	f000 f820 	bl	8004820 <__sfp>
 80047e0:	6060      	str	r0, [r4, #4]
 80047e2:	4620      	mov	r0, r4
 80047e4:	f000 f81c 	bl	8004820 <__sfp>
 80047e8:	60a0      	str	r0, [r4, #8]
 80047ea:	4620      	mov	r0, r4
 80047ec:	f000 f818 	bl	8004820 <__sfp>
 80047f0:	2200      	movs	r2, #0
 80047f2:	60e0      	str	r0, [r4, #12]
 80047f4:	2104      	movs	r1, #4
 80047f6:	6860      	ldr	r0, [r4, #4]
 80047f8:	f7ff ff82 	bl	8004700 <std>
 80047fc:	68a0      	ldr	r0, [r4, #8]
 80047fe:	2201      	movs	r2, #1
 8004800:	2109      	movs	r1, #9
 8004802:	f7ff ff7d 	bl	8004700 <std>
 8004806:	68e0      	ldr	r0, [r4, #12]
 8004808:	2202      	movs	r2, #2
 800480a:	2112      	movs	r1, #18
 800480c:	f7ff ff78 	bl	8004700 <std>
 8004810:	2301      	movs	r3, #1
 8004812:	61a3      	str	r3, [r4, #24]
 8004814:	e7d2      	b.n	80047bc <__sinit+0xc>
 8004816:	bf00      	nop
 8004818:	08005bf8 	.word	0x08005bf8
 800481c:	08004749 	.word	0x08004749

08004820 <__sfp>:
 8004820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004822:	4607      	mov	r7, r0
 8004824:	f7ff ffac 	bl	8004780 <__sfp_lock_acquire>
 8004828:	4b1e      	ldr	r3, [pc, #120]	; (80048a4 <__sfp+0x84>)
 800482a:	681e      	ldr	r6, [r3, #0]
 800482c:	69b3      	ldr	r3, [r6, #24]
 800482e:	b913      	cbnz	r3, 8004836 <__sfp+0x16>
 8004830:	4630      	mov	r0, r6
 8004832:	f7ff ffbd 	bl	80047b0 <__sinit>
 8004836:	3648      	adds	r6, #72	; 0x48
 8004838:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800483c:	3b01      	subs	r3, #1
 800483e:	d503      	bpl.n	8004848 <__sfp+0x28>
 8004840:	6833      	ldr	r3, [r6, #0]
 8004842:	b30b      	cbz	r3, 8004888 <__sfp+0x68>
 8004844:	6836      	ldr	r6, [r6, #0]
 8004846:	e7f7      	b.n	8004838 <__sfp+0x18>
 8004848:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800484c:	b9d5      	cbnz	r5, 8004884 <__sfp+0x64>
 800484e:	4b16      	ldr	r3, [pc, #88]	; (80048a8 <__sfp+0x88>)
 8004850:	60e3      	str	r3, [r4, #12]
 8004852:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004856:	6665      	str	r5, [r4, #100]	; 0x64
 8004858:	f000 f84c 	bl	80048f4 <__retarget_lock_init_recursive>
 800485c:	f7ff ff96 	bl	800478c <__sfp_lock_release>
 8004860:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004864:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004868:	6025      	str	r5, [r4, #0]
 800486a:	61a5      	str	r5, [r4, #24]
 800486c:	2208      	movs	r2, #8
 800486e:	4629      	mov	r1, r5
 8004870:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004874:	f7fe fc2a 	bl	80030cc <memset>
 8004878:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800487c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004880:	4620      	mov	r0, r4
 8004882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004884:	3468      	adds	r4, #104	; 0x68
 8004886:	e7d9      	b.n	800483c <__sfp+0x1c>
 8004888:	2104      	movs	r1, #4
 800488a:	4638      	mov	r0, r7
 800488c:	f7ff ff62 	bl	8004754 <__sfmoreglue>
 8004890:	4604      	mov	r4, r0
 8004892:	6030      	str	r0, [r6, #0]
 8004894:	2800      	cmp	r0, #0
 8004896:	d1d5      	bne.n	8004844 <__sfp+0x24>
 8004898:	f7ff ff78 	bl	800478c <__sfp_lock_release>
 800489c:	230c      	movs	r3, #12
 800489e:	603b      	str	r3, [r7, #0]
 80048a0:	e7ee      	b.n	8004880 <__sfp+0x60>
 80048a2:	bf00      	nop
 80048a4:	08005bf8 	.word	0x08005bf8
 80048a8:	ffff0001 	.word	0xffff0001

080048ac <_fwalk_reent>:
 80048ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048b0:	4606      	mov	r6, r0
 80048b2:	4688      	mov	r8, r1
 80048b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80048b8:	2700      	movs	r7, #0
 80048ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80048be:	f1b9 0901 	subs.w	r9, r9, #1
 80048c2:	d505      	bpl.n	80048d0 <_fwalk_reent+0x24>
 80048c4:	6824      	ldr	r4, [r4, #0]
 80048c6:	2c00      	cmp	r4, #0
 80048c8:	d1f7      	bne.n	80048ba <_fwalk_reent+0xe>
 80048ca:	4638      	mov	r0, r7
 80048cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048d0:	89ab      	ldrh	r3, [r5, #12]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d907      	bls.n	80048e6 <_fwalk_reent+0x3a>
 80048d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048da:	3301      	adds	r3, #1
 80048dc:	d003      	beq.n	80048e6 <_fwalk_reent+0x3a>
 80048de:	4629      	mov	r1, r5
 80048e0:	4630      	mov	r0, r6
 80048e2:	47c0      	blx	r8
 80048e4:	4307      	orrs	r7, r0
 80048e6:	3568      	adds	r5, #104	; 0x68
 80048e8:	e7e9      	b.n	80048be <_fwalk_reent+0x12>
	...

080048ec <_localeconv_r>:
 80048ec:	4800      	ldr	r0, [pc, #0]	; (80048f0 <_localeconv_r+0x4>)
 80048ee:	4770      	bx	lr
 80048f0:	200001c0 	.word	0x200001c0

080048f4 <__retarget_lock_init_recursive>:
 80048f4:	4770      	bx	lr

080048f6 <__retarget_lock_acquire_recursive>:
 80048f6:	4770      	bx	lr

080048f8 <__retarget_lock_release_recursive>:
 80048f8:	4770      	bx	lr
	...

080048fc <malloc>:
 80048fc:	4b02      	ldr	r3, [pc, #8]	; (8004908 <malloc+0xc>)
 80048fe:	4601      	mov	r1, r0
 8004900:	6818      	ldr	r0, [r3, #0]
 8004902:	f000 bbef 	b.w	80050e4 <_malloc_r>
 8004906:	bf00      	nop
 8004908:	2000006c 	.word	0x2000006c

0800490c <memcpy>:
 800490c:	440a      	add	r2, r1
 800490e:	4291      	cmp	r1, r2
 8004910:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004914:	d100      	bne.n	8004918 <memcpy+0xc>
 8004916:	4770      	bx	lr
 8004918:	b510      	push	{r4, lr}
 800491a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800491e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004922:	4291      	cmp	r1, r2
 8004924:	d1f9      	bne.n	800491a <memcpy+0xe>
 8004926:	bd10      	pop	{r4, pc}

08004928 <_Balloc>:
 8004928:	b570      	push	{r4, r5, r6, lr}
 800492a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800492c:	4604      	mov	r4, r0
 800492e:	460d      	mov	r5, r1
 8004930:	b976      	cbnz	r6, 8004950 <_Balloc+0x28>
 8004932:	2010      	movs	r0, #16
 8004934:	f7ff ffe2 	bl	80048fc <malloc>
 8004938:	4602      	mov	r2, r0
 800493a:	6260      	str	r0, [r4, #36]	; 0x24
 800493c:	b920      	cbnz	r0, 8004948 <_Balloc+0x20>
 800493e:	4b18      	ldr	r3, [pc, #96]	; (80049a0 <_Balloc+0x78>)
 8004940:	4818      	ldr	r0, [pc, #96]	; (80049a4 <_Balloc+0x7c>)
 8004942:	2166      	movs	r1, #102	; 0x66
 8004944:	f000 fef0 	bl	8005728 <__assert_func>
 8004948:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800494c:	6006      	str	r6, [r0, #0]
 800494e:	60c6      	str	r6, [r0, #12]
 8004950:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004952:	68f3      	ldr	r3, [r6, #12]
 8004954:	b183      	cbz	r3, 8004978 <_Balloc+0x50>
 8004956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800495e:	b9b8      	cbnz	r0, 8004990 <_Balloc+0x68>
 8004960:	2101      	movs	r1, #1
 8004962:	fa01 f605 	lsl.w	r6, r1, r5
 8004966:	1d72      	adds	r2, r6, #5
 8004968:	0092      	lsls	r2, r2, #2
 800496a:	4620      	mov	r0, r4
 800496c:	f000 fb5a 	bl	8005024 <_calloc_r>
 8004970:	b160      	cbz	r0, 800498c <_Balloc+0x64>
 8004972:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004976:	e00e      	b.n	8004996 <_Balloc+0x6e>
 8004978:	2221      	movs	r2, #33	; 0x21
 800497a:	2104      	movs	r1, #4
 800497c:	4620      	mov	r0, r4
 800497e:	f000 fb51 	bl	8005024 <_calloc_r>
 8004982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004984:	60f0      	str	r0, [r6, #12]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1e4      	bne.n	8004956 <_Balloc+0x2e>
 800498c:	2000      	movs	r0, #0
 800498e:	bd70      	pop	{r4, r5, r6, pc}
 8004990:	6802      	ldr	r2, [r0, #0]
 8004992:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004996:	2300      	movs	r3, #0
 8004998:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800499c:	e7f7      	b.n	800498e <_Balloc+0x66>
 800499e:	bf00      	nop
 80049a0:	08005c3d 	.word	0x08005c3d
 80049a4:	08005d24 	.word	0x08005d24

080049a8 <_Bfree>:
 80049a8:	b570      	push	{r4, r5, r6, lr}
 80049aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80049ac:	4605      	mov	r5, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	b976      	cbnz	r6, 80049d0 <_Bfree+0x28>
 80049b2:	2010      	movs	r0, #16
 80049b4:	f7ff ffa2 	bl	80048fc <malloc>
 80049b8:	4602      	mov	r2, r0
 80049ba:	6268      	str	r0, [r5, #36]	; 0x24
 80049bc:	b920      	cbnz	r0, 80049c8 <_Bfree+0x20>
 80049be:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <_Bfree+0x3c>)
 80049c0:	4809      	ldr	r0, [pc, #36]	; (80049e8 <_Bfree+0x40>)
 80049c2:	218a      	movs	r1, #138	; 0x8a
 80049c4:	f000 feb0 	bl	8005728 <__assert_func>
 80049c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80049cc:	6006      	str	r6, [r0, #0]
 80049ce:	60c6      	str	r6, [r0, #12]
 80049d0:	b13c      	cbz	r4, 80049e2 <_Bfree+0x3a>
 80049d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80049d4:	6862      	ldr	r2, [r4, #4]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80049dc:	6021      	str	r1, [r4, #0]
 80049de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80049e2:	bd70      	pop	{r4, r5, r6, pc}
 80049e4:	08005c3d 	.word	0x08005c3d
 80049e8:	08005d24 	.word	0x08005d24

080049ec <__multadd>:
 80049ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f0:	690e      	ldr	r6, [r1, #16]
 80049f2:	4607      	mov	r7, r0
 80049f4:	4698      	mov	r8, r3
 80049f6:	460c      	mov	r4, r1
 80049f8:	f101 0014 	add.w	r0, r1, #20
 80049fc:	2300      	movs	r3, #0
 80049fe:	6805      	ldr	r5, [r0, #0]
 8004a00:	b2a9      	uxth	r1, r5
 8004a02:	fb02 8101 	mla	r1, r2, r1, r8
 8004a06:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004a0a:	0c2d      	lsrs	r5, r5, #16
 8004a0c:	fb02 c505 	mla	r5, r2, r5, ip
 8004a10:	b289      	uxth	r1, r1
 8004a12:	3301      	adds	r3, #1
 8004a14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004a18:	429e      	cmp	r6, r3
 8004a1a:	f840 1b04 	str.w	r1, [r0], #4
 8004a1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004a22:	dcec      	bgt.n	80049fe <__multadd+0x12>
 8004a24:	f1b8 0f00 	cmp.w	r8, #0
 8004a28:	d022      	beq.n	8004a70 <__multadd+0x84>
 8004a2a:	68a3      	ldr	r3, [r4, #8]
 8004a2c:	42b3      	cmp	r3, r6
 8004a2e:	dc19      	bgt.n	8004a64 <__multadd+0x78>
 8004a30:	6861      	ldr	r1, [r4, #4]
 8004a32:	4638      	mov	r0, r7
 8004a34:	3101      	adds	r1, #1
 8004a36:	f7ff ff77 	bl	8004928 <_Balloc>
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	b928      	cbnz	r0, 8004a4a <__multadd+0x5e>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	4b0d      	ldr	r3, [pc, #52]	; (8004a78 <__multadd+0x8c>)
 8004a42:	480e      	ldr	r0, [pc, #56]	; (8004a7c <__multadd+0x90>)
 8004a44:	21b5      	movs	r1, #181	; 0xb5
 8004a46:	f000 fe6f 	bl	8005728 <__assert_func>
 8004a4a:	6922      	ldr	r2, [r4, #16]
 8004a4c:	3202      	adds	r2, #2
 8004a4e:	f104 010c 	add.w	r1, r4, #12
 8004a52:	0092      	lsls	r2, r2, #2
 8004a54:	300c      	adds	r0, #12
 8004a56:	f7ff ff59 	bl	800490c <memcpy>
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	4638      	mov	r0, r7
 8004a5e:	f7ff ffa3 	bl	80049a8 <_Bfree>
 8004a62:	462c      	mov	r4, r5
 8004a64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004a68:	3601      	adds	r6, #1
 8004a6a:	f8c3 8014 	str.w	r8, [r3, #20]
 8004a6e:	6126      	str	r6, [r4, #16]
 8004a70:	4620      	mov	r0, r4
 8004a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a76:	bf00      	nop
 8004a78:	08005cb3 	.word	0x08005cb3
 8004a7c:	08005d24 	.word	0x08005d24

08004a80 <__hi0bits>:
 8004a80:	0c03      	lsrs	r3, r0, #16
 8004a82:	041b      	lsls	r3, r3, #16
 8004a84:	b9d3      	cbnz	r3, 8004abc <__hi0bits+0x3c>
 8004a86:	0400      	lsls	r0, r0, #16
 8004a88:	2310      	movs	r3, #16
 8004a8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004a8e:	bf04      	itt	eq
 8004a90:	0200      	lsleq	r0, r0, #8
 8004a92:	3308      	addeq	r3, #8
 8004a94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004a98:	bf04      	itt	eq
 8004a9a:	0100      	lsleq	r0, r0, #4
 8004a9c:	3304      	addeq	r3, #4
 8004a9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004aa2:	bf04      	itt	eq
 8004aa4:	0080      	lsleq	r0, r0, #2
 8004aa6:	3302      	addeq	r3, #2
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	db05      	blt.n	8004ab8 <__hi0bits+0x38>
 8004aac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004ab0:	f103 0301 	add.w	r3, r3, #1
 8004ab4:	bf08      	it	eq
 8004ab6:	2320      	moveq	r3, #32
 8004ab8:	4618      	mov	r0, r3
 8004aba:	4770      	bx	lr
 8004abc:	2300      	movs	r3, #0
 8004abe:	e7e4      	b.n	8004a8a <__hi0bits+0xa>

08004ac0 <__lo0bits>:
 8004ac0:	6803      	ldr	r3, [r0, #0]
 8004ac2:	f013 0207 	ands.w	r2, r3, #7
 8004ac6:	4601      	mov	r1, r0
 8004ac8:	d00b      	beq.n	8004ae2 <__lo0bits+0x22>
 8004aca:	07da      	lsls	r2, r3, #31
 8004acc:	d424      	bmi.n	8004b18 <__lo0bits+0x58>
 8004ace:	0798      	lsls	r0, r3, #30
 8004ad0:	bf49      	itett	mi
 8004ad2:	085b      	lsrmi	r3, r3, #1
 8004ad4:	089b      	lsrpl	r3, r3, #2
 8004ad6:	2001      	movmi	r0, #1
 8004ad8:	600b      	strmi	r3, [r1, #0]
 8004ada:	bf5c      	itt	pl
 8004adc:	600b      	strpl	r3, [r1, #0]
 8004ade:	2002      	movpl	r0, #2
 8004ae0:	4770      	bx	lr
 8004ae2:	b298      	uxth	r0, r3
 8004ae4:	b9b0      	cbnz	r0, 8004b14 <__lo0bits+0x54>
 8004ae6:	0c1b      	lsrs	r3, r3, #16
 8004ae8:	2010      	movs	r0, #16
 8004aea:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004aee:	bf04      	itt	eq
 8004af0:	0a1b      	lsreq	r3, r3, #8
 8004af2:	3008      	addeq	r0, #8
 8004af4:	071a      	lsls	r2, r3, #28
 8004af6:	bf04      	itt	eq
 8004af8:	091b      	lsreq	r3, r3, #4
 8004afa:	3004      	addeq	r0, #4
 8004afc:	079a      	lsls	r2, r3, #30
 8004afe:	bf04      	itt	eq
 8004b00:	089b      	lsreq	r3, r3, #2
 8004b02:	3002      	addeq	r0, #2
 8004b04:	07da      	lsls	r2, r3, #31
 8004b06:	d403      	bmi.n	8004b10 <__lo0bits+0x50>
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	f100 0001 	add.w	r0, r0, #1
 8004b0e:	d005      	beq.n	8004b1c <__lo0bits+0x5c>
 8004b10:	600b      	str	r3, [r1, #0]
 8004b12:	4770      	bx	lr
 8004b14:	4610      	mov	r0, r2
 8004b16:	e7e8      	b.n	8004aea <__lo0bits+0x2a>
 8004b18:	2000      	movs	r0, #0
 8004b1a:	4770      	bx	lr
 8004b1c:	2020      	movs	r0, #32
 8004b1e:	4770      	bx	lr

08004b20 <__i2b>:
 8004b20:	b510      	push	{r4, lr}
 8004b22:	460c      	mov	r4, r1
 8004b24:	2101      	movs	r1, #1
 8004b26:	f7ff feff 	bl	8004928 <_Balloc>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	b928      	cbnz	r0, 8004b3a <__i2b+0x1a>
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <__i2b+0x24>)
 8004b30:	4805      	ldr	r0, [pc, #20]	; (8004b48 <__i2b+0x28>)
 8004b32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004b36:	f000 fdf7 	bl	8005728 <__assert_func>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	6144      	str	r4, [r0, #20]
 8004b3e:	6103      	str	r3, [r0, #16]
 8004b40:	bd10      	pop	{r4, pc}
 8004b42:	bf00      	nop
 8004b44:	08005cb3 	.word	0x08005cb3
 8004b48:	08005d24 	.word	0x08005d24

08004b4c <__multiply>:
 8004b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b50:	4614      	mov	r4, r2
 8004b52:	690a      	ldr	r2, [r1, #16]
 8004b54:	6923      	ldr	r3, [r4, #16]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	bfb8      	it	lt
 8004b5a:	460b      	movlt	r3, r1
 8004b5c:	460d      	mov	r5, r1
 8004b5e:	bfbc      	itt	lt
 8004b60:	4625      	movlt	r5, r4
 8004b62:	461c      	movlt	r4, r3
 8004b64:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004b68:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004b6c:	68ab      	ldr	r3, [r5, #8]
 8004b6e:	6869      	ldr	r1, [r5, #4]
 8004b70:	eb0a 0709 	add.w	r7, sl, r9
 8004b74:	42bb      	cmp	r3, r7
 8004b76:	b085      	sub	sp, #20
 8004b78:	bfb8      	it	lt
 8004b7a:	3101      	addlt	r1, #1
 8004b7c:	f7ff fed4 	bl	8004928 <_Balloc>
 8004b80:	b930      	cbnz	r0, 8004b90 <__multiply+0x44>
 8004b82:	4602      	mov	r2, r0
 8004b84:	4b42      	ldr	r3, [pc, #264]	; (8004c90 <__multiply+0x144>)
 8004b86:	4843      	ldr	r0, [pc, #268]	; (8004c94 <__multiply+0x148>)
 8004b88:	f240 115d 	movw	r1, #349	; 0x15d
 8004b8c:	f000 fdcc 	bl	8005728 <__assert_func>
 8004b90:	f100 0614 	add.w	r6, r0, #20
 8004b94:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004b98:	4633      	mov	r3, r6
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	4543      	cmp	r3, r8
 8004b9e:	d31e      	bcc.n	8004bde <__multiply+0x92>
 8004ba0:	f105 0c14 	add.w	ip, r5, #20
 8004ba4:	f104 0314 	add.w	r3, r4, #20
 8004ba8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004bac:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004bb0:	9202      	str	r2, [sp, #8]
 8004bb2:	ebac 0205 	sub.w	r2, ip, r5
 8004bb6:	3a15      	subs	r2, #21
 8004bb8:	f022 0203 	bic.w	r2, r2, #3
 8004bbc:	3204      	adds	r2, #4
 8004bbe:	f105 0115 	add.w	r1, r5, #21
 8004bc2:	458c      	cmp	ip, r1
 8004bc4:	bf38      	it	cc
 8004bc6:	2204      	movcc	r2, #4
 8004bc8:	9201      	str	r2, [sp, #4]
 8004bca:	9a02      	ldr	r2, [sp, #8]
 8004bcc:	9303      	str	r3, [sp, #12]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d808      	bhi.n	8004be4 <__multiply+0x98>
 8004bd2:	2f00      	cmp	r7, #0
 8004bd4:	dc55      	bgt.n	8004c82 <__multiply+0x136>
 8004bd6:	6107      	str	r7, [r0, #16]
 8004bd8:	b005      	add	sp, #20
 8004bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bde:	f843 2b04 	str.w	r2, [r3], #4
 8004be2:	e7db      	b.n	8004b9c <__multiply+0x50>
 8004be4:	f8b3 a000 	ldrh.w	sl, [r3]
 8004be8:	f1ba 0f00 	cmp.w	sl, #0
 8004bec:	d020      	beq.n	8004c30 <__multiply+0xe4>
 8004bee:	f105 0e14 	add.w	lr, r5, #20
 8004bf2:	46b1      	mov	r9, r6
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004bfa:	f8d9 b000 	ldr.w	fp, [r9]
 8004bfe:	b2a1      	uxth	r1, r4
 8004c00:	fa1f fb8b 	uxth.w	fp, fp
 8004c04:	fb0a b101 	mla	r1, sl, r1, fp
 8004c08:	4411      	add	r1, r2
 8004c0a:	f8d9 2000 	ldr.w	r2, [r9]
 8004c0e:	0c24      	lsrs	r4, r4, #16
 8004c10:	0c12      	lsrs	r2, r2, #16
 8004c12:	fb0a 2404 	mla	r4, sl, r4, r2
 8004c16:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004c1a:	b289      	uxth	r1, r1
 8004c1c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004c20:	45f4      	cmp	ip, lr
 8004c22:	f849 1b04 	str.w	r1, [r9], #4
 8004c26:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004c2a:	d8e4      	bhi.n	8004bf6 <__multiply+0xaa>
 8004c2c:	9901      	ldr	r1, [sp, #4]
 8004c2e:	5072      	str	r2, [r6, r1]
 8004c30:	9a03      	ldr	r2, [sp, #12]
 8004c32:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004c36:	3304      	adds	r3, #4
 8004c38:	f1b9 0f00 	cmp.w	r9, #0
 8004c3c:	d01f      	beq.n	8004c7e <__multiply+0x132>
 8004c3e:	6834      	ldr	r4, [r6, #0]
 8004c40:	f105 0114 	add.w	r1, r5, #20
 8004c44:	46b6      	mov	lr, r6
 8004c46:	f04f 0a00 	mov.w	sl, #0
 8004c4a:	880a      	ldrh	r2, [r1, #0]
 8004c4c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004c50:	fb09 b202 	mla	r2, r9, r2, fp
 8004c54:	4492      	add	sl, r2
 8004c56:	b2a4      	uxth	r4, r4
 8004c58:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004c5c:	f84e 4b04 	str.w	r4, [lr], #4
 8004c60:	f851 4b04 	ldr.w	r4, [r1], #4
 8004c64:	f8be 2000 	ldrh.w	r2, [lr]
 8004c68:	0c24      	lsrs	r4, r4, #16
 8004c6a:	fb09 2404 	mla	r4, r9, r4, r2
 8004c6e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004c72:	458c      	cmp	ip, r1
 8004c74:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004c78:	d8e7      	bhi.n	8004c4a <__multiply+0xfe>
 8004c7a:	9a01      	ldr	r2, [sp, #4]
 8004c7c:	50b4      	str	r4, [r6, r2]
 8004c7e:	3604      	adds	r6, #4
 8004c80:	e7a3      	b.n	8004bca <__multiply+0x7e>
 8004c82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1a5      	bne.n	8004bd6 <__multiply+0x8a>
 8004c8a:	3f01      	subs	r7, #1
 8004c8c:	e7a1      	b.n	8004bd2 <__multiply+0x86>
 8004c8e:	bf00      	nop
 8004c90:	08005cb3 	.word	0x08005cb3
 8004c94:	08005d24 	.word	0x08005d24

08004c98 <__pow5mult>:
 8004c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c9c:	4615      	mov	r5, r2
 8004c9e:	f012 0203 	ands.w	r2, r2, #3
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	460f      	mov	r7, r1
 8004ca6:	d007      	beq.n	8004cb8 <__pow5mult+0x20>
 8004ca8:	4c25      	ldr	r4, [pc, #148]	; (8004d40 <__pow5mult+0xa8>)
 8004caa:	3a01      	subs	r2, #1
 8004cac:	2300      	movs	r3, #0
 8004cae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004cb2:	f7ff fe9b 	bl	80049ec <__multadd>
 8004cb6:	4607      	mov	r7, r0
 8004cb8:	10ad      	asrs	r5, r5, #2
 8004cba:	d03d      	beq.n	8004d38 <__pow5mult+0xa0>
 8004cbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004cbe:	b97c      	cbnz	r4, 8004ce0 <__pow5mult+0x48>
 8004cc0:	2010      	movs	r0, #16
 8004cc2:	f7ff fe1b 	bl	80048fc <malloc>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	6270      	str	r0, [r6, #36]	; 0x24
 8004cca:	b928      	cbnz	r0, 8004cd8 <__pow5mult+0x40>
 8004ccc:	4b1d      	ldr	r3, [pc, #116]	; (8004d44 <__pow5mult+0xac>)
 8004cce:	481e      	ldr	r0, [pc, #120]	; (8004d48 <__pow5mult+0xb0>)
 8004cd0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004cd4:	f000 fd28 	bl	8005728 <__assert_func>
 8004cd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004cdc:	6004      	str	r4, [r0, #0]
 8004cde:	60c4      	str	r4, [r0, #12]
 8004ce0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ce4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ce8:	b94c      	cbnz	r4, 8004cfe <__pow5mult+0x66>
 8004cea:	f240 2171 	movw	r1, #625	; 0x271
 8004cee:	4630      	mov	r0, r6
 8004cf0:	f7ff ff16 	bl	8004b20 <__i2b>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	6003      	str	r3, [r0, #0]
 8004cfe:	f04f 0900 	mov.w	r9, #0
 8004d02:	07eb      	lsls	r3, r5, #31
 8004d04:	d50a      	bpl.n	8004d1c <__pow5mult+0x84>
 8004d06:	4639      	mov	r1, r7
 8004d08:	4622      	mov	r2, r4
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	f7ff ff1e 	bl	8004b4c <__multiply>
 8004d10:	4639      	mov	r1, r7
 8004d12:	4680      	mov	r8, r0
 8004d14:	4630      	mov	r0, r6
 8004d16:	f7ff fe47 	bl	80049a8 <_Bfree>
 8004d1a:	4647      	mov	r7, r8
 8004d1c:	106d      	asrs	r5, r5, #1
 8004d1e:	d00b      	beq.n	8004d38 <__pow5mult+0xa0>
 8004d20:	6820      	ldr	r0, [r4, #0]
 8004d22:	b938      	cbnz	r0, 8004d34 <__pow5mult+0x9c>
 8004d24:	4622      	mov	r2, r4
 8004d26:	4621      	mov	r1, r4
 8004d28:	4630      	mov	r0, r6
 8004d2a:	f7ff ff0f 	bl	8004b4c <__multiply>
 8004d2e:	6020      	str	r0, [r4, #0]
 8004d30:	f8c0 9000 	str.w	r9, [r0]
 8004d34:	4604      	mov	r4, r0
 8004d36:	e7e4      	b.n	8004d02 <__pow5mult+0x6a>
 8004d38:	4638      	mov	r0, r7
 8004d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d3e:	bf00      	nop
 8004d40:	08005e78 	.word	0x08005e78
 8004d44:	08005c3d 	.word	0x08005c3d
 8004d48:	08005d24 	.word	0x08005d24

08004d4c <__lshift>:
 8004d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	460c      	mov	r4, r1
 8004d52:	6849      	ldr	r1, [r1, #4]
 8004d54:	6923      	ldr	r3, [r4, #16]
 8004d56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004d5a:	68a3      	ldr	r3, [r4, #8]
 8004d5c:	4607      	mov	r7, r0
 8004d5e:	4691      	mov	r9, r2
 8004d60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004d64:	f108 0601 	add.w	r6, r8, #1
 8004d68:	42b3      	cmp	r3, r6
 8004d6a:	db0b      	blt.n	8004d84 <__lshift+0x38>
 8004d6c:	4638      	mov	r0, r7
 8004d6e:	f7ff fddb 	bl	8004928 <_Balloc>
 8004d72:	4605      	mov	r5, r0
 8004d74:	b948      	cbnz	r0, 8004d8a <__lshift+0x3e>
 8004d76:	4602      	mov	r2, r0
 8004d78:	4b28      	ldr	r3, [pc, #160]	; (8004e1c <__lshift+0xd0>)
 8004d7a:	4829      	ldr	r0, [pc, #164]	; (8004e20 <__lshift+0xd4>)
 8004d7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004d80:	f000 fcd2 	bl	8005728 <__assert_func>
 8004d84:	3101      	adds	r1, #1
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	e7ee      	b.n	8004d68 <__lshift+0x1c>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f100 0114 	add.w	r1, r0, #20
 8004d90:	f100 0210 	add.w	r2, r0, #16
 8004d94:	4618      	mov	r0, r3
 8004d96:	4553      	cmp	r3, sl
 8004d98:	db33      	blt.n	8004e02 <__lshift+0xb6>
 8004d9a:	6920      	ldr	r0, [r4, #16]
 8004d9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004da0:	f104 0314 	add.w	r3, r4, #20
 8004da4:	f019 091f 	ands.w	r9, r9, #31
 8004da8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004dac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004db0:	d02b      	beq.n	8004e0a <__lshift+0xbe>
 8004db2:	f1c9 0e20 	rsb	lr, r9, #32
 8004db6:	468a      	mov	sl, r1
 8004db8:	2200      	movs	r2, #0
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	fa00 f009 	lsl.w	r0, r0, r9
 8004dc0:	4302      	orrs	r2, r0
 8004dc2:	f84a 2b04 	str.w	r2, [sl], #4
 8004dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dca:	459c      	cmp	ip, r3
 8004dcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004dd0:	d8f3      	bhi.n	8004dba <__lshift+0x6e>
 8004dd2:	ebac 0304 	sub.w	r3, ip, r4
 8004dd6:	3b15      	subs	r3, #21
 8004dd8:	f023 0303 	bic.w	r3, r3, #3
 8004ddc:	3304      	adds	r3, #4
 8004dde:	f104 0015 	add.w	r0, r4, #21
 8004de2:	4584      	cmp	ip, r0
 8004de4:	bf38      	it	cc
 8004de6:	2304      	movcc	r3, #4
 8004de8:	50ca      	str	r2, [r1, r3]
 8004dea:	b10a      	cbz	r2, 8004df0 <__lshift+0xa4>
 8004dec:	f108 0602 	add.w	r6, r8, #2
 8004df0:	3e01      	subs	r6, #1
 8004df2:	4638      	mov	r0, r7
 8004df4:	612e      	str	r6, [r5, #16]
 8004df6:	4621      	mov	r1, r4
 8004df8:	f7ff fdd6 	bl	80049a8 <_Bfree>
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e02:	f842 0f04 	str.w	r0, [r2, #4]!
 8004e06:	3301      	adds	r3, #1
 8004e08:	e7c5      	b.n	8004d96 <__lshift+0x4a>
 8004e0a:	3904      	subs	r1, #4
 8004e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e10:	f841 2f04 	str.w	r2, [r1, #4]!
 8004e14:	459c      	cmp	ip, r3
 8004e16:	d8f9      	bhi.n	8004e0c <__lshift+0xc0>
 8004e18:	e7ea      	b.n	8004df0 <__lshift+0xa4>
 8004e1a:	bf00      	nop
 8004e1c:	08005cb3 	.word	0x08005cb3
 8004e20:	08005d24 	.word	0x08005d24

08004e24 <__mcmp>:
 8004e24:	b530      	push	{r4, r5, lr}
 8004e26:	6902      	ldr	r2, [r0, #16]
 8004e28:	690c      	ldr	r4, [r1, #16]
 8004e2a:	1b12      	subs	r2, r2, r4
 8004e2c:	d10e      	bne.n	8004e4c <__mcmp+0x28>
 8004e2e:	f100 0314 	add.w	r3, r0, #20
 8004e32:	3114      	adds	r1, #20
 8004e34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004e38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004e3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004e40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004e44:	42a5      	cmp	r5, r4
 8004e46:	d003      	beq.n	8004e50 <__mcmp+0x2c>
 8004e48:	d305      	bcc.n	8004e56 <__mcmp+0x32>
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	4610      	mov	r0, r2
 8004e4e:	bd30      	pop	{r4, r5, pc}
 8004e50:	4283      	cmp	r3, r0
 8004e52:	d3f3      	bcc.n	8004e3c <__mcmp+0x18>
 8004e54:	e7fa      	b.n	8004e4c <__mcmp+0x28>
 8004e56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e5a:	e7f7      	b.n	8004e4c <__mcmp+0x28>

08004e5c <__mdiff>:
 8004e5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e60:	460c      	mov	r4, r1
 8004e62:	4606      	mov	r6, r0
 8004e64:	4611      	mov	r1, r2
 8004e66:	4620      	mov	r0, r4
 8004e68:	4617      	mov	r7, r2
 8004e6a:	f7ff ffdb 	bl	8004e24 <__mcmp>
 8004e6e:	1e05      	subs	r5, r0, #0
 8004e70:	d110      	bne.n	8004e94 <__mdiff+0x38>
 8004e72:	4629      	mov	r1, r5
 8004e74:	4630      	mov	r0, r6
 8004e76:	f7ff fd57 	bl	8004928 <_Balloc>
 8004e7a:	b930      	cbnz	r0, 8004e8a <__mdiff+0x2e>
 8004e7c:	4b39      	ldr	r3, [pc, #228]	; (8004f64 <__mdiff+0x108>)
 8004e7e:	4602      	mov	r2, r0
 8004e80:	f240 2132 	movw	r1, #562	; 0x232
 8004e84:	4838      	ldr	r0, [pc, #224]	; (8004f68 <__mdiff+0x10c>)
 8004e86:	f000 fc4f 	bl	8005728 <__assert_func>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004e90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e94:	bfa4      	itt	ge
 8004e96:	463b      	movge	r3, r7
 8004e98:	4627      	movge	r7, r4
 8004e9a:	4630      	mov	r0, r6
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	bfa6      	itte	ge
 8004ea0:	461c      	movge	r4, r3
 8004ea2:	2500      	movge	r5, #0
 8004ea4:	2501      	movlt	r5, #1
 8004ea6:	f7ff fd3f 	bl	8004928 <_Balloc>
 8004eaa:	b920      	cbnz	r0, 8004eb6 <__mdiff+0x5a>
 8004eac:	4b2d      	ldr	r3, [pc, #180]	; (8004f64 <__mdiff+0x108>)
 8004eae:	4602      	mov	r2, r0
 8004eb0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004eb4:	e7e6      	b.n	8004e84 <__mdiff+0x28>
 8004eb6:	693e      	ldr	r6, [r7, #16]
 8004eb8:	60c5      	str	r5, [r0, #12]
 8004eba:	6925      	ldr	r5, [r4, #16]
 8004ebc:	f107 0114 	add.w	r1, r7, #20
 8004ec0:	f104 0914 	add.w	r9, r4, #20
 8004ec4:	f100 0e14 	add.w	lr, r0, #20
 8004ec8:	f107 0210 	add.w	r2, r7, #16
 8004ecc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004ed0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004ed4:	46f2      	mov	sl, lr
 8004ed6:	2700      	movs	r7, #0
 8004ed8:	f859 3b04 	ldr.w	r3, [r9], #4
 8004edc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004ee0:	fa1f f883 	uxth.w	r8, r3
 8004ee4:	fa17 f78b 	uxtah	r7, r7, fp
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	eba7 0808 	sub.w	r8, r7, r8
 8004eee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004ef2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004ef6:	fa1f f888 	uxth.w	r8, r8
 8004efa:	141f      	asrs	r7, r3, #16
 8004efc:	454d      	cmp	r5, r9
 8004efe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004f02:	f84a 3b04 	str.w	r3, [sl], #4
 8004f06:	d8e7      	bhi.n	8004ed8 <__mdiff+0x7c>
 8004f08:	1b2b      	subs	r3, r5, r4
 8004f0a:	3b15      	subs	r3, #21
 8004f0c:	f023 0303 	bic.w	r3, r3, #3
 8004f10:	3304      	adds	r3, #4
 8004f12:	3415      	adds	r4, #21
 8004f14:	42a5      	cmp	r5, r4
 8004f16:	bf38      	it	cc
 8004f18:	2304      	movcc	r3, #4
 8004f1a:	4419      	add	r1, r3
 8004f1c:	4473      	add	r3, lr
 8004f1e:	469e      	mov	lr, r3
 8004f20:	460d      	mov	r5, r1
 8004f22:	4565      	cmp	r5, ip
 8004f24:	d30e      	bcc.n	8004f44 <__mdiff+0xe8>
 8004f26:	f10c 0203 	add.w	r2, ip, #3
 8004f2a:	1a52      	subs	r2, r2, r1
 8004f2c:	f022 0203 	bic.w	r2, r2, #3
 8004f30:	3903      	subs	r1, #3
 8004f32:	458c      	cmp	ip, r1
 8004f34:	bf38      	it	cc
 8004f36:	2200      	movcc	r2, #0
 8004f38:	441a      	add	r2, r3
 8004f3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004f3e:	b17b      	cbz	r3, 8004f60 <__mdiff+0x104>
 8004f40:	6106      	str	r6, [r0, #16]
 8004f42:	e7a5      	b.n	8004e90 <__mdiff+0x34>
 8004f44:	f855 8b04 	ldr.w	r8, [r5], #4
 8004f48:	fa17 f488 	uxtah	r4, r7, r8
 8004f4c:	1422      	asrs	r2, r4, #16
 8004f4e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8004f52:	b2a4      	uxth	r4, r4
 8004f54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004f58:	f84e 4b04 	str.w	r4, [lr], #4
 8004f5c:	1417      	asrs	r7, r2, #16
 8004f5e:	e7e0      	b.n	8004f22 <__mdiff+0xc6>
 8004f60:	3e01      	subs	r6, #1
 8004f62:	e7ea      	b.n	8004f3a <__mdiff+0xde>
 8004f64:	08005cb3 	.word	0x08005cb3
 8004f68:	08005d24 	.word	0x08005d24

08004f6c <__d2b>:
 8004f6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004f70:	4689      	mov	r9, r1
 8004f72:	2101      	movs	r1, #1
 8004f74:	ec57 6b10 	vmov	r6, r7, d0
 8004f78:	4690      	mov	r8, r2
 8004f7a:	f7ff fcd5 	bl	8004928 <_Balloc>
 8004f7e:	4604      	mov	r4, r0
 8004f80:	b930      	cbnz	r0, 8004f90 <__d2b+0x24>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4b25      	ldr	r3, [pc, #148]	; (800501c <__d2b+0xb0>)
 8004f86:	4826      	ldr	r0, [pc, #152]	; (8005020 <__d2b+0xb4>)
 8004f88:	f240 310a 	movw	r1, #778	; 0x30a
 8004f8c:	f000 fbcc 	bl	8005728 <__assert_func>
 8004f90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004f94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004f98:	bb35      	cbnz	r5, 8004fe8 <__d2b+0x7c>
 8004f9a:	2e00      	cmp	r6, #0
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	d028      	beq.n	8004ff2 <__d2b+0x86>
 8004fa0:	4668      	mov	r0, sp
 8004fa2:	9600      	str	r6, [sp, #0]
 8004fa4:	f7ff fd8c 	bl	8004ac0 <__lo0bits>
 8004fa8:	9900      	ldr	r1, [sp, #0]
 8004faa:	b300      	cbz	r0, 8004fee <__d2b+0x82>
 8004fac:	9a01      	ldr	r2, [sp, #4]
 8004fae:	f1c0 0320 	rsb	r3, r0, #32
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	40c2      	lsrs	r2, r0
 8004fba:	6163      	str	r3, [r4, #20]
 8004fbc:	9201      	str	r2, [sp, #4]
 8004fbe:	9b01      	ldr	r3, [sp, #4]
 8004fc0:	61a3      	str	r3, [r4, #24]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	bf14      	ite	ne
 8004fc6:	2202      	movne	r2, #2
 8004fc8:	2201      	moveq	r2, #1
 8004fca:	6122      	str	r2, [r4, #16]
 8004fcc:	b1d5      	cbz	r5, 8005004 <__d2b+0x98>
 8004fce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004fd2:	4405      	add	r5, r0
 8004fd4:	f8c9 5000 	str.w	r5, [r9]
 8004fd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004fdc:	f8c8 0000 	str.w	r0, [r8]
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	b003      	add	sp, #12
 8004fe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004fe8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fec:	e7d5      	b.n	8004f9a <__d2b+0x2e>
 8004fee:	6161      	str	r1, [r4, #20]
 8004ff0:	e7e5      	b.n	8004fbe <__d2b+0x52>
 8004ff2:	a801      	add	r0, sp, #4
 8004ff4:	f7ff fd64 	bl	8004ac0 <__lo0bits>
 8004ff8:	9b01      	ldr	r3, [sp, #4]
 8004ffa:	6163      	str	r3, [r4, #20]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	6122      	str	r2, [r4, #16]
 8005000:	3020      	adds	r0, #32
 8005002:	e7e3      	b.n	8004fcc <__d2b+0x60>
 8005004:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005008:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800500c:	f8c9 0000 	str.w	r0, [r9]
 8005010:	6918      	ldr	r0, [r3, #16]
 8005012:	f7ff fd35 	bl	8004a80 <__hi0bits>
 8005016:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800501a:	e7df      	b.n	8004fdc <__d2b+0x70>
 800501c:	08005cb3 	.word	0x08005cb3
 8005020:	08005d24 	.word	0x08005d24

08005024 <_calloc_r>:
 8005024:	b513      	push	{r0, r1, r4, lr}
 8005026:	434a      	muls	r2, r1
 8005028:	4611      	mov	r1, r2
 800502a:	9201      	str	r2, [sp, #4]
 800502c:	f000 f85a 	bl	80050e4 <_malloc_r>
 8005030:	4604      	mov	r4, r0
 8005032:	b118      	cbz	r0, 800503c <_calloc_r+0x18>
 8005034:	9a01      	ldr	r2, [sp, #4]
 8005036:	2100      	movs	r1, #0
 8005038:	f7fe f848 	bl	80030cc <memset>
 800503c:	4620      	mov	r0, r4
 800503e:	b002      	add	sp, #8
 8005040:	bd10      	pop	{r4, pc}
	...

08005044 <_free_r>:
 8005044:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005046:	2900      	cmp	r1, #0
 8005048:	d048      	beq.n	80050dc <_free_r+0x98>
 800504a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800504e:	9001      	str	r0, [sp, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	f1a1 0404 	sub.w	r4, r1, #4
 8005056:	bfb8      	it	lt
 8005058:	18e4      	addlt	r4, r4, r3
 800505a:	f000 fcef 	bl	8005a3c <__malloc_lock>
 800505e:	4a20      	ldr	r2, [pc, #128]	; (80050e0 <_free_r+0x9c>)
 8005060:	9801      	ldr	r0, [sp, #4]
 8005062:	6813      	ldr	r3, [r2, #0]
 8005064:	4615      	mov	r5, r2
 8005066:	b933      	cbnz	r3, 8005076 <_free_r+0x32>
 8005068:	6063      	str	r3, [r4, #4]
 800506a:	6014      	str	r4, [r2, #0]
 800506c:	b003      	add	sp, #12
 800506e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005072:	f000 bce9 	b.w	8005a48 <__malloc_unlock>
 8005076:	42a3      	cmp	r3, r4
 8005078:	d90b      	bls.n	8005092 <_free_r+0x4e>
 800507a:	6821      	ldr	r1, [r4, #0]
 800507c:	1862      	adds	r2, r4, r1
 800507e:	4293      	cmp	r3, r2
 8005080:	bf04      	itt	eq
 8005082:	681a      	ldreq	r2, [r3, #0]
 8005084:	685b      	ldreq	r3, [r3, #4]
 8005086:	6063      	str	r3, [r4, #4]
 8005088:	bf04      	itt	eq
 800508a:	1852      	addeq	r2, r2, r1
 800508c:	6022      	streq	r2, [r4, #0]
 800508e:	602c      	str	r4, [r5, #0]
 8005090:	e7ec      	b.n	800506c <_free_r+0x28>
 8005092:	461a      	mov	r2, r3
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	b10b      	cbz	r3, 800509c <_free_r+0x58>
 8005098:	42a3      	cmp	r3, r4
 800509a:	d9fa      	bls.n	8005092 <_free_r+0x4e>
 800509c:	6811      	ldr	r1, [r2, #0]
 800509e:	1855      	adds	r5, r2, r1
 80050a0:	42a5      	cmp	r5, r4
 80050a2:	d10b      	bne.n	80050bc <_free_r+0x78>
 80050a4:	6824      	ldr	r4, [r4, #0]
 80050a6:	4421      	add	r1, r4
 80050a8:	1854      	adds	r4, r2, r1
 80050aa:	42a3      	cmp	r3, r4
 80050ac:	6011      	str	r1, [r2, #0]
 80050ae:	d1dd      	bne.n	800506c <_free_r+0x28>
 80050b0:	681c      	ldr	r4, [r3, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	6053      	str	r3, [r2, #4]
 80050b6:	4421      	add	r1, r4
 80050b8:	6011      	str	r1, [r2, #0]
 80050ba:	e7d7      	b.n	800506c <_free_r+0x28>
 80050bc:	d902      	bls.n	80050c4 <_free_r+0x80>
 80050be:	230c      	movs	r3, #12
 80050c0:	6003      	str	r3, [r0, #0]
 80050c2:	e7d3      	b.n	800506c <_free_r+0x28>
 80050c4:	6825      	ldr	r5, [r4, #0]
 80050c6:	1961      	adds	r1, r4, r5
 80050c8:	428b      	cmp	r3, r1
 80050ca:	bf04      	itt	eq
 80050cc:	6819      	ldreq	r1, [r3, #0]
 80050ce:	685b      	ldreq	r3, [r3, #4]
 80050d0:	6063      	str	r3, [r4, #4]
 80050d2:	bf04      	itt	eq
 80050d4:	1949      	addeq	r1, r1, r5
 80050d6:	6021      	streq	r1, [r4, #0]
 80050d8:	6054      	str	r4, [r2, #4]
 80050da:	e7c7      	b.n	800506c <_free_r+0x28>
 80050dc:	b003      	add	sp, #12
 80050de:	bd30      	pop	{r4, r5, pc}
 80050e0:	20000268 	.word	0x20000268

080050e4 <_malloc_r>:
 80050e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e6:	1ccd      	adds	r5, r1, #3
 80050e8:	f025 0503 	bic.w	r5, r5, #3
 80050ec:	3508      	adds	r5, #8
 80050ee:	2d0c      	cmp	r5, #12
 80050f0:	bf38      	it	cc
 80050f2:	250c      	movcc	r5, #12
 80050f4:	2d00      	cmp	r5, #0
 80050f6:	4606      	mov	r6, r0
 80050f8:	db01      	blt.n	80050fe <_malloc_r+0x1a>
 80050fa:	42a9      	cmp	r1, r5
 80050fc:	d903      	bls.n	8005106 <_malloc_r+0x22>
 80050fe:	230c      	movs	r3, #12
 8005100:	6033      	str	r3, [r6, #0]
 8005102:	2000      	movs	r0, #0
 8005104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005106:	f000 fc99 	bl	8005a3c <__malloc_lock>
 800510a:	4921      	ldr	r1, [pc, #132]	; (8005190 <_malloc_r+0xac>)
 800510c:	680a      	ldr	r2, [r1, #0]
 800510e:	4614      	mov	r4, r2
 8005110:	b99c      	cbnz	r4, 800513a <_malloc_r+0x56>
 8005112:	4f20      	ldr	r7, [pc, #128]	; (8005194 <_malloc_r+0xb0>)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	b923      	cbnz	r3, 8005122 <_malloc_r+0x3e>
 8005118:	4621      	mov	r1, r4
 800511a:	4630      	mov	r0, r6
 800511c:	f000 f9de 	bl	80054dc <_sbrk_r>
 8005120:	6038      	str	r0, [r7, #0]
 8005122:	4629      	mov	r1, r5
 8005124:	4630      	mov	r0, r6
 8005126:	f000 f9d9 	bl	80054dc <_sbrk_r>
 800512a:	1c43      	adds	r3, r0, #1
 800512c:	d123      	bne.n	8005176 <_malloc_r+0x92>
 800512e:	230c      	movs	r3, #12
 8005130:	6033      	str	r3, [r6, #0]
 8005132:	4630      	mov	r0, r6
 8005134:	f000 fc88 	bl	8005a48 <__malloc_unlock>
 8005138:	e7e3      	b.n	8005102 <_malloc_r+0x1e>
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	1b5b      	subs	r3, r3, r5
 800513e:	d417      	bmi.n	8005170 <_malloc_r+0x8c>
 8005140:	2b0b      	cmp	r3, #11
 8005142:	d903      	bls.n	800514c <_malloc_r+0x68>
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	441c      	add	r4, r3
 8005148:	6025      	str	r5, [r4, #0]
 800514a:	e004      	b.n	8005156 <_malloc_r+0x72>
 800514c:	6863      	ldr	r3, [r4, #4]
 800514e:	42a2      	cmp	r2, r4
 8005150:	bf0c      	ite	eq
 8005152:	600b      	streq	r3, [r1, #0]
 8005154:	6053      	strne	r3, [r2, #4]
 8005156:	4630      	mov	r0, r6
 8005158:	f000 fc76 	bl	8005a48 <__malloc_unlock>
 800515c:	f104 000b 	add.w	r0, r4, #11
 8005160:	1d23      	adds	r3, r4, #4
 8005162:	f020 0007 	bic.w	r0, r0, #7
 8005166:	1ac2      	subs	r2, r0, r3
 8005168:	d0cc      	beq.n	8005104 <_malloc_r+0x20>
 800516a:	1a1b      	subs	r3, r3, r0
 800516c:	50a3      	str	r3, [r4, r2]
 800516e:	e7c9      	b.n	8005104 <_malloc_r+0x20>
 8005170:	4622      	mov	r2, r4
 8005172:	6864      	ldr	r4, [r4, #4]
 8005174:	e7cc      	b.n	8005110 <_malloc_r+0x2c>
 8005176:	1cc4      	adds	r4, r0, #3
 8005178:	f024 0403 	bic.w	r4, r4, #3
 800517c:	42a0      	cmp	r0, r4
 800517e:	d0e3      	beq.n	8005148 <_malloc_r+0x64>
 8005180:	1a21      	subs	r1, r4, r0
 8005182:	4630      	mov	r0, r6
 8005184:	f000 f9aa 	bl	80054dc <_sbrk_r>
 8005188:	3001      	adds	r0, #1
 800518a:	d1dd      	bne.n	8005148 <_malloc_r+0x64>
 800518c:	e7cf      	b.n	800512e <_malloc_r+0x4a>
 800518e:	bf00      	nop
 8005190:	20000268 	.word	0x20000268
 8005194:	2000026c 	.word	0x2000026c

08005198 <__sfputc_r>:
 8005198:	6893      	ldr	r3, [r2, #8]
 800519a:	3b01      	subs	r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	b410      	push	{r4}
 80051a0:	6093      	str	r3, [r2, #8]
 80051a2:	da08      	bge.n	80051b6 <__sfputc_r+0x1e>
 80051a4:	6994      	ldr	r4, [r2, #24]
 80051a6:	42a3      	cmp	r3, r4
 80051a8:	db01      	blt.n	80051ae <__sfputc_r+0x16>
 80051aa:	290a      	cmp	r1, #10
 80051ac:	d103      	bne.n	80051b6 <__sfputc_r+0x1e>
 80051ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051b2:	f000 b9e7 	b.w	8005584 <__swbuf_r>
 80051b6:	6813      	ldr	r3, [r2, #0]
 80051b8:	1c58      	adds	r0, r3, #1
 80051ba:	6010      	str	r0, [r2, #0]
 80051bc:	7019      	strb	r1, [r3, #0]
 80051be:	4608      	mov	r0, r1
 80051c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <__sfputs_r>:
 80051c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c8:	4606      	mov	r6, r0
 80051ca:	460f      	mov	r7, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	18d5      	adds	r5, r2, r3
 80051d0:	42ac      	cmp	r4, r5
 80051d2:	d101      	bne.n	80051d8 <__sfputs_r+0x12>
 80051d4:	2000      	movs	r0, #0
 80051d6:	e007      	b.n	80051e8 <__sfputs_r+0x22>
 80051d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051dc:	463a      	mov	r2, r7
 80051de:	4630      	mov	r0, r6
 80051e0:	f7ff ffda 	bl	8005198 <__sfputc_r>
 80051e4:	1c43      	adds	r3, r0, #1
 80051e6:	d1f3      	bne.n	80051d0 <__sfputs_r+0xa>
 80051e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051ec <_vfiprintf_r>:
 80051ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f0:	460d      	mov	r5, r1
 80051f2:	b09d      	sub	sp, #116	; 0x74
 80051f4:	4614      	mov	r4, r2
 80051f6:	4698      	mov	r8, r3
 80051f8:	4606      	mov	r6, r0
 80051fa:	b118      	cbz	r0, 8005204 <_vfiprintf_r+0x18>
 80051fc:	6983      	ldr	r3, [r0, #24]
 80051fe:	b90b      	cbnz	r3, 8005204 <_vfiprintf_r+0x18>
 8005200:	f7ff fad6 	bl	80047b0 <__sinit>
 8005204:	4b89      	ldr	r3, [pc, #548]	; (800542c <_vfiprintf_r+0x240>)
 8005206:	429d      	cmp	r5, r3
 8005208:	d11b      	bne.n	8005242 <_vfiprintf_r+0x56>
 800520a:	6875      	ldr	r5, [r6, #4]
 800520c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800520e:	07d9      	lsls	r1, r3, #31
 8005210:	d405      	bmi.n	800521e <_vfiprintf_r+0x32>
 8005212:	89ab      	ldrh	r3, [r5, #12]
 8005214:	059a      	lsls	r2, r3, #22
 8005216:	d402      	bmi.n	800521e <_vfiprintf_r+0x32>
 8005218:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800521a:	f7ff fb6c 	bl	80048f6 <__retarget_lock_acquire_recursive>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	071b      	lsls	r3, r3, #28
 8005222:	d501      	bpl.n	8005228 <_vfiprintf_r+0x3c>
 8005224:	692b      	ldr	r3, [r5, #16]
 8005226:	b9eb      	cbnz	r3, 8005264 <_vfiprintf_r+0x78>
 8005228:	4629      	mov	r1, r5
 800522a:	4630      	mov	r0, r6
 800522c:	f000 fa0e 	bl	800564c <__swsetup_r>
 8005230:	b1c0      	cbz	r0, 8005264 <_vfiprintf_r+0x78>
 8005232:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005234:	07dc      	lsls	r4, r3, #31
 8005236:	d50e      	bpl.n	8005256 <_vfiprintf_r+0x6a>
 8005238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800523c:	b01d      	add	sp, #116	; 0x74
 800523e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005242:	4b7b      	ldr	r3, [pc, #492]	; (8005430 <_vfiprintf_r+0x244>)
 8005244:	429d      	cmp	r5, r3
 8005246:	d101      	bne.n	800524c <_vfiprintf_r+0x60>
 8005248:	68b5      	ldr	r5, [r6, #8]
 800524a:	e7df      	b.n	800520c <_vfiprintf_r+0x20>
 800524c:	4b79      	ldr	r3, [pc, #484]	; (8005434 <_vfiprintf_r+0x248>)
 800524e:	429d      	cmp	r5, r3
 8005250:	bf08      	it	eq
 8005252:	68f5      	ldreq	r5, [r6, #12]
 8005254:	e7da      	b.n	800520c <_vfiprintf_r+0x20>
 8005256:	89ab      	ldrh	r3, [r5, #12]
 8005258:	0598      	lsls	r0, r3, #22
 800525a:	d4ed      	bmi.n	8005238 <_vfiprintf_r+0x4c>
 800525c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800525e:	f7ff fb4b 	bl	80048f8 <__retarget_lock_release_recursive>
 8005262:	e7e9      	b.n	8005238 <_vfiprintf_r+0x4c>
 8005264:	2300      	movs	r3, #0
 8005266:	9309      	str	r3, [sp, #36]	; 0x24
 8005268:	2320      	movs	r3, #32
 800526a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800526e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005272:	2330      	movs	r3, #48	; 0x30
 8005274:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005438 <_vfiprintf_r+0x24c>
 8005278:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800527c:	f04f 0901 	mov.w	r9, #1
 8005280:	4623      	mov	r3, r4
 8005282:	469a      	mov	sl, r3
 8005284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005288:	b10a      	cbz	r2, 800528e <_vfiprintf_r+0xa2>
 800528a:	2a25      	cmp	r2, #37	; 0x25
 800528c:	d1f9      	bne.n	8005282 <_vfiprintf_r+0x96>
 800528e:	ebba 0b04 	subs.w	fp, sl, r4
 8005292:	d00b      	beq.n	80052ac <_vfiprintf_r+0xc0>
 8005294:	465b      	mov	r3, fp
 8005296:	4622      	mov	r2, r4
 8005298:	4629      	mov	r1, r5
 800529a:	4630      	mov	r0, r6
 800529c:	f7ff ff93 	bl	80051c6 <__sfputs_r>
 80052a0:	3001      	adds	r0, #1
 80052a2:	f000 80aa 	beq.w	80053fa <_vfiprintf_r+0x20e>
 80052a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052a8:	445a      	add	r2, fp
 80052aa:	9209      	str	r2, [sp, #36]	; 0x24
 80052ac:	f89a 3000 	ldrb.w	r3, [sl]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 80a2 	beq.w	80053fa <_vfiprintf_r+0x20e>
 80052b6:	2300      	movs	r3, #0
 80052b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052c0:	f10a 0a01 	add.w	sl, sl, #1
 80052c4:	9304      	str	r3, [sp, #16]
 80052c6:	9307      	str	r3, [sp, #28]
 80052c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052cc:	931a      	str	r3, [sp, #104]	; 0x68
 80052ce:	4654      	mov	r4, sl
 80052d0:	2205      	movs	r2, #5
 80052d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d6:	4858      	ldr	r0, [pc, #352]	; (8005438 <_vfiprintf_r+0x24c>)
 80052d8:	f7fa ff8a 	bl	80001f0 <memchr>
 80052dc:	9a04      	ldr	r2, [sp, #16]
 80052de:	b9d8      	cbnz	r0, 8005318 <_vfiprintf_r+0x12c>
 80052e0:	06d1      	lsls	r1, r2, #27
 80052e2:	bf44      	itt	mi
 80052e4:	2320      	movmi	r3, #32
 80052e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052ea:	0713      	lsls	r3, r2, #28
 80052ec:	bf44      	itt	mi
 80052ee:	232b      	movmi	r3, #43	; 0x2b
 80052f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052f4:	f89a 3000 	ldrb.w	r3, [sl]
 80052f8:	2b2a      	cmp	r3, #42	; 0x2a
 80052fa:	d015      	beq.n	8005328 <_vfiprintf_r+0x13c>
 80052fc:	9a07      	ldr	r2, [sp, #28]
 80052fe:	4654      	mov	r4, sl
 8005300:	2000      	movs	r0, #0
 8005302:	f04f 0c0a 	mov.w	ip, #10
 8005306:	4621      	mov	r1, r4
 8005308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800530c:	3b30      	subs	r3, #48	; 0x30
 800530e:	2b09      	cmp	r3, #9
 8005310:	d94e      	bls.n	80053b0 <_vfiprintf_r+0x1c4>
 8005312:	b1b0      	cbz	r0, 8005342 <_vfiprintf_r+0x156>
 8005314:	9207      	str	r2, [sp, #28]
 8005316:	e014      	b.n	8005342 <_vfiprintf_r+0x156>
 8005318:	eba0 0308 	sub.w	r3, r0, r8
 800531c:	fa09 f303 	lsl.w	r3, r9, r3
 8005320:	4313      	orrs	r3, r2
 8005322:	9304      	str	r3, [sp, #16]
 8005324:	46a2      	mov	sl, r4
 8005326:	e7d2      	b.n	80052ce <_vfiprintf_r+0xe2>
 8005328:	9b03      	ldr	r3, [sp, #12]
 800532a:	1d19      	adds	r1, r3, #4
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	9103      	str	r1, [sp, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	bfbb      	ittet	lt
 8005334:	425b      	neglt	r3, r3
 8005336:	f042 0202 	orrlt.w	r2, r2, #2
 800533a:	9307      	strge	r3, [sp, #28]
 800533c:	9307      	strlt	r3, [sp, #28]
 800533e:	bfb8      	it	lt
 8005340:	9204      	strlt	r2, [sp, #16]
 8005342:	7823      	ldrb	r3, [r4, #0]
 8005344:	2b2e      	cmp	r3, #46	; 0x2e
 8005346:	d10c      	bne.n	8005362 <_vfiprintf_r+0x176>
 8005348:	7863      	ldrb	r3, [r4, #1]
 800534a:	2b2a      	cmp	r3, #42	; 0x2a
 800534c:	d135      	bne.n	80053ba <_vfiprintf_r+0x1ce>
 800534e:	9b03      	ldr	r3, [sp, #12]
 8005350:	1d1a      	adds	r2, r3, #4
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	9203      	str	r2, [sp, #12]
 8005356:	2b00      	cmp	r3, #0
 8005358:	bfb8      	it	lt
 800535a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800535e:	3402      	adds	r4, #2
 8005360:	9305      	str	r3, [sp, #20]
 8005362:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005448 <_vfiprintf_r+0x25c>
 8005366:	7821      	ldrb	r1, [r4, #0]
 8005368:	2203      	movs	r2, #3
 800536a:	4650      	mov	r0, sl
 800536c:	f7fa ff40 	bl	80001f0 <memchr>
 8005370:	b140      	cbz	r0, 8005384 <_vfiprintf_r+0x198>
 8005372:	2340      	movs	r3, #64	; 0x40
 8005374:	eba0 000a 	sub.w	r0, r0, sl
 8005378:	fa03 f000 	lsl.w	r0, r3, r0
 800537c:	9b04      	ldr	r3, [sp, #16]
 800537e:	4303      	orrs	r3, r0
 8005380:	3401      	adds	r4, #1
 8005382:	9304      	str	r3, [sp, #16]
 8005384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005388:	482c      	ldr	r0, [pc, #176]	; (800543c <_vfiprintf_r+0x250>)
 800538a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800538e:	2206      	movs	r2, #6
 8005390:	f7fa ff2e 	bl	80001f0 <memchr>
 8005394:	2800      	cmp	r0, #0
 8005396:	d03f      	beq.n	8005418 <_vfiprintf_r+0x22c>
 8005398:	4b29      	ldr	r3, [pc, #164]	; (8005440 <_vfiprintf_r+0x254>)
 800539a:	bb1b      	cbnz	r3, 80053e4 <_vfiprintf_r+0x1f8>
 800539c:	9b03      	ldr	r3, [sp, #12]
 800539e:	3307      	adds	r3, #7
 80053a0:	f023 0307 	bic.w	r3, r3, #7
 80053a4:	3308      	adds	r3, #8
 80053a6:	9303      	str	r3, [sp, #12]
 80053a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053aa:	443b      	add	r3, r7
 80053ac:	9309      	str	r3, [sp, #36]	; 0x24
 80053ae:	e767      	b.n	8005280 <_vfiprintf_r+0x94>
 80053b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80053b4:	460c      	mov	r4, r1
 80053b6:	2001      	movs	r0, #1
 80053b8:	e7a5      	b.n	8005306 <_vfiprintf_r+0x11a>
 80053ba:	2300      	movs	r3, #0
 80053bc:	3401      	adds	r4, #1
 80053be:	9305      	str	r3, [sp, #20]
 80053c0:	4619      	mov	r1, r3
 80053c2:	f04f 0c0a 	mov.w	ip, #10
 80053c6:	4620      	mov	r0, r4
 80053c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053cc:	3a30      	subs	r2, #48	; 0x30
 80053ce:	2a09      	cmp	r2, #9
 80053d0:	d903      	bls.n	80053da <_vfiprintf_r+0x1ee>
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0c5      	beq.n	8005362 <_vfiprintf_r+0x176>
 80053d6:	9105      	str	r1, [sp, #20]
 80053d8:	e7c3      	b.n	8005362 <_vfiprintf_r+0x176>
 80053da:	fb0c 2101 	mla	r1, ip, r1, r2
 80053de:	4604      	mov	r4, r0
 80053e0:	2301      	movs	r3, #1
 80053e2:	e7f0      	b.n	80053c6 <_vfiprintf_r+0x1da>
 80053e4:	ab03      	add	r3, sp, #12
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	462a      	mov	r2, r5
 80053ea:	4b16      	ldr	r3, [pc, #88]	; (8005444 <_vfiprintf_r+0x258>)
 80053ec:	a904      	add	r1, sp, #16
 80053ee:	4630      	mov	r0, r6
 80053f0:	f7fd ff14 	bl	800321c <_printf_float>
 80053f4:	4607      	mov	r7, r0
 80053f6:	1c78      	adds	r0, r7, #1
 80053f8:	d1d6      	bne.n	80053a8 <_vfiprintf_r+0x1bc>
 80053fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053fc:	07d9      	lsls	r1, r3, #31
 80053fe:	d405      	bmi.n	800540c <_vfiprintf_r+0x220>
 8005400:	89ab      	ldrh	r3, [r5, #12]
 8005402:	059a      	lsls	r2, r3, #22
 8005404:	d402      	bmi.n	800540c <_vfiprintf_r+0x220>
 8005406:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005408:	f7ff fa76 	bl	80048f8 <__retarget_lock_release_recursive>
 800540c:	89ab      	ldrh	r3, [r5, #12]
 800540e:	065b      	lsls	r3, r3, #25
 8005410:	f53f af12 	bmi.w	8005238 <_vfiprintf_r+0x4c>
 8005414:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005416:	e711      	b.n	800523c <_vfiprintf_r+0x50>
 8005418:	ab03      	add	r3, sp, #12
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	462a      	mov	r2, r5
 800541e:	4b09      	ldr	r3, [pc, #36]	; (8005444 <_vfiprintf_r+0x258>)
 8005420:	a904      	add	r1, sp, #16
 8005422:	4630      	mov	r0, r6
 8005424:	f7fe f99e 	bl	8003764 <_printf_i>
 8005428:	e7e4      	b.n	80053f4 <_vfiprintf_r+0x208>
 800542a:	bf00      	nop
 800542c:	08005ce4 	.word	0x08005ce4
 8005430:	08005d04 	.word	0x08005d04
 8005434:	08005cc4 	.word	0x08005cc4
 8005438:	08005e84 	.word	0x08005e84
 800543c:	08005e8e 	.word	0x08005e8e
 8005440:	0800321d 	.word	0x0800321d
 8005444:	080051c7 	.word	0x080051c7
 8005448:	08005e8a 	.word	0x08005e8a

0800544c <_putc_r>:
 800544c:	b570      	push	{r4, r5, r6, lr}
 800544e:	460d      	mov	r5, r1
 8005450:	4614      	mov	r4, r2
 8005452:	4606      	mov	r6, r0
 8005454:	b118      	cbz	r0, 800545e <_putc_r+0x12>
 8005456:	6983      	ldr	r3, [r0, #24]
 8005458:	b90b      	cbnz	r3, 800545e <_putc_r+0x12>
 800545a:	f7ff f9a9 	bl	80047b0 <__sinit>
 800545e:	4b1c      	ldr	r3, [pc, #112]	; (80054d0 <_putc_r+0x84>)
 8005460:	429c      	cmp	r4, r3
 8005462:	d124      	bne.n	80054ae <_putc_r+0x62>
 8005464:	6874      	ldr	r4, [r6, #4]
 8005466:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005468:	07d8      	lsls	r0, r3, #31
 800546a:	d405      	bmi.n	8005478 <_putc_r+0x2c>
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	0599      	lsls	r1, r3, #22
 8005470:	d402      	bmi.n	8005478 <_putc_r+0x2c>
 8005472:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005474:	f7ff fa3f 	bl	80048f6 <__retarget_lock_acquire_recursive>
 8005478:	68a3      	ldr	r3, [r4, #8]
 800547a:	3b01      	subs	r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	60a3      	str	r3, [r4, #8]
 8005480:	da05      	bge.n	800548e <_putc_r+0x42>
 8005482:	69a2      	ldr	r2, [r4, #24]
 8005484:	4293      	cmp	r3, r2
 8005486:	db1c      	blt.n	80054c2 <_putc_r+0x76>
 8005488:	b2eb      	uxtb	r3, r5
 800548a:	2b0a      	cmp	r3, #10
 800548c:	d019      	beq.n	80054c2 <_putc_r+0x76>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	1c5a      	adds	r2, r3, #1
 8005492:	6022      	str	r2, [r4, #0]
 8005494:	701d      	strb	r5, [r3, #0]
 8005496:	b2ed      	uxtb	r5, r5
 8005498:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800549a:	07da      	lsls	r2, r3, #31
 800549c:	d405      	bmi.n	80054aa <_putc_r+0x5e>
 800549e:	89a3      	ldrh	r3, [r4, #12]
 80054a0:	059b      	lsls	r3, r3, #22
 80054a2:	d402      	bmi.n	80054aa <_putc_r+0x5e>
 80054a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054a6:	f7ff fa27 	bl	80048f8 <__retarget_lock_release_recursive>
 80054aa:	4628      	mov	r0, r5
 80054ac:	bd70      	pop	{r4, r5, r6, pc}
 80054ae:	4b09      	ldr	r3, [pc, #36]	; (80054d4 <_putc_r+0x88>)
 80054b0:	429c      	cmp	r4, r3
 80054b2:	d101      	bne.n	80054b8 <_putc_r+0x6c>
 80054b4:	68b4      	ldr	r4, [r6, #8]
 80054b6:	e7d6      	b.n	8005466 <_putc_r+0x1a>
 80054b8:	4b07      	ldr	r3, [pc, #28]	; (80054d8 <_putc_r+0x8c>)
 80054ba:	429c      	cmp	r4, r3
 80054bc:	bf08      	it	eq
 80054be:	68f4      	ldreq	r4, [r6, #12]
 80054c0:	e7d1      	b.n	8005466 <_putc_r+0x1a>
 80054c2:	4629      	mov	r1, r5
 80054c4:	4622      	mov	r2, r4
 80054c6:	4630      	mov	r0, r6
 80054c8:	f000 f85c 	bl	8005584 <__swbuf_r>
 80054cc:	4605      	mov	r5, r0
 80054ce:	e7e3      	b.n	8005498 <_putc_r+0x4c>
 80054d0:	08005ce4 	.word	0x08005ce4
 80054d4:	08005d04 	.word	0x08005d04
 80054d8:	08005cc4 	.word	0x08005cc4

080054dc <_sbrk_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4d06      	ldr	r5, [pc, #24]	; (80054f8 <_sbrk_r+0x1c>)
 80054e0:	2300      	movs	r3, #0
 80054e2:	4604      	mov	r4, r0
 80054e4:	4608      	mov	r0, r1
 80054e6:	602b      	str	r3, [r5, #0]
 80054e8:	f7fc f842 	bl	8001570 <_sbrk>
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d102      	bne.n	80054f6 <_sbrk_r+0x1a>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	b103      	cbz	r3, 80054f6 <_sbrk_r+0x1a>
 80054f4:	6023      	str	r3, [r4, #0]
 80054f6:	bd38      	pop	{r3, r4, r5, pc}
 80054f8:	20000354 	.word	0x20000354

080054fc <__sread>:
 80054fc:	b510      	push	{r4, lr}
 80054fe:	460c      	mov	r4, r1
 8005500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005504:	f000 faa6 	bl	8005a54 <_read_r>
 8005508:	2800      	cmp	r0, #0
 800550a:	bfab      	itete	ge
 800550c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800550e:	89a3      	ldrhlt	r3, [r4, #12]
 8005510:	181b      	addge	r3, r3, r0
 8005512:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005516:	bfac      	ite	ge
 8005518:	6563      	strge	r3, [r4, #84]	; 0x54
 800551a:	81a3      	strhlt	r3, [r4, #12]
 800551c:	bd10      	pop	{r4, pc}

0800551e <__swrite>:
 800551e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005522:	461f      	mov	r7, r3
 8005524:	898b      	ldrh	r3, [r1, #12]
 8005526:	05db      	lsls	r3, r3, #23
 8005528:	4605      	mov	r5, r0
 800552a:	460c      	mov	r4, r1
 800552c:	4616      	mov	r6, r2
 800552e:	d505      	bpl.n	800553c <__swrite+0x1e>
 8005530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005534:	2302      	movs	r3, #2
 8005536:	2200      	movs	r2, #0
 8005538:	f000 f9f8 	bl	800592c <_lseek_r>
 800553c:	89a3      	ldrh	r3, [r4, #12]
 800553e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005546:	81a3      	strh	r3, [r4, #12]
 8005548:	4632      	mov	r2, r6
 800554a:	463b      	mov	r3, r7
 800554c:	4628      	mov	r0, r5
 800554e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005552:	f000 b869 	b.w	8005628 <_write_r>

08005556 <__sseek>:
 8005556:	b510      	push	{r4, lr}
 8005558:	460c      	mov	r4, r1
 800555a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800555e:	f000 f9e5 	bl	800592c <_lseek_r>
 8005562:	1c43      	adds	r3, r0, #1
 8005564:	89a3      	ldrh	r3, [r4, #12]
 8005566:	bf15      	itete	ne
 8005568:	6560      	strne	r0, [r4, #84]	; 0x54
 800556a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800556e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005572:	81a3      	strheq	r3, [r4, #12]
 8005574:	bf18      	it	ne
 8005576:	81a3      	strhne	r3, [r4, #12]
 8005578:	bd10      	pop	{r4, pc}

0800557a <__sclose>:
 800557a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800557e:	f000 b8f1 	b.w	8005764 <_close_r>
	...

08005584 <__swbuf_r>:
 8005584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005586:	460e      	mov	r6, r1
 8005588:	4614      	mov	r4, r2
 800558a:	4605      	mov	r5, r0
 800558c:	b118      	cbz	r0, 8005596 <__swbuf_r+0x12>
 800558e:	6983      	ldr	r3, [r0, #24]
 8005590:	b90b      	cbnz	r3, 8005596 <__swbuf_r+0x12>
 8005592:	f7ff f90d 	bl	80047b0 <__sinit>
 8005596:	4b21      	ldr	r3, [pc, #132]	; (800561c <__swbuf_r+0x98>)
 8005598:	429c      	cmp	r4, r3
 800559a:	d12b      	bne.n	80055f4 <__swbuf_r+0x70>
 800559c:	686c      	ldr	r4, [r5, #4]
 800559e:	69a3      	ldr	r3, [r4, #24]
 80055a0:	60a3      	str	r3, [r4, #8]
 80055a2:	89a3      	ldrh	r3, [r4, #12]
 80055a4:	071a      	lsls	r2, r3, #28
 80055a6:	d52f      	bpl.n	8005608 <__swbuf_r+0x84>
 80055a8:	6923      	ldr	r3, [r4, #16]
 80055aa:	b36b      	cbz	r3, 8005608 <__swbuf_r+0x84>
 80055ac:	6923      	ldr	r3, [r4, #16]
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	1ac0      	subs	r0, r0, r3
 80055b2:	6963      	ldr	r3, [r4, #20]
 80055b4:	b2f6      	uxtb	r6, r6
 80055b6:	4283      	cmp	r3, r0
 80055b8:	4637      	mov	r7, r6
 80055ba:	dc04      	bgt.n	80055c6 <__swbuf_r+0x42>
 80055bc:	4621      	mov	r1, r4
 80055be:	4628      	mov	r0, r5
 80055c0:	f000 f966 	bl	8005890 <_fflush_r>
 80055c4:	bb30      	cbnz	r0, 8005614 <__swbuf_r+0x90>
 80055c6:	68a3      	ldr	r3, [r4, #8]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	60a3      	str	r3, [r4, #8]
 80055cc:	6823      	ldr	r3, [r4, #0]
 80055ce:	1c5a      	adds	r2, r3, #1
 80055d0:	6022      	str	r2, [r4, #0]
 80055d2:	701e      	strb	r6, [r3, #0]
 80055d4:	6963      	ldr	r3, [r4, #20]
 80055d6:	3001      	adds	r0, #1
 80055d8:	4283      	cmp	r3, r0
 80055da:	d004      	beq.n	80055e6 <__swbuf_r+0x62>
 80055dc:	89a3      	ldrh	r3, [r4, #12]
 80055de:	07db      	lsls	r3, r3, #31
 80055e0:	d506      	bpl.n	80055f0 <__swbuf_r+0x6c>
 80055e2:	2e0a      	cmp	r6, #10
 80055e4:	d104      	bne.n	80055f0 <__swbuf_r+0x6c>
 80055e6:	4621      	mov	r1, r4
 80055e8:	4628      	mov	r0, r5
 80055ea:	f000 f951 	bl	8005890 <_fflush_r>
 80055ee:	b988      	cbnz	r0, 8005614 <__swbuf_r+0x90>
 80055f0:	4638      	mov	r0, r7
 80055f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055f4:	4b0a      	ldr	r3, [pc, #40]	; (8005620 <__swbuf_r+0x9c>)
 80055f6:	429c      	cmp	r4, r3
 80055f8:	d101      	bne.n	80055fe <__swbuf_r+0x7a>
 80055fa:	68ac      	ldr	r4, [r5, #8]
 80055fc:	e7cf      	b.n	800559e <__swbuf_r+0x1a>
 80055fe:	4b09      	ldr	r3, [pc, #36]	; (8005624 <__swbuf_r+0xa0>)
 8005600:	429c      	cmp	r4, r3
 8005602:	bf08      	it	eq
 8005604:	68ec      	ldreq	r4, [r5, #12]
 8005606:	e7ca      	b.n	800559e <__swbuf_r+0x1a>
 8005608:	4621      	mov	r1, r4
 800560a:	4628      	mov	r0, r5
 800560c:	f000 f81e 	bl	800564c <__swsetup_r>
 8005610:	2800      	cmp	r0, #0
 8005612:	d0cb      	beq.n	80055ac <__swbuf_r+0x28>
 8005614:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005618:	e7ea      	b.n	80055f0 <__swbuf_r+0x6c>
 800561a:	bf00      	nop
 800561c:	08005ce4 	.word	0x08005ce4
 8005620:	08005d04 	.word	0x08005d04
 8005624:	08005cc4 	.word	0x08005cc4

08005628 <_write_r>:
 8005628:	b538      	push	{r3, r4, r5, lr}
 800562a:	4d07      	ldr	r5, [pc, #28]	; (8005648 <_write_r+0x20>)
 800562c:	4604      	mov	r4, r0
 800562e:	4608      	mov	r0, r1
 8005630:	4611      	mov	r1, r2
 8005632:	2200      	movs	r2, #0
 8005634:	602a      	str	r2, [r5, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	f7fb fc84 	bl	8000f44 <_write>
 800563c:	1c43      	adds	r3, r0, #1
 800563e:	d102      	bne.n	8005646 <_write_r+0x1e>
 8005640:	682b      	ldr	r3, [r5, #0]
 8005642:	b103      	cbz	r3, 8005646 <_write_r+0x1e>
 8005644:	6023      	str	r3, [r4, #0]
 8005646:	bd38      	pop	{r3, r4, r5, pc}
 8005648:	20000354 	.word	0x20000354

0800564c <__swsetup_r>:
 800564c:	4b32      	ldr	r3, [pc, #200]	; (8005718 <__swsetup_r+0xcc>)
 800564e:	b570      	push	{r4, r5, r6, lr}
 8005650:	681d      	ldr	r5, [r3, #0]
 8005652:	4606      	mov	r6, r0
 8005654:	460c      	mov	r4, r1
 8005656:	b125      	cbz	r5, 8005662 <__swsetup_r+0x16>
 8005658:	69ab      	ldr	r3, [r5, #24]
 800565a:	b913      	cbnz	r3, 8005662 <__swsetup_r+0x16>
 800565c:	4628      	mov	r0, r5
 800565e:	f7ff f8a7 	bl	80047b0 <__sinit>
 8005662:	4b2e      	ldr	r3, [pc, #184]	; (800571c <__swsetup_r+0xd0>)
 8005664:	429c      	cmp	r4, r3
 8005666:	d10f      	bne.n	8005688 <__swsetup_r+0x3c>
 8005668:	686c      	ldr	r4, [r5, #4]
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005670:	0719      	lsls	r1, r3, #28
 8005672:	d42c      	bmi.n	80056ce <__swsetup_r+0x82>
 8005674:	06dd      	lsls	r5, r3, #27
 8005676:	d411      	bmi.n	800569c <__swsetup_r+0x50>
 8005678:	2309      	movs	r3, #9
 800567a:	6033      	str	r3, [r6, #0]
 800567c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005680:	81a3      	strh	r3, [r4, #12]
 8005682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005686:	e03e      	b.n	8005706 <__swsetup_r+0xba>
 8005688:	4b25      	ldr	r3, [pc, #148]	; (8005720 <__swsetup_r+0xd4>)
 800568a:	429c      	cmp	r4, r3
 800568c:	d101      	bne.n	8005692 <__swsetup_r+0x46>
 800568e:	68ac      	ldr	r4, [r5, #8]
 8005690:	e7eb      	b.n	800566a <__swsetup_r+0x1e>
 8005692:	4b24      	ldr	r3, [pc, #144]	; (8005724 <__swsetup_r+0xd8>)
 8005694:	429c      	cmp	r4, r3
 8005696:	bf08      	it	eq
 8005698:	68ec      	ldreq	r4, [r5, #12]
 800569a:	e7e6      	b.n	800566a <__swsetup_r+0x1e>
 800569c:	0758      	lsls	r0, r3, #29
 800569e:	d512      	bpl.n	80056c6 <__swsetup_r+0x7a>
 80056a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056a2:	b141      	cbz	r1, 80056b6 <__swsetup_r+0x6a>
 80056a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056a8:	4299      	cmp	r1, r3
 80056aa:	d002      	beq.n	80056b2 <__swsetup_r+0x66>
 80056ac:	4630      	mov	r0, r6
 80056ae:	f7ff fcc9 	bl	8005044 <_free_r>
 80056b2:	2300      	movs	r3, #0
 80056b4:	6363      	str	r3, [r4, #52]	; 0x34
 80056b6:	89a3      	ldrh	r3, [r4, #12]
 80056b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80056bc:	81a3      	strh	r3, [r4, #12]
 80056be:	2300      	movs	r3, #0
 80056c0:	6063      	str	r3, [r4, #4]
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	f043 0308 	orr.w	r3, r3, #8
 80056cc:	81a3      	strh	r3, [r4, #12]
 80056ce:	6923      	ldr	r3, [r4, #16]
 80056d0:	b94b      	cbnz	r3, 80056e6 <__swsetup_r+0x9a>
 80056d2:	89a3      	ldrh	r3, [r4, #12]
 80056d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80056d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056dc:	d003      	beq.n	80056e6 <__swsetup_r+0x9a>
 80056de:	4621      	mov	r1, r4
 80056e0:	4630      	mov	r0, r6
 80056e2:	f000 f959 	bl	8005998 <__smakebuf_r>
 80056e6:	89a0      	ldrh	r0, [r4, #12]
 80056e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056ec:	f010 0301 	ands.w	r3, r0, #1
 80056f0:	d00a      	beq.n	8005708 <__swsetup_r+0xbc>
 80056f2:	2300      	movs	r3, #0
 80056f4:	60a3      	str	r3, [r4, #8]
 80056f6:	6963      	ldr	r3, [r4, #20]
 80056f8:	425b      	negs	r3, r3
 80056fa:	61a3      	str	r3, [r4, #24]
 80056fc:	6923      	ldr	r3, [r4, #16]
 80056fe:	b943      	cbnz	r3, 8005712 <__swsetup_r+0xc6>
 8005700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005704:	d1ba      	bne.n	800567c <__swsetup_r+0x30>
 8005706:	bd70      	pop	{r4, r5, r6, pc}
 8005708:	0781      	lsls	r1, r0, #30
 800570a:	bf58      	it	pl
 800570c:	6963      	ldrpl	r3, [r4, #20]
 800570e:	60a3      	str	r3, [r4, #8]
 8005710:	e7f4      	b.n	80056fc <__swsetup_r+0xb0>
 8005712:	2000      	movs	r0, #0
 8005714:	e7f7      	b.n	8005706 <__swsetup_r+0xba>
 8005716:	bf00      	nop
 8005718:	2000006c 	.word	0x2000006c
 800571c:	08005ce4 	.word	0x08005ce4
 8005720:	08005d04 	.word	0x08005d04
 8005724:	08005cc4 	.word	0x08005cc4

08005728 <__assert_func>:
 8005728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800572a:	4614      	mov	r4, r2
 800572c:	461a      	mov	r2, r3
 800572e:	4b09      	ldr	r3, [pc, #36]	; (8005754 <__assert_func+0x2c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4605      	mov	r5, r0
 8005734:	68d8      	ldr	r0, [r3, #12]
 8005736:	b14c      	cbz	r4, 800574c <__assert_func+0x24>
 8005738:	4b07      	ldr	r3, [pc, #28]	; (8005758 <__assert_func+0x30>)
 800573a:	9100      	str	r1, [sp, #0]
 800573c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005740:	4906      	ldr	r1, [pc, #24]	; (800575c <__assert_func+0x34>)
 8005742:	462b      	mov	r3, r5
 8005744:	f000 f8e0 	bl	8005908 <fiprintf>
 8005748:	f000 f9a3 	bl	8005a92 <abort>
 800574c:	4b04      	ldr	r3, [pc, #16]	; (8005760 <__assert_func+0x38>)
 800574e:	461c      	mov	r4, r3
 8005750:	e7f3      	b.n	800573a <__assert_func+0x12>
 8005752:	bf00      	nop
 8005754:	2000006c 	.word	0x2000006c
 8005758:	08005e95 	.word	0x08005e95
 800575c:	08005ea2 	.word	0x08005ea2
 8005760:	08005ed0 	.word	0x08005ed0

08005764 <_close_r>:
 8005764:	b538      	push	{r3, r4, r5, lr}
 8005766:	4d06      	ldr	r5, [pc, #24]	; (8005780 <_close_r+0x1c>)
 8005768:	2300      	movs	r3, #0
 800576a:	4604      	mov	r4, r0
 800576c:	4608      	mov	r0, r1
 800576e:	602b      	str	r3, [r5, #0]
 8005770:	f7fb fef2 	bl	8001558 <_close>
 8005774:	1c43      	adds	r3, r0, #1
 8005776:	d102      	bne.n	800577e <_close_r+0x1a>
 8005778:	682b      	ldr	r3, [r5, #0]
 800577a:	b103      	cbz	r3, 800577e <_close_r+0x1a>
 800577c:	6023      	str	r3, [r4, #0]
 800577e:	bd38      	pop	{r3, r4, r5, pc}
 8005780:	20000354 	.word	0x20000354

08005784 <__sflush_r>:
 8005784:	898a      	ldrh	r2, [r1, #12]
 8005786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800578a:	4605      	mov	r5, r0
 800578c:	0710      	lsls	r0, r2, #28
 800578e:	460c      	mov	r4, r1
 8005790:	d458      	bmi.n	8005844 <__sflush_r+0xc0>
 8005792:	684b      	ldr	r3, [r1, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	dc05      	bgt.n	80057a4 <__sflush_r+0x20>
 8005798:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800579a:	2b00      	cmp	r3, #0
 800579c:	dc02      	bgt.n	80057a4 <__sflush_r+0x20>
 800579e:	2000      	movs	r0, #0
 80057a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057a6:	2e00      	cmp	r6, #0
 80057a8:	d0f9      	beq.n	800579e <__sflush_r+0x1a>
 80057aa:	2300      	movs	r3, #0
 80057ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057b0:	682f      	ldr	r7, [r5, #0]
 80057b2:	602b      	str	r3, [r5, #0]
 80057b4:	d032      	beq.n	800581c <__sflush_r+0x98>
 80057b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	075a      	lsls	r2, r3, #29
 80057bc:	d505      	bpl.n	80057ca <__sflush_r+0x46>
 80057be:	6863      	ldr	r3, [r4, #4]
 80057c0:	1ac0      	subs	r0, r0, r3
 80057c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057c4:	b10b      	cbz	r3, 80057ca <__sflush_r+0x46>
 80057c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057c8:	1ac0      	subs	r0, r0, r3
 80057ca:	2300      	movs	r3, #0
 80057cc:	4602      	mov	r2, r0
 80057ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057d0:	6a21      	ldr	r1, [r4, #32]
 80057d2:	4628      	mov	r0, r5
 80057d4:	47b0      	blx	r6
 80057d6:	1c43      	adds	r3, r0, #1
 80057d8:	89a3      	ldrh	r3, [r4, #12]
 80057da:	d106      	bne.n	80057ea <__sflush_r+0x66>
 80057dc:	6829      	ldr	r1, [r5, #0]
 80057de:	291d      	cmp	r1, #29
 80057e0:	d82c      	bhi.n	800583c <__sflush_r+0xb8>
 80057e2:	4a2a      	ldr	r2, [pc, #168]	; (800588c <__sflush_r+0x108>)
 80057e4:	40ca      	lsrs	r2, r1
 80057e6:	07d6      	lsls	r6, r2, #31
 80057e8:	d528      	bpl.n	800583c <__sflush_r+0xb8>
 80057ea:	2200      	movs	r2, #0
 80057ec:	6062      	str	r2, [r4, #4]
 80057ee:	04d9      	lsls	r1, r3, #19
 80057f0:	6922      	ldr	r2, [r4, #16]
 80057f2:	6022      	str	r2, [r4, #0]
 80057f4:	d504      	bpl.n	8005800 <__sflush_r+0x7c>
 80057f6:	1c42      	adds	r2, r0, #1
 80057f8:	d101      	bne.n	80057fe <__sflush_r+0x7a>
 80057fa:	682b      	ldr	r3, [r5, #0]
 80057fc:	b903      	cbnz	r3, 8005800 <__sflush_r+0x7c>
 80057fe:	6560      	str	r0, [r4, #84]	; 0x54
 8005800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005802:	602f      	str	r7, [r5, #0]
 8005804:	2900      	cmp	r1, #0
 8005806:	d0ca      	beq.n	800579e <__sflush_r+0x1a>
 8005808:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800580c:	4299      	cmp	r1, r3
 800580e:	d002      	beq.n	8005816 <__sflush_r+0x92>
 8005810:	4628      	mov	r0, r5
 8005812:	f7ff fc17 	bl	8005044 <_free_r>
 8005816:	2000      	movs	r0, #0
 8005818:	6360      	str	r0, [r4, #52]	; 0x34
 800581a:	e7c1      	b.n	80057a0 <__sflush_r+0x1c>
 800581c:	6a21      	ldr	r1, [r4, #32]
 800581e:	2301      	movs	r3, #1
 8005820:	4628      	mov	r0, r5
 8005822:	47b0      	blx	r6
 8005824:	1c41      	adds	r1, r0, #1
 8005826:	d1c7      	bne.n	80057b8 <__sflush_r+0x34>
 8005828:	682b      	ldr	r3, [r5, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0c4      	beq.n	80057b8 <__sflush_r+0x34>
 800582e:	2b1d      	cmp	r3, #29
 8005830:	d001      	beq.n	8005836 <__sflush_r+0xb2>
 8005832:	2b16      	cmp	r3, #22
 8005834:	d101      	bne.n	800583a <__sflush_r+0xb6>
 8005836:	602f      	str	r7, [r5, #0]
 8005838:	e7b1      	b.n	800579e <__sflush_r+0x1a>
 800583a:	89a3      	ldrh	r3, [r4, #12]
 800583c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005840:	81a3      	strh	r3, [r4, #12]
 8005842:	e7ad      	b.n	80057a0 <__sflush_r+0x1c>
 8005844:	690f      	ldr	r7, [r1, #16]
 8005846:	2f00      	cmp	r7, #0
 8005848:	d0a9      	beq.n	800579e <__sflush_r+0x1a>
 800584a:	0793      	lsls	r3, r2, #30
 800584c:	680e      	ldr	r6, [r1, #0]
 800584e:	bf08      	it	eq
 8005850:	694b      	ldreq	r3, [r1, #20]
 8005852:	600f      	str	r7, [r1, #0]
 8005854:	bf18      	it	ne
 8005856:	2300      	movne	r3, #0
 8005858:	eba6 0807 	sub.w	r8, r6, r7
 800585c:	608b      	str	r3, [r1, #8]
 800585e:	f1b8 0f00 	cmp.w	r8, #0
 8005862:	dd9c      	ble.n	800579e <__sflush_r+0x1a>
 8005864:	6a21      	ldr	r1, [r4, #32]
 8005866:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005868:	4643      	mov	r3, r8
 800586a:	463a      	mov	r2, r7
 800586c:	4628      	mov	r0, r5
 800586e:	47b0      	blx	r6
 8005870:	2800      	cmp	r0, #0
 8005872:	dc06      	bgt.n	8005882 <__sflush_r+0xfe>
 8005874:	89a3      	ldrh	r3, [r4, #12]
 8005876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005880:	e78e      	b.n	80057a0 <__sflush_r+0x1c>
 8005882:	4407      	add	r7, r0
 8005884:	eba8 0800 	sub.w	r8, r8, r0
 8005888:	e7e9      	b.n	800585e <__sflush_r+0xda>
 800588a:	bf00      	nop
 800588c:	20400001 	.word	0x20400001

08005890 <_fflush_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	690b      	ldr	r3, [r1, #16]
 8005894:	4605      	mov	r5, r0
 8005896:	460c      	mov	r4, r1
 8005898:	b913      	cbnz	r3, 80058a0 <_fflush_r+0x10>
 800589a:	2500      	movs	r5, #0
 800589c:	4628      	mov	r0, r5
 800589e:	bd38      	pop	{r3, r4, r5, pc}
 80058a0:	b118      	cbz	r0, 80058aa <_fflush_r+0x1a>
 80058a2:	6983      	ldr	r3, [r0, #24]
 80058a4:	b90b      	cbnz	r3, 80058aa <_fflush_r+0x1a>
 80058a6:	f7fe ff83 	bl	80047b0 <__sinit>
 80058aa:	4b14      	ldr	r3, [pc, #80]	; (80058fc <_fflush_r+0x6c>)
 80058ac:	429c      	cmp	r4, r3
 80058ae:	d11b      	bne.n	80058e8 <_fflush_r+0x58>
 80058b0:	686c      	ldr	r4, [r5, #4]
 80058b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0ef      	beq.n	800589a <_fflush_r+0xa>
 80058ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058bc:	07d0      	lsls	r0, r2, #31
 80058be:	d404      	bmi.n	80058ca <_fflush_r+0x3a>
 80058c0:	0599      	lsls	r1, r3, #22
 80058c2:	d402      	bmi.n	80058ca <_fflush_r+0x3a>
 80058c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058c6:	f7ff f816 	bl	80048f6 <__retarget_lock_acquire_recursive>
 80058ca:	4628      	mov	r0, r5
 80058cc:	4621      	mov	r1, r4
 80058ce:	f7ff ff59 	bl	8005784 <__sflush_r>
 80058d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058d4:	07da      	lsls	r2, r3, #31
 80058d6:	4605      	mov	r5, r0
 80058d8:	d4e0      	bmi.n	800589c <_fflush_r+0xc>
 80058da:	89a3      	ldrh	r3, [r4, #12]
 80058dc:	059b      	lsls	r3, r3, #22
 80058de:	d4dd      	bmi.n	800589c <_fflush_r+0xc>
 80058e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058e2:	f7ff f809 	bl	80048f8 <__retarget_lock_release_recursive>
 80058e6:	e7d9      	b.n	800589c <_fflush_r+0xc>
 80058e8:	4b05      	ldr	r3, [pc, #20]	; (8005900 <_fflush_r+0x70>)
 80058ea:	429c      	cmp	r4, r3
 80058ec:	d101      	bne.n	80058f2 <_fflush_r+0x62>
 80058ee:	68ac      	ldr	r4, [r5, #8]
 80058f0:	e7df      	b.n	80058b2 <_fflush_r+0x22>
 80058f2:	4b04      	ldr	r3, [pc, #16]	; (8005904 <_fflush_r+0x74>)
 80058f4:	429c      	cmp	r4, r3
 80058f6:	bf08      	it	eq
 80058f8:	68ec      	ldreq	r4, [r5, #12]
 80058fa:	e7da      	b.n	80058b2 <_fflush_r+0x22>
 80058fc:	08005ce4 	.word	0x08005ce4
 8005900:	08005d04 	.word	0x08005d04
 8005904:	08005cc4 	.word	0x08005cc4

08005908 <fiprintf>:
 8005908:	b40e      	push	{r1, r2, r3}
 800590a:	b503      	push	{r0, r1, lr}
 800590c:	4601      	mov	r1, r0
 800590e:	ab03      	add	r3, sp, #12
 8005910:	4805      	ldr	r0, [pc, #20]	; (8005928 <fiprintf+0x20>)
 8005912:	f853 2b04 	ldr.w	r2, [r3], #4
 8005916:	6800      	ldr	r0, [r0, #0]
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	f7ff fc67 	bl	80051ec <_vfiprintf_r>
 800591e:	b002      	add	sp, #8
 8005920:	f85d eb04 	ldr.w	lr, [sp], #4
 8005924:	b003      	add	sp, #12
 8005926:	4770      	bx	lr
 8005928:	2000006c 	.word	0x2000006c

0800592c <_lseek_r>:
 800592c:	b538      	push	{r3, r4, r5, lr}
 800592e:	4d07      	ldr	r5, [pc, #28]	; (800594c <_lseek_r+0x20>)
 8005930:	4604      	mov	r4, r0
 8005932:	4608      	mov	r0, r1
 8005934:	4611      	mov	r1, r2
 8005936:	2200      	movs	r2, #0
 8005938:	602a      	str	r2, [r5, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	f7fb fe16 	bl	800156c <_lseek>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	d102      	bne.n	800594a <_lseek_r+0x1e>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	b103      	cbz	r3, 800594a <_lseek_r+0x1e>
 8005948:	6023      	str	r3, [r4, #0]
 800594a:	bd38      	pop	{r3, r4, r5, pc}
 800594c:	20000354 	.word	0x20000354

08005950 <__swhatbuf_r>:
 8005950:	b570      	push	{r4, r5, r6, lr}
 8005952:	460e      	mov	r6, r1
 8005954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005958:	2900      	cmp	r1, #0
 800595a:	b096      	sub	sp, #88	; 0x58
 800595c:	4614      	mov	r4, r2
 800595e:	461d      	mov	r5, r3
 8005960:	da07      	bge.n	8005972 <__swhatbuf_r+0x22>
 8005962:	2300      	movs	r3, #0
 8005964:	602b      	str	r3, [r5, #0]
 8005966:	89b3      	ldrh	r3, [r6, #12]
 8005968:	061a      	lsls	r2, r3, #24
 800596a:	d410      	bmi.n	800598e <__swhatbuf_r+0x3e>
 800596c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005970:	e00e      	b.n	8005990 <__swhatbuf_r+0x40>
 8005972:	466a      	mov	r2, sp
 8005974:	f000 f894 	bl	8005aa0 <_fstat_r>
 8005978:	2800      	cmp	r0, #0
 800597a:	dbf2      	blt.n	8005962 <__swhatbuf_r+0x12>
 800597c:	9a01      	ldr	r2, [sp, #4]
 800597e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005982:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005986:	425a      	negs	r2, r3
 8005988:	415a      	adcs	r2, r3
 800598a:	602a      	str	r2, [r5, #0]
 800598c:	e7ee      	b.n	800596c <__swhatbuf_r+0x1c>
 800598e:	2340      	movs	r3, #64	; 0x40
 8005990:	2000      	movs	r0, #0
 8005992:	6023      	str	r3, [r4, #0]
 8005994:	b016      	add	sp, #88	; 0x58
 8005996:	bd70      	pop	{r4, r5, r6, pc}

08005998 <__smakebuf_r>:
 8005998:	898b      	ldrh	r3, [r1, #12]
 800599a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800599c:	079d      	lsls	r5, r3, #30
 800599e:	4606      	mov	r6, r0
 80059a0:	460c      	mov	r4, r1
 80059a2:	d507      	bpl.n	80059b4 <__smakebuf_r+0x1c>
 80059a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	6123      	str	r3, [r4, #16]
 80059ac:	2301      	movs	r3, #1
 80059ae:	6163      	str	r3, [r4, #20]
 80059b0:	b002      	add	sp, #8
 80059b2:	bd70      	pop	{r4, r5, r6, pc}
 80059b4:	ab01      	add	r3, sp, #4
 80059b6:	466a      	mov	r2, sp
 80059b8:	f7ff ffca 	bl	8005950 <__swhatbuf_r>
 80059bc:	9900      	ldr	r1, [sp, #0]
 80059be:	4605      	mov	r5, r0
 80059c0:	4630      	mov	r0, r6
 80059c2:	f7ff fb8f 	bl	80050e4 <_malloc_r>
 80059c6:	b948      	cbnz	r0, 80059dc <__smakebuf_r+0x44>
 80059c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059cc:	059a      	lsls	r2, r3, #22
 80059ce:	d4ef      	bmi.n	80059b0 <__smakebuf_r+0x18>
 80059d0:	f023 0303 	bic.w	r3, r3, #3
 80059d4:	f043 0302 	orr.w	r3, r3, #2
 80059d8:	81a3      	strh	r3, [r4, #12]
 80059da:	e7e3      	b.n	80059a4 <__smakebuf_r+0xc>
 80059dc:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <__smakebuf_r+0x7c>)
 80059de:	62b3      	str	r3, [r6, #40]	; 0x28
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	6020      	str	r0, [r4, #0]
 80059e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059e8:	81a3      	strh	r3, [r4, #12]
 80059ea:	9b00      	ldr	r3, [sp, #0]
 80059ec:	6163      	str	r3, [r4, #20]
 80059ee:	9b01      	ldr	r3, [sp, #4]
 80059f0:	6120      	str	r0, [r4, #16]
 80059f2:	b15b      	cbz	r3, 8005a0c <__smakebuf_r+0x74>
 80059f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059f8:	4630      	mov	r0, r6
 80059fa:	f000 f863 	bl	8005ac4 <_isatty_r>
 80059fe:	b128      	cbz	r0, 8005a0c <__smakebuf_r+0x74>
 8005a00:	89a3      	ldrh	r3, [r4, #12]
 8005a02:	f023 0303 	bic.w	r3, r3, #3
 8005a06:	f043 0301 	orr.w	r3, r3, #1
 8005a0a:	81a3      	strh	r3, [r4, #12]
 8005a0c:	89a0      	ldrh	r0, [r4, #12]
 8005a0e:	4305      	orrs	r5, r0
 8005a10:	81a5      	strh	r5, [r4, #12]
 8005a12:	e7cd      	b.n	80059b0 <__smakebuf_r+0x18>
 8005a14:	08004749 	.word	0x08004749

08005a18 <__ascii_mbtowc>:
 8005a18:	b082      	sub	sp, #8
 8005a1a:	b901      	cbnz	r1, 8005a1e <__ascii_mbtowc+0x6>
 8005a1c:	a901      	add	r1, sp, #4
 8005a1e:	b142      	cbz	r2, 8005a32 <__ascii_mbtowc+0x1a>
 8005a20:	b14b      	cbz	r3, 8005a36 <__ascii_mbtowc+0x1e>
 8005a22:	7813      	ldrb	r3, [r2, #0]
 8005a24:	600b      	str	r3, [r1, #0]
 8005a26:	7812      	ldrb	r2, [r2, #0]
 8005a28:	1e10      	subs	r0, r2, #0
 8005a2a:	bf18      	it	ne
 8005a2c:	2001      	movne	r0, #1
 8005a2e:	b002      	add	sp, #8
 8005a30:	4770      	bx	lr
 8005a32:	4610      	mov	r0, r2
 8005a34:	e7fb      	b.n	8005a2e <__ascii_mbtowc+0x16>
 8005a36:	f06f 0001 	mvn.w	r0, #1
 8005a3a:	e7f8      	b.n	8005a2e <__ascii_mbtowc+0x16>

08005a3c <__malloc_lock>:
 8005a3c:	4801      	ldr	r0, [pc, #4]	; (8005a44 <__malloc_lock+0x8>)
 8005a3e:	f7fe bf5a 	b.w	80048f6 <__retarget_lock_acquire_recursive>
 8005a42:	bf00      	nop
 8005a44:	2000034c 	.word	0x2000034c

08005a48 <__malloc_unlock>:
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <__malloc_unlock+0x8>)
 8005a4a:	f7fe bf55 	b.w	80048f8 <__retarget_lock_release_recursive>
 8005a4e:	bf00      	nop
 8005a50:	2000034c 	.word	0x2000034c

08005a54 <_read_r>:
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	4d07      	ldr	r5, [pc, #28]	; (8005a74 <_read_r+0x20>)
 8005a58:	4604      	mov	r4, r0
 8005a5a:	4608      	mov	r0, r1
 8005a5c:	4611      	mov	r1, r2
 8005a5e:	2200      	movs	r2, #0
 8005a60:	602a      	str	r2, [r5, #0]
 8005a62:	461a      	mov	r2, r3
 8005a64:	f7fb fd68 	bl	8001538 <_read>
 8005a68:	1c43      	adds	r3, r0, #1
 8005a6a:	d102      	bne.n	8005a72 <_read_r+0x1e>
 8005a6c:	682b      	ldr	r3, [r5, #0]
 8005a6e:	b103      	cbz	r3, 8005a72 <_read_r+0x1e>
 8005a70:	6023      	str	r3, [r4, #0]
 8005a72:	bd38      	pop	{r3, r4, r5, pc}
 8005a74:	20000354 	.word	0x20000354

08005a78 <__ascii_wctomb>:
 8005a78:	b149      	cbz	r1, 8005a8e <__ascii_wctomb+0x16>
 8005a7a:	2aff      	cmp	r2, #255	; 0xff
 8005a7c:	bf85      	ittet	hi
 8005a7e:	238a      	movhi	r3, #138	; 0x8a
 8005a80:	6003      	strhi	r3, [r0, #0]
 8005a82:	700a      	strbls	r2, [r1, #0]
 8005a84:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005a88:	bf98      	it	ls
 8005a8a:	2001      	movls	r0, #1
 8005a8c:	4770      	bx	lr
 8005a8e:	4608      	mov	r0, r1
 8005a90:	4770      	bx	lr

08005a92 <abort>:
 8005a92:	b508      	push	{r3, lr}
 8005a94:	2006      	movs	r0, #6
 8005a96:	f000 f84d 	bl	8005b34 <raise>
 8005a9a:	2001      	movs	r0, #1
 8005a9c:	f7fb fd46 	bl	800152c <_exit>

08005aa0 <_fstat_r>:
 8005aa0:	b538      	push	{r3, r4, r5, lr}
 8005aa2:	4d07      	ldr	r5, [pc, #28]	; (8005ac0 <_fstat_r+0x20>)
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	4608      	mov	r0, r1
 8005aaa:	4611      	mov	r1, r2
 8005aac:	602b      	str	r3, [r5, #0]
 8005aae:	f7fb fd56 	bl	800155e <_fstat>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	d102      	bne.n	8005abc <_fstat_r+0x1c>
 8005ab6:	682b      	ldr	r3, [r5, #0]
 8005ab8:	b103      	cbz	r3, 8005abc <_fstat_r+0x1c>
 8005aba:	6023      	str	r3, [r4, #0]
 8005abc:	bd38      	pop	{r3, r4, r5, pc}
 8005abe:	bf00      	nop
 8005ac0:	20000354 	.word	0x20000354

08005ac4 <_isatty_r>:
 8005ac4:	b538      	push	{r3, r4, r5, lr}
 8005ac6:	4d06      	ldr	r5, [pc, #24]	; (8005ae0 <_isatty_r+0x1c>)
 8005ac8:	2300      	movs	r3, #0
 8005aca:	4604      	mov	r4, r0
 8005acc:	4608      	mov	r0, r1
 8005ace:	602b      	str	r3, [r5, #0]
 8005ad0:	f7fb fd4a 	bl	8001568 <_isatty>
 8005ad4:	1c43      	adds	r3, r0, #1
 8005ad6:	d102      	bne.n	8005ade <_isatty_r+0x1a>
 8005ad8:	682b      	ldr	r3, [r5, #0]
 8005ada:	b103      	cbz	r3, 8005ade <_isatty_r+0x1a>
 8005adc:	6023      	str	r3, [r4, #0]
 8005ade:	bd38      	pop	{r3, r4, r5, pc}
 8005ae0:	20000354 	.word	0x20000354

08005ae4 <_raise_r>:
 8005ae4:	291f      	cmp	r1, #31
 8005ae6:	b538      	push	{r3, r4, r5, lr}
 8005ae8:	4604      	mov	r4, r0
 8005aea:	460d      	mov	r5, r1
 8005aec:	d904      	bls.n	8005af8 <_raise_r+0x14>
 8005aee:	2316      	movs	r3, #22
 8005af0:	6003      	str	r3, [r0, #0]
 8005af2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005afa:	b112      	cbz	r2, 8005b02 <_raise_r+0x1e>
 8005afc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b00:	b94b      	cbnz	r3, 8005b16 <_raise_r+0x32>
 8005b02:	4620      	mov	r0, r4
 8005b04:	f000 f830 	bl	8005b68 <_getpid_r>
 8005b08:	462a      	mov	r2, r5
 8005b0a:	4601      	mov	r1, r0
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b12:	f000 b817 	b.w	8005b44 <_kill_r>
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d00a      	beq.n	8005b30 <_raise_r+0x4c>
 8005b1a:	1c59      	adds	r1, r3, #1
 8005b1c:	d103      	bne.n	8005b26 <_raise_r+0x42>
 8005b1e:	2316      	movs	r3, #22
 8005b20:	6003      	str	r3, [r0, #0]
 8005b22:	2001      	movs	r0, #1
 8005b24:	e7e7      	b.n	8005af6 <_raise_r+0x12>
 8005b26:	2400      	movs	r4, #0
 8005b28:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	4798      	blx	r3
 8005b30:	2000      	movs	r0, #0
 8005b32:	e7e0      	b.n	8005af6 <_raise_r+0x12>

08005b34 <raise>:
 8005b34:	4b02      	ldr	r3, [pc, #8]	; (8005b40 <raise+0xc>)
 8005b36:	4601      	mov	r1, r0
 8005b38:	6818      	ldr	r0, [r3, #0]
 8005b3a:	f7ff bfd3 	b.w	8005ae4 <_raise_r>
 8005b3e:	bf00      	nop
 8005b40:	2000006c 	.word	0x2000006c

08005b44 <_kill_r>:
 8005b44:	b538      	push	{r3, r4, r5, lr}
 8005b46:	4d07      	ldr	r5, [pc, #28]	; (8005b64 <_kill_r+0x20>)
 8005b48:	2300      	movs	r3, #0
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	4608      	mov	r0, r1
 8005b4e:	4611      	mov	r1, r2
 8005b50:	602b      	str	r3, [r5, #0]
 8005b52:	f7fb fce3 	bl	800151c <_kill>
 8005b56:	1c43      	adds	r3, r0, #1
 8005b58:	d102      	bne.n	8005b60 <_kill_r+0x1c>
 8005b5a:	682b      	ldr	r3, [r5, #0]
 8005b5c:	b103      	cbz	r3, 8005b60 <_kill_r+0x1c>
 8005b5e:	6023      	str	r3, [r4, #0]
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
 8005b62:	bf00      	nop
 8005b64:	20000354 	.word	0x20000354

08005b68 <_getpid_r>:
 8005b68:	f7fb bcd6 	b.w	8001518 <_getpid>

08005b6c <_init>:
 8005b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6e:	bf00      	nop
 8005b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b72:	bc08      	pop	{r3}
 8005b74:	469e      	mov	lr, r3
 8005b76:	4770      	bx	lr

08005b78 <_fini>:
 8005b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7a:	bf00      	nop
 8005b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7e:	bc08      	pop	{r3}
 8005b80:	469e      	mov	lr, r3
 8005b82:	4770      	bx	lr
