

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Thu Apr 11 22:31:21 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    33.093|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_289  |k2c_dot  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + k2c_dense_label0  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1          |    ?|    ?|         2|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      2|      -|     -|
|Expression       |        -|     11|      0|  1118|
|FIFO             |        -|      -|      -|     -|
|Instance         |        0|     23|   8643|  7622|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   368|
|Register         |        -|      -|   1250|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|     36|   9893|  9108|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     90|     61|   113|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |face_classifier_cbkb_U108  |face_classifier_cbkb  |        0|      2|   177|   385|
    |face_classifier_ccud_U109  |face_classifier_ccud  |        0|      3|   128|   320|
    |grp_k2c_dot_fu_289         |k2c_dot               |        0|     18|  8338|  6917|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        0|     23|  8643|  7622|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |face_classifier_cg8j_U111  |face_classifier_cg8j  |    i0 * i1   |
    |face_classifier_chbi_U110  |face_classifier_chbi  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_484_p2                |     *    |     10|  0|   46|          64|          64|
    |tmp_38_fu_519_p2               |     *    |      1|  0|   12|          20|          20|
    |i_40_fu_452_p2                 |     +    |      0|  0|   71|          64|          64|
    |i_s_fu_392_p2                  |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_372_p2  |     +    |      0|  0|  135|         128|           1|
    |j_14_fu_431_p2                 |     +    |      0|  0|   71|           1|          64|
    |j_1_fu_534_p2                  |     +    |      0|  0|   71|          64|           1|
    |k_4_fu_495_p2                  |     +    |      0|  0|   71|          64|           1|
    |tmp_37_fu_509_p2               |     +    |      0|  0|   20|          13|          13|
    |tmp_39_fu_524_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_i_40_fu_441_p2             |     +    |      0|  0|   20|          13|          13|
    |tmp_s_fu_334_p2                |     +    |      0|  0|   71|           2|          64|
    |exitcond16_fu_378_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_367_p2     |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_490_p2             |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_i_fu_426_p2           |   icmp   |      0|  0|   29|          64|          64|
    |icmp_fu_356_p2                 |   icmp   |      0|  0|   29|          63|           1|
    |tmp_fu_328_p2                  |   icmp   |      0|  0|   29|          64|           2|
    |tmp_i_fu_362_p2                |   icmp   |      0|  0|   29|          64|          64|
    |j_mid2_fu_383_p3               |  select  |      0|  0|   64|           1|           1|
    |outrowidx_mid2_v_v_fu_398_p3   |  select  |      0|  0|   64|           1|          64|
    |outrows2_fu_457_p3             |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    8|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |     11|  0| 1118|         971|         908|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |bias_array_address0      |  15|          3|   12|         36|
    |grp_fu_313_p0            |  15|          3|   32|         96|
    |grp_fu_313_p1            |  15|          3|   32|         96|
    |i_i_reg_211              |   9|          2|   64|        128|
    |i_reg_234                |   9|          2|   64|        128|
    |indvar_flatten_reg_223   |   9|          2|  128|        256|
    |input_array_address0     |  15|          3|   12|         36|
    |input_array_ce0          |  15|          3|    1|          3|
    |input_shape_address0     |  15|          3|    3|          9|
    |input_shape_ce0          |  15|          3|    1|          3|
    |j_i_reg_256              |   9|          2|   64|        128|
    |j_reg_245                |   9|          2|   64|        128|
    |k_reg_278                |   9|          2|   64|        128|
    |kernel_array_address0    |  15|          3|   19|         57|
    |kernel_array_ce0         |  15|          3|    1|          3|
    |kernel_shape_address0    |  15|          3|    3|          9|
    |kernel_shape_ce0         |  15|          3|    1|          3|
    |output_array_address0    |  27|          5|   12|         60|
    |output_array_ce0         |  15|          3|    1|          3|
    |output_array_d0          |  21|          4|   32|        128|
    |output_array_we0         |  15|          3|    1|          3|
    |tmp_36_reg_268           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 368|         75|  645|       1518|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |bound_reg_701                    |  128|   0|  128|          0|
    |exitcond_reg_711                 |    1|   0|    1|          0|
    |grp_k2c_dot_fu_289_ap_start_reg  |    1|   0|    1|          0|
    |i_i_reg_211                      |   64|   0|   64|          0|
    |i_reg_234                        |   64|   0|   64|          0|
    |icmp_reg_592                     |    1|   0|    1|          0|
    |indvar_flatten_next_reg_618      |  128|   0|  128|          0|
    |indvar_flatten_reg_223           |  128|   0|  128|          0|
    |innerdim_reg_691                 |   64|   0|   64|          0|
    |inneridx_mid2_reg_633            |   13|   0|   13|          0|
    |j_14_reg_656                     |   64|   0|   64|          0|
    |j_i_reg_256                      |   64|   0|   64|          0|
    |j_mid2_reg_623                   |   64|   0|   64|          0|
    |j_reg_245                        |   64|   0|   64|          0|
    |k_reg_278                        |   64|   0|   64|          0|
    |outcols_reg_676                  |   64|   0|   64|          0|
    |output_array_addr_1_reg_666      |   12|   0|   12|          0|
    |output_array_addr_reg_648        |   12|   0|   12|          0|
    |outrowidx_mid2_v_v_reg_628       |   64|   0|   64|          0|
    |tmp_36_reg_268                   |   32|   0|   32|          0|
    |tmp_62_reg_681                   |   20|   0|   20|          0|
    |tmp_63_reg_686                   |   13|   0|   13|          0|
    |tmp_64_reg_696                   |   13|   0|   13|          0|
    |tmp_65_reg_587                   |   12|   0|   12|          0|
    |tmp_67_reg_638                   |   20|   0|   20|          0|
    |tmp_reg_578                      |    1|   0|    1|          0|
    |tmp_s_reg_582                    |   64|   0|   64|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1250|   0| 1250|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    k2c_dense.1    | return value |
|output_array_address0  | out |   12|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   12|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   19|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_address1  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce1       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q1        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   12|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
|fwork_address0         | out |   11|  ap_memory |       fwork       |     array    |
|fwork_ce0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_we0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_d0               | out |   32|  ap_memory |       fwork       |     array    |
|fwork_q0               |  in |   32|  ap_memory |       fwork       |     array    |
|fwork_address1         | out |   11|  ap_memory |       fwork       |     array    |
|fwork_ce1              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_q1               |  in |   32|  ap_memory |       fwork       |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (!tmp & tmp_i)
	7  / (tmp & !exitcond_flatten)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond)
	9  / (!exitcond)
9 --> 
	8  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 11 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 12 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 13 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 14 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 15 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 16 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.83ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 17 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.56ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:56]   --->   Operation 19 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %input_numel_read_1 to i12" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 20 'trunc' 'tmp_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_65, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 21 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_61 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 22 'partselect' 'tmp_61' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.83ns)   --->   "%icmp = icmp ne i63 %tmp_61, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 23 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 24 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 25 'load' 'outrows' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 26 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 27 'load' 'outcols' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 28 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 29 'load' 'innerdim' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_65, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 12.1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %5 ], [ %i_40, %8 ]"   --->   Operation 32 'phi' 'i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.83ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 33 'icmp' 'tmp_i' <Predicate = (!tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.loopexit.loopexit" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 35 'br' <Predicate = (!tmp & tmp_i)> <Delay = 1.66>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (!tmp & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 38 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_1, %4 ]"   --->   Operation 39 'phi' 'j' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.42ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 40 'icmp' 'exitcond_flatten' <Predicate = (tmp)> <Delay = 3.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (5.39ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 41 'add' 'indvar_flatten_next' <Predicate = (tmp)> <Delay = 5.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit15, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.83ns)   --->   "%exitcond16 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 43 'icmp' 'exitcond16' <Predicate = (tmp & !exitcond_flatten)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond16, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 44 'select' 'j_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (3.56ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 45 'add' 'i_s' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.37ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond16, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 46 'select' 'outrowidx_mid2_v_v' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 47 'trunc' 'tmp_66' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.36ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_63, %tmp_66" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 48 'mul' 'outrowidx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (7.18ns)   --->   "%inneridx_mid2 = mul i13 %tmp_64, %tmp_66" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 49 'mul' 'inneridx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 50 'trunc' 'tmp_67' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 51 'trunc' 'tmp_68' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 52 'getelementptr' 'bias_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 53 'load' 'bias_array_load' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 54 [1/1] (3.82ns)   --->   "%tmp_35 = add i13 %tmp_68, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 54 'add' 'tmp_35' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i13 %tmp_35 to i64" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 55 'zext' 'tmp_42_cast' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_42_cast" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 56 'getelementptr' 'output_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (tmp & exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 58 'ret' <Predicate = (!tmp & !tmp_i) | (tmp & exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j_14, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 59 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %j_i to i13" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 60 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.83ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 61 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (3.56ns)   --->   "%j_14 = add i64 1, %j_i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 62 'add' 'j_14' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %8, label %7" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bias_array_addr_1 = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_i" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 64 'getelementptr' 'bias_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 65 'load' 'bias_array_load_1' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %i_i to i13" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 66 'trunc' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.13ns)   --->   "%tmp_i_40 = add i13 %tmp_72, %tmp_69" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 67 'add' 'tmp_i_40' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i13 %tmp_i_40 to i64" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 68 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 69 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 70 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 71 [1/1] (3.56ns)   --->   "%i_40 = add i64 %i_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 71 'add' 'i_40' <Predicate = (exitcond_i)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 72 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 33.0>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 73 'load' 'bias_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 74 'load' 'output_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 75 [1/1] (26.5ns)   --->   "%tmp_51_i = fadd float %output_array_load, %bias_array_load_1" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 75 'fadd' 'tmp_51_i' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (3.25ns)   --->   "store float %tmp_51_i, float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 76 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 15.8>
ST_6 : Operation 78 [1/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 78 'load' 'outrows' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 79 [1/1] (1.37ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 79 'select' 'outrows2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 80 'load' 'outcols' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 81 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 82 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 83 'load' 'innerdim' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 84 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 85 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 86 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (12.3ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 87 'mul' 'bound' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.66ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 3> <Delay = 6.51>
ST_7 : Operation 89 [1/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 89 'load' 'bias_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 90 [1/1] (3.25ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 91 [1/1] (1.66ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 4> <Delay = 11.3>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_36 = phi float [ %bias_array_load, %.reset ], [ %tmp_41, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 92 'phi' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 93 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 94 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (3.56ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 95 'add' 'k_4' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 97 'trunc' 'tmp_70' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 98 'trunc' 'tmp_71' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.13ns)   --->   "%tmp_37 = add i13 %tmp_71, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 99 'add' 'tmp_37' <Predicate = (!exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %tmp_37 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 100 'zext' 'tmp_44_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_44_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 101 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 102 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 103 [1/1] (5.85ns)   --->   "%tmp_38 = mul i20 %tmp_62, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 103 'mul' 'tmp_38' <Predicate = (!exitcond)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.28ns)   --->   "%tmp_39 = add i20 %tmp_38, %tmp_67" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 104 'add' 'tmp_39' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i20 %tmp_39 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 105 'zext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_46_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 106 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 107 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 9 <SV = 5> <Delay = 33.0>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str17) nounwind" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 108 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str17)" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 109 'specregionbegin' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 110 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 111 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 112 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_40 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 113 'fmul' 'tmp_40' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (26.5ns) (out node of the LUT)   --->   "%tmp_41 = fadd float %tmp_36, %tmp_40" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 114 'fadd' 'tmp_41' <Predicate = (!exitcond)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (3.25ns)   --->   "store float %tmp_41, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 115 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str17, i32 %tmp_24)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 116 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 117 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.56>
ST_10 : Operation 118 [1/1] (3.56ns)   --->   "%j_1 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 118 'add' 'j_1' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1   (read           ) [ 00111111111]
kernel_numel_read_1 (read           ) [ 00100000000]
kernel_ndim_read_1  (read           ) [ 00100000000]
input_numel_read_1  (read           ) [ 00000000000]
input_ndim_read_1   (read           ) [ 00100000000]
output_numel_read_1 (read           ) [ 00111111111]
tmp                 (icmp           ) [ 01111111111]
StgValue_18         (br             ) [ 00000000000]
tmp_s               (add            ) [ 00100000000]
tmp_65              (trunc          ) [ 00100000000]
tmp_61              (partselect     ) [ 00000000000]
icmp                (icmp           ) [ 00000010000]
input_shape_addr    (getelementptr  ) [ 00000010000]
kernel_shape_addr   (getelementptr  ) [ 00000010000]
kernel_shape_addr_1 (getelementptr  ) [ 00000010000]
StgValue_30         (call           ) [ 00000000000]
StgValue_31         (br             ) [ 00111101111]
i_i                 (phi            ) [ 00011101111]
tmp_i               (icmp           ) [ 00011101111]
StgValue_34         (br             ) [ 00000000000]
StgValue_35         (br             ) [ 00011101111]
StgValue_36         (br             ) [ 00000000000]
indvar_flatten      (phi            ) [ 00010000000]
i                   (phi            ) [ 00010000000]
j                   (phi            ) [ 00010000000]
exitcond_flatten    (icmp           ) [ 00011101111]
indvar_flatten_next (add            ) [ 00011111111]
StgValue_42         (br             ) [ 00000000000]
exitcond16          (icmp           ) [ 00000000000]
j_mid2              (select         ) [ 00000001111]
i_s                 (add            ) [ 00000000000]
outrowidx_mid2_v_v  (select         ) [ 00011111111]
tmp_66              (trunc          ) [ 00000000000]
outrowidx_mid2      (mul            ) [ 00000000000]
inneridx_mid2       (mul            ) [ 00000001110]
tmp_67              (trunc          ) [ 00000001110]
tmp_68              (trunc          ) [ 00000000000]
bias_array_addr     (getelementptr  ) [ 00000001000]
tmp_35              (add            ) [ 00000000000]
tmp_42_cast         (zext           ) [ 00000000000]
output_array_addr   (getelementptr  ) [ 00000001110]
StgValue_57         (br             ) [ 00000000000]
StgValue_58         (ret            ) [ 00000000000]
j_i                 (phi            ) [ 00001000000]
tmp_69              (trunc          ) [ 00000000000]
exitcond_i          (icmp           ) [ 00011101111]
j_14                (add            ) [ 00011101111]
StgValue_63         (br             ) [ 00000000000]
bias_array_addr_1   (getelementptr  ) [ 00000100000]
tmp_72              (trunc          ) [ 00000000000]
tmp_i_40            (add            ) [ 00000000000]
tmp_i_cast          (zext           ) [ 00000000000]
output_array_addr_1 (getelementptr  ) [ 00000100000]
i_40                (add            ) [ 00111101111]
StgValue_72         (br             ) [ 00111101111]
bias_array_load_1   (load           ) [ 00000000000]
output_array_load   (load           ) [ 00000000000]
tmp_51_i            (fadd           ) [ 00000000000]
StgValue_76         (store          ) [ 00000000000]
StgValue_77         (br             ) [ 00011101111]
outrows             (load           ) [ 00000000000]
outrows2            (select         ) [ 00000000000]
outcols             (load           ) [ 00011101111]
tmp_62              (trunc          ) [ 00011101111]
tmp_63              (trunc          ) [ 00011101111]
innerdim            (load           ) [ 00011101111]
tmp_64              (trunc          ) [ 00011101111]
cast                (zext           ) [ 00000000000]
cast1               (zext           ) [ 00000000000]
bound               (mul            ) [ 00011101111]
StgValue_88         (br             ) [ 00011111111]
bias_array_load     (load           ) [ 00011101111]
StgValue_90         (store          ) [ 00000000000]
StgValue_91         (br             ) [ 00011101111]
tmp_36              (phi            ) [ 00000000110]
k                   (phi            ) [ 00000000100]
exitcond            (icmp           ) [ 00011101111]
k_4                 (add            ) [ 00011101111]
StgValue_96         (br             ) [ 00000000000]
tmp_70              (trunc          ) [ 00000000000]
tmp_71              (trunc          ) [ 00000000000]
tmp_37              (add            ) [ 00000000000]
tmp_44_cast         (zext           ) [ 00000000000]
input_array_addr    (getelementptr  ) [ 00000000110]
tmp_38              (mul            ) [ 00000000000]
tmp_39              (add            ) [ 00000000000]
tmp_46_cast         (zext           ) [ 00000000000]
kernel_array_addr   (getelementptr  ) [ 00000000110]
StgValue_108        (specloopname   ) [ 00000000000]
tmp_24              (specregionbegin) [ 00000000000]
StgValue_110        (specpipeline   ) [ 00000000000]
input_array_load    (load           ) [ 00000000000]
kernel_array_load   (load           ) [ 00000000000]
tmp_40              (fmul           ) [ 00000000000]
tmp_41              (fadd           ) [ 00011101111]
StgValue_115        (store          ) [ 00000000000]
empty               (specregionend  ) [ 00000000000]
StgValue_117        (br             ) [ 00011101111]
j_1                 (add            ) [ 00011111111]
StgValue_119        (br             ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="bias_numel_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kernel_numel_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_ndim_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_numel_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_ndim_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_numel_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_shape_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_shape_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
<pin id="141" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_shape_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bias_array_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/3 bias_array_load_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_array_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bias_array_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="64" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr_1/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="output_array_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="13" slack="0"/>
<pin id="175" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/4 StgValue_76/5 StgValue_90/7 StgValue_115/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_array_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_array_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="20" slack="0"/>
<pin id="202" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="19" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/8 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="1"/>
<pin id="225" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="128" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="64" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="j_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="j_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_i_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_36_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_36_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="k_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="64" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_k2c_dot_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="0" index="3" bw="64" slack="0"/>
<pin id="294" dir="0" index="4" bw="12" slack="0"/>
<pin id="295" dir="0" index="5" bw="64" slack="0"/>
<pin id="296" dir="0" index="6" bw="32" slack="0"/>
<pin id="297" dir="0" index="7" bw="64" slack="0"/>
<pin id="298" dir="0" index="8" bw="64" slack="0"/>
<pin id="299" dir="0" index="9" bw="64" slack="0"/>
<pin id="300" dir="0" index="10" bw="64" slack="0"/>
<pin id="301" dir="0" index="11" bw="32" slack="0"/>
<pin id="302" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_51_i/5 tmp_41/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_40_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_65_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_61_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="63" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="63" slack="0"/>
<pin id="358" dir="0" index="1" bw="63" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="2"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_flatten_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="0" index="1" bw="128" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="indvar_flatten_next_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exitcond16_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_mid2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="64" slack="0"/>
<pin id="387" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="outrowidx_mid2_v_v_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="64" slack="0"/>
<pin id="402" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_66_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_67_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_68_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_42_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_69_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="3"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="j_14_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_14/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_72_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_i_40_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="0"/>
<pin id="443" dir="0" index="1" bw="13" slack="0"/>
<pin id="444" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_40/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_i_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_40_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="0" index="1" bw="64" slack="3"/>
<pin id="455" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_40/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="outrows2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_62_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_63_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_64_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="cast1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="bound_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="3"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="k_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_70_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_71_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_37_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="0" index="1" bw="13" slack="2"/>
<pin id="512" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_44_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_38_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="20" slack="3"/>
<pin id="521" dir="0" index="1" bw="20" slack="0"/>
<pin id="522" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_39_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="20" slack="0"/>
<pin id="526" dir="0" index="1" bw="20" slack="2"/>
<pin id="527" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_46_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="20" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="j_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="3"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="539" class="1007" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="13" slack="1"/>
<pin id="541" dir="0" index="1" bw="13" slack="0"/>
<pin id="542" dir="0" index="2" bw="13" slack="0"/>
<pin id="543" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/3 tmp_35/3 "/>
</bind>
</comp>

<comp id="547" class="1007" name="inneridx_mid2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="1"/>
<pin id="549" dir="0" index="1" bw="13" slack="0"/>
<pin id="550" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="bias_numel_read_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="3"/>
<pin id="554" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="kernel_numel_read_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="kernel_ndim_read_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="input_ndim_read_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="output_numel_read_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="2"/>
<pin id="575" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="2"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_s_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_65_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="1"/>
<pin id="589" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="597" class="1005" name="input_shape_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="1"/>
<pin id="599" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="kernel_shape_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="kernel_shape_addr_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="indvar_flatten_next_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="128" slack="0"/>
<pin id="620" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="623" class="1005" name="j_mid2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="3"/>
<pin id="625" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="outrowidx_mid2_v_v_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="633" class="1005" name="inneridx_mid2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="13" slack="2"/>
<pin id="635" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_67_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="20" slack="2"/>
<pin id="640" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="643" class="1005" name="bias_array_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="1"/>
<pin id="645" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="output_array_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="1"/>
<pin id="650" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_14_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_14 "/>
</bind>
</comp>

<comp id="661" class="1005" name="bias_array_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="1"/>
<pin id="663" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="output_array_addr_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="1"/>
<pin id="668" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="i_40_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="676" class="1005" name="outcols_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_62_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="20" slack="3"/>
<pin id="683" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_63_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="1"/>
<pin id="688" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="691" class="1005" name="innerdim_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="3"/>
<pin id="693" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_64_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="1"/>
<pin id="698" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="701" class="1005" name="bound_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="128" slack="1"/>
<pin id="703" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="706" class="1005" name="bias_array_load_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="711" class="1005" name="exitcond_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="715" class="1005" name="k_4_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="input_array_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="1"/>
<pin id="722" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="kernel_array_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="19" slack="1"/>
<pin id="727" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_41_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="735" class="1005" name="j_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="150" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="277"><net_src comp="271" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="306"><net_src comp="90" pin="2"/><net_sink comp="289" pin=3"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="289" pin=6"/></net>

<net id="309"><net_src comp="78" pin="2"/><net_sink comp="289" pin=7"/></net>

<net id="310"><net_src comp="72" pin="2"/><net_sink comp="289" pin=8"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="289" pin=9"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="289" pin=11"/></net>

<net id="317"><net_src comp="178" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="150" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="320"><net_src comp="268" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="192" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="205" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="332"><net_src comp="90" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="90" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="289" pin=10"/></net>

<net id="344"><net_src comp="84" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="289" pin=4"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="90" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="215" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="227" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="227" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="249" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="249" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="383" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="238" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="378" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="238" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="383" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="383" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="425"><net_src comp="260" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="260" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="260" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="211" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="422" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="456"><net_src comp="211" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="110" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="124" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="124" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="124" pin="7"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="457" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="124" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="282" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="282" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="282" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="282" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="523"><net_src comp="501" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="406" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="414" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="546"><net_src comp="539" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="551"><net_src comp="406" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="66" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="561"><net_src comp="72" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="289" pin=8"/></net>

<net id="566"><net_src comp="78" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="289" pin=7"/></net>

<net id="571"><net_src comp="90" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="289" pin=3"/></net>

<net id="576"><net_src comp="96" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="581"><net_src comp="328" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="334" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="289" pin=10"/></net>

<net id="590"><net_src comp="341" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="289" pin=4"/></net>

<net id="595"><net_src comp="356" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="600"><net_src comp="102" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="605"><net_src comp="116" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="610"><net_src comp="130" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="621"><net_src comp="372" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="626"><net_src comp="383" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="631"><net_src comp="398" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="636"><net_src comp="547" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="641"><net_src comp="410" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="646"><net_src comp="143" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="651"><net_src comp="156" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="659"><net_src comp="431" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="664"><net_src comp="163" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="669"><net_src comp="171" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="674"><net_src comp="452" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="679"><net_src comp="124" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="684"><net_src comp="464" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="689"><net_src comp="468" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="694"><net_src comp="124" pin="7"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="699"><net_src comp="472" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="704"><net_src comp="484" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="709"><net_src comp="150" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="714"><net_src comp="490" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="495" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="723"><net_src comp="185" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="728"><net_src comp="198" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="733"><net_src comp="313" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="738"><net_src comp="534" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 5 7 9 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.1 : output_array | {4 5 }
	Port: k2c_dense.1 : output_numel_read | {1 }
	Port: k2c_dense.1 : input_array | {1 2 8 9 }
	Port: k2c_dense.1 : input_ndim_read | {1 }
	Port: k2c_dense.1 : input_numel_read | {1 }
	Port: k2c_dense.1 : input_shape | {1 2 6 }
	Port: k2c_dense.1 : kernel_array | {1 2 8 9 }
	Port: k2c_dense.1 : kernel_ndim_read | {1 }
	Port: k2c_dense.1 : kernel_numel_read | {1 }
	Port: k2c_dense.1 : kernel_shape | {1 2 6 }
	Port: k2c_dense.1 : bias_array | {3 4 5 7 }
	Port: k2c_dense.1 : bias_numel_read | {1 }
	Port: k2c_dense.1 : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_18 : 1
		StgValue_21 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_34 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_42 : 2
		exitcond16 : 1
		j_mid2 : 2
		i_s : 1
		outrowidx_mid2_v_v : 2
		tmp_66 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_67 : 3
		tmp_68 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_35 : 5
		tmp_42_cast : 6
		output_array_addr : 7
	State 4
		tmp_69 : 1
		exitcond_i : 1
		j_14 : 1
		StgValue_63 : 2
		bias_array_addr_1 : 1
		bias_array_load_1 : 2
		tmp_i_40 : 2
		tmp_i_cast : 3
		output_array_addr_1 : 4
		output_array_load : 5
	State 5
		tmp_51_i : 1
		StgValue_76 : 2
	State 6
		outrows2 : 1
		tmp_62 : 1
		tmp_63 : 1
		tmp_64 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 7
		StgValue_90 : 1
	State 8
		exitcond : 1
		k_4 : 1
		StgValue_96 : 2
		tmp_70 : 1
		tmp_71 : 1
		tmp_37 : 2
		tmp_44_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_38 : 2
		tmp_39 : 3
		tmp_46_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 9
		tmp_40 : 1
		tmp_41 : 2
		StgValue_115 : 3
		empty : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_fu_289       |    0    |    18   |  46.002 |   9673  |   5612  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_334          |    0    |    0    |    0    |    0    |    71   |
|          |   indvar_flatten_next_fu_372   |    0    |    0    |    0    |    0    |   135   |
|          |           i_s_fu_392           |    0    |    0    |    0    |    0    |    71   |
|          |           j_14_fu_431          |    0    |    0    |    0    |    0    |    71   |
|    add   |         tmp_i_40_fu_441        |    0    |    0    |    0    |    0    |    20   |
|          |           i_40_fu_452          |    0    |    0    |    0    |    0    |    71   |
|          |           k_4_fu_495           |    0    |    0    |    0    |    0    |    71   |
|          |          tmp_37_fu_509         |    0    |    0    |    0    |    0    |    20   |
|          |          tmp_39_fu_524         |    0    |    0    |    0    |    0    |    27   |
|          |           j_1_fu_534           |    0    |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_313           |    0    |    2    |    0    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fmul   |          tmp_40_fu_321         |    0    |    3    |    0    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_328           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_356          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_362          |    0    |    0    |    0    |    0    |    29   |
|   icmp   |     exitcond_flatten_fu_367    |    0    |    0    |    0    |    0    |    50   |
|          |        exitcond16_fu_378       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_426       |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_490        |    0    |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          j_mid2_fu_383         |    0    |    0    |    0    |    0    |    64   |
|  select  |    outrowidx_mid2_v_v_fu_398   |    0    |    0    |    0    |    0    |    64   |
|          |         outrows2_fu_457        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          bound_fu_484          |    0    |    10   |    0    |    0    |    46   |
|    mul   |          tmp_38_fu_519         |    0    |    1    |    0    |    0    |    12   |
|          |      inneridx_mid2_fu_547      |    0    |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_539           |    0    |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  bias_numel_read_1_read_fu_66  |    0    |    0    |    0    |    0    |    0    |
|          | kernel_numel_read_1_read_fu_72 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_1_read_fu_84 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_1_read_fu_90  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_96 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_65_fu_341         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_66_fu_406         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_67_fu_410         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_414         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_69_fu_422         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_72_fu_437         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_62_fu_464         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_63_fu_468         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_64_fu_472         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_70_fu_501         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_71_fu_505         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_61_fu_346         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       tmp_42_cast_fu_418       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_447       |    0    |    0    |    0    |    0    |    0    |
|   zext   |           cast_fu_476          |    0    |    0    |    0    |    0    |    0    |
|          |          cast1_fu_480          |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_44_cast_fu_514       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_529       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    36   |  46.002 |   9978  |   7419  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| bias_array_addr_1_reg_661 |   12   |
|  bias_array_addr_reg_643  |   12   |
|  bias_array_load_reg_706  |   32   |
| bias_numel_read_1_reg_552 |   64   |
|       bound_reg_701       |   128  |
|      exitcond_reg_711     |    1   |
|        i_40_reg_671       |   64   |
|        i_i_reg_211        |   64   |
|         i_reg_234         |   64   |
|        icmp_reg_592       |    1   |
|indvar_flatten_next_reg_618|   128  |
|   indvar_flatten_reg_223  |   128  |
|      innerdim_reg_691     |   64   |
|   inneridx_mid2_reg_633   |   13   |
|  input_array_addr_reg_720 |   12   |
| input_ndim_read_1_reg_568 |   64   |
|  input_shape_addr_reg_597 |    3   |
|        j_14_reg_656       |   64   |
|        j_1_reg_735        |   64   |
|        j_i_reg_256        |   64   |
|       j_mid2_reg_623      |   64   |
|         j_reg_245         |   64   |
|        k_4_reg_715        |   64   |
|         k_reg_278         |   64   |
| kernel_array_addr_reg_725 |   19   |
| kernel_ndim_read_1_reg_563|   64   |
|kernel_numel_read_1_reg_558|   64   |
|kernel_shape_addr_1_reg_607|    3   |
| kernel_shape_addr_reg_602 |    3   |
|      outcols_reg_676      |   64   |
|output_array_addr_1_reg_666|   12   |
| output_array_addr_reg_648 |   12   |
|output_numel_read_1_reg_573|   64   |
| outrowidx_mid2_v_v_reg_628|   64   |
|       tmp_36_reg_268      |   32   |
|       tmp_41_reg_730      |   32   |
|       tmp_62_reg_681      |   20   |
|       tmp_63_reg_686      |   13   |
|       tmp_64_reg_696      |   13   |
|       tmp_65_reg_587      |   12   |
|       tmp_67_reg_638      |   20   |
|        tmp_reg_578        |    1   |
|       tmp_s_reg_582       |   64   |
+---------------------------+--------+
|           Total           |  1878  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_110 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_124 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_124 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_150 |  p0  |   4  |  12  |   48   ||    21   |
|  grp_access_fu_178 |  p0  |   3  |  12  |   36   ||    15   |
|  grp_access_fu_178 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_192 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_205 |  p0  |   2  |  19  |   38   ||    9    |
|     i_i_reg_211    |  p0  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_289 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_289 |  p4  |   2  |  12  |   24   ||    9    |
| grp_k2c_dot_fu_289 |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_289 |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_289 |  p10 |   2  |  64  |   128  ||    9    |
|     grp_fu_313     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_313     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1014  || 26.7583 ||   162   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   36   |   46   |  9978  |  7419  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   26   |    -   |   162  |
|  Register |    -   |    -   |    -   |  1878  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   36   |   72   |  11856 |  7581  |
+-----------+--------+--------+--------+--------+--------+
