Bitvis VIP SPI - Overview on Versions and Changes
==============================================================

v3.3.0
----------
Released: 2019-06-06
- Added optional scope to all CDMs.
- Updated documentation.

v3.2.2
----------
Released: 2018-12-03
- Updated documentation

v3.2.1
----------
Released: 2018-08-30
- Added VVC context file
- Updated documentation
- Compile script changed according to new structure
- Added support allowing the first clock edge to come at the same time or
  before chip select is enabled for SPI slave BFM.

v3.2.0
----------
Released: 2018-07-02
- Fixed bug in receive_only methods by adding parameter num_words.

v3.1.0
----------
Released: 2018-04-16
- Added inter_word_delay option in BFM configuration.
- Fixed a for multiword access of variable lengths.
- Made some changes to logging in BFM.

v3.0.0
----------
Released: 2017-10-16
- Added compile library name to compile_order.txt for use in compile_src.do
  script and GHDL compile scripts.
- Changed compile_src.do script to use compile_order.txt for compilation.
- Reduced terminal output from Modelsim when running compile script.
- Removed protocol checking from SPI slave BFM.
- Added multi-word functionality to SPI master and slave.
- Added support for selecting when to start transfer for SPI slave.
- Added support for selecting SPI master action on SS signal bewteen words in
  a multi-word transfer and when a transfer is done.
- Fixed bug that made insert_delay() override inter_bfm_delay in VVC executor.
- Updated VVC and BFM quick reference PDFs.

v2.0.3
----------
Released: 2017-06-08
- Changed variable name in compile script to fix error with Aldec Active-HDL
- Added compile order file to script folder

v2.0.2
----------
Released: 2017-04-28
- Updated formatting in documentation

v2.0.1
----------
Released: 2017-04-18
Initial release to Github

----------------------------------------------------------------------
