//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_53
.address_size 64

	// .globl	lltorque2
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.const .align 4 .f32 h_bar = 0f070C2D38;
.const .align 4 .f32 muB = 0f193362AC;
.const .align 4 .f32 gs = 0f40000000;
.global .align 1 .b8 $str[4] = {37, 115, 10, 0};

.visible .entry lltorque2(
	.param .u64 lltorque2_param_0,
	.param .u64 lltorque2_param_1,
	.param .u64 lltorque2_param_2,
	.param .u64 lltorque2_param_3,
	.param .u64 lltorque2_param_4,
	.param .u64 lltorque2_param_5,
	.param .u64 lltorque2_param_6,
	.param .u64 lltorque2_param_7,
	.param .u64 lltorque2_param_8,
	.param .u64 lltorque2_param_9,
	.param .f32 lltorque2_param_10,
	.param .u32 lltorque2_param_11,
	.param .f32 lltorque2_param_12,
	.param .f32 lltorque2_param_13,
	.param .f32 lltorque2_param_14,
	.param .f32 lltorque2_param_15,
	.param .f32 lltorque2_param_16,
	.param .f32 lltorque2_param_17
)
{
	.local .align 8 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<38>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [lltorque2_param_0];
	ld.param.u64 	%rd2, [lltorque2_param_1];
	ld.param.u64 	%rd3, [lltorque2_param_2];
	ld.param.u64 	%rd4, [lltorque2_param_3];
	ld.param.u64 	%rd5, [lltorque2_param_4];
	ld.param.u64 	%rd6, [lltorque2_param_5];
	ld.param.u64 	%rd7, [lltorque2_param_6];
	ld.param.u64 	%rd8, [lltorque2_param_7];
	ld.param.u64 	%rd9, [lltorque2_param_8];
	ld.param.u64 	%rd10, [lltorque2_param_9];
	ld.param.f32 	%f76, [lltorque2_param_10];
	ld.param.u32 	%r8, [lltorque2_param_11];
	ld.param.f32 	%f33, [lltorque2_param_14];
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r8;
	@%p1 bra 	BB0_19;

	cvta.to.global.u64 	%rd11, %rd4;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f1, [%rd13];
	cvta.to.global.u64 	%rd14, %rd5;
	add.s64 	%rd15, %rd14, %rd12;
	ld.global.nc.f32 	%f2, [%rd15];
	cvta.to.global.u64 	%rd16, %rd6;
	add.s64 	%rd17, %rd16, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	cvta.to.global.u64 	%rd18, %rd7;
	add.s64 	%rd19, %rd18, %rd12;
	cvta.to.global.u64 	%rd20, %rd8;
	add.s64 	%rd21, %rd20, %rd12;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd12;
	ld.global.nc.f32 	%f4, [%rd23];
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd21];
	add.u64 	%rd24, %SP, 0;
	add.u64 	%rd25, %SPL, 0;
	st.local.v2.f32 	[%rd25], {%f5, %f6};
	st.local.f32 	[%rd25+8], %f4;
	mov.u64 	%rd26, $str;
	cvta.global.u64 	%rd27, %rd26;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd27;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.eq.s64	%p2, %rd10, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd28, %rd10;
	add.s64 	%rd30, %rd28, %rd12;
	ld.global.nc.f32 	%f34, [%rd30];
	mul.f32 	%f76, %f34, %f76;

BB0_3:
	mul.f32 	%f36, %f3, %f6;
	mul.f32 	%f37, %f2, %f4;
	sub.f32 	%f9, %f37, %f36;
	mul.f32 	%f38, %f1, %f4;
	mul.f32 	%f39, %f3, %f5;
	sub.f32 	%f10, %f39, %f38;
	mul.f32 	%f40, %f2, %f5;
	mul.f32 	%f41, %f1, %f6;
	sub.f32 	%f11, %f41, %f40;
	fma.rn.f32 	%f42, %f76, %f76, 0f3F800000;
	mov.f32 	%f43, 0fBF800000;
	div.rn.f32 	%f12, %f43, %f42;
	mov.f32 	%f79, 0f3F800000;
	mov.u32 	%r29, 2;
	ld.const.f32 	%f78, [gs];
	bra.uni 	BB0_4;

BB0_7:
	mul.rn.f32 	%f78, %f78, %f78;

BB0_4:
	and.b32  	%r17, %r29, 1;
	setp.eq.b32	%p3, %r17, 1;
	@!%p3 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	mul.rn.f32 	%f79, %f79, %f78;

BB0_6:
	shr.u32 	%r29, %r29, 1;
	setp.eq.s32	%p4, %r29, 0;
	@%p4 bra 	BB0_8;
	bra.uni 	BB0_7;

BB0_8:
	mov.f32 	%f82, 0f3F800000;
	mov.u32 	%r30, 2;
	ld.const.f32 	%f81, [muB];
	bra.uni 	BB0_9;

BB0_12:
	mul.rn.f32 	%f81, %f81, %f81;

BB0_9:
	and.b32  	%r19, %r30, 1;
	setp.eq.b32	%p5, %r19, 1;
	@!%p5 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	mul.rn.f32 	%f82, %f82, %f81;

BB0_11:
	shr.u32 	%r30, %r30, 1;
	setp.eq.s32	%p6, %r30, 0;
	@%p6 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	mul.f32 	%f25, %f79, %f82;
	mov.f32 	%f85, 0f3F800000;
	mov.u32 	%r31, 3;
	ld.const.f32 	%f84, [h_bar];
	bra.uni 	BB0_14;

BB0_17:
	mul.rn.f32 	%f84, %f84, %f84;

BB0_14:
	and.b32  	%r21, %r31, 1;
	setp.eq.b32	%p7, %r21, 1;
	@!%p7 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_15:
	mul.rn.f32 	%f85, %f85, %f84;

BB0_16:
	shr.u32 	%r31, %r31, 1;
	setp.eq.s32	%p8, %r31, 0;
	@%p8 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_18:
	div.rn.f32 	%f46, %f25, %f85;
	mul.f32 	%f47, %f3, %f10;
	mul.f32 	%f48, %f2, %f11;
	sub.f32 	%f49, %f48, %f47;
	mul.f32 	%f50, %f1, %f11;
	mul.f32 	%f51, %f3, %f9;
	sub.f32 	%f52, %f51, %f50;
	mul.f32 	%f53, %f2, %f9;
	mul.f32 	%f54, %f1, %f10;
	sub.f32 	%f55, %f54, %f53;
	fma.rn.f32 	%f56, %f49, %f76, %f9;
	fma.rn.f32 	%f57, %f52, %f76, %f10;
	fma.rn.f32 	%f58, %f55, %f76, %f11;
	mul.f32 	%f59, %f12, %f56;
	mul.f32 	%f60, %f12, %f57;
	mul.f32 	%f61, %f12, %f58;
	add.f32 	%f62, %f46, %f46;
	sub.f32 	%f63, %f2, %f3;
	mul.f32 	%f64, %f63, %f62;
	sub.f32 	%f65, %f3, %f1;
	mul.f32 	%f66, %f65, %f62;
	sub.f32 	%f67, %f1, %f2;
	mul.f32 	%f68, %f67, %f62;
	add.f32 	%f69, %f33, 0f3F800000;
	mul.f32 	%f70, %f69, %f64;
	mul.f32 	%f71, %f69, %f66;
	mul.f32 	%f72, %f69, %f68;
	sub.f32 	%f73, %f59, %f70;
	sub.f32 	%f74, %f60, %f71;
	sub.f32 	%f75, %f61, %f72;
	cvta.to.global.u64 	%rd31, %rd1;
	add.s64 	%rd33, %rd31, %rd12;
	st.global.f32 	[%rd33], %f73;
	cvta.to.global.u64 	%rd34, %rd2;
	add.s64 	%rd35, %rd34, %rd12;
	st.global.f32 	[%rd35], %f74;
	cvta.to.global.u64 	%rd36, %rd3;
	add.s64 	%rd37, %rd36, %rd12;
	st.global.f32 	[%rd37], %f75;

BB0_19:
	ret;
}


