Analysis & Synthesis report for testaudio_DE1SoC
Sat Mar 29 12:03:39 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |testaudio_DE1SoC|AD7928_cyclic:inst4|ep
 10. State Machine - |testaudio_DE1SoC|au_out:inst3|ep
 11. State Machine - |testaudio_DE1SoC|au_in:inst2|ep
 12. State Machine - |testaudio_DE1SoC|au_setup:inst1|ep
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: au_setup:inst1
 18. Parameter Settings for User Entity Instance: AD7928_cyclic:inst4
 19. Port Connectivity Checks: "distortion:inst5"
 20. Port Connectivity Checks: "AD7928_cyclic:inst4"
 21. Port Connectivity Checks: "au_out:inst3"
 22. Port Connectivity Checks: "au_in:inst2"
 23. Port Connectivity Checks: "au_setup:inst1"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 29 12:03:39 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; testaudio_DE1SoC                               ;
; Top-level Entity Name           ; testaudio_DE1SoC                               ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 169                                            ;
; Total pins                      ; 79                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; testaudio_DE1SoC   ; testaudio_DE1SoC   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; distortion.vhd                   ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd       ;         ;
; booster.vhd                      ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd          ;         ;
; AD7928_cyclic.vhd                ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd    ;         ;
; testaudio_DE1SoC.vhd             ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd ;         ;
; au_setup.vhd                     ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd         ;         ;
; au_out.vhd                       ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd           ;         ;
; au_in.vhd                        ; yes             ; User VHDL File  ; /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 182            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 280            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 57             ;
;     -- 5 input functions                    ; 68             ;
;     -- 4 input functions                    ; 22             ;
;     -- <=3 input functions                  ; 133            ;
;                                             ;                ;
; Dedicated logic registers                   ; 169            ;
;                                             ;                ;
; I/O pins                                    ; 79             ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 94             ;
; Total fan-out                               ; 1738           ;
; Average fan-out                             ; 2.85           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+------------------+--------------+
; |testaudio_DE1SoC          ; 280 (135)           ; 169 (32)                  ; 0                 ; 1          ; 79   ; 0            ; |testaudio_DE1SoC                             ; testaudio_DE1SoC ; work         ;
;    |AD7928_cyclic:inst4|   ; 37 (37)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|AD7928_cyclic:inst4         ; AD7928_cyclic    ; work         ;
;    |au_in:inst2|           ; 11 (11)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_in:inst2                 ; au_in            ; work         ;
;    |au_out:inst3|          ; 15 (15)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_out:inst3                ; au_out           ; work         ;
;    |au_setup:inst1|        ; 50 (50)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_setup:inst1              ; au_setup         ; work         ;
;    |distortion:inst5|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |testaudio_DE1SoC|distortion:inst5            ; distortion       ; work         ;
;       |booster:s1|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |testaudio_DE1SoC|distortion:inst5|booster:s1 ; booster          ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|AD7928_cyclic:inst4|ep                          ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+
; Name      ; ep.sready ; ep.save ; ep.rd1 ; ep.rd0 ; ep.idle ; ep.conf1 ; ep.conf0 ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+
; ep.conf0  ; 0         ; 0       ; 0      ; 0      ; 0       ; 0        ; 0        ;
; ep.conf1  ; 0         ; 0       ; 0      ; 0      ; 0       ; 1        ; 1        ;
; ep.idle   ; 0         ; 0       ; 0      ; 0      ; 1       ; 0        ; 1        ;
; ep.rd0    ; 0         ; 0       ; 0      ; 1      ; 0       ; 0        ; 1        ;
; ep.rd1    ; 0         ; 0       ; 1      ; 0      ; 0       ; 0        ; 1        ;
; ep.save   ; 0         ; 1       ; 0      ; 0      ; 0       ; 0        ; 1        ;
; ep.sready ; 1         ; 0       ; 0      ; 0      ; 0       ; 0        ; 1        ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_out:inst3|ep             ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_in:inst2|ep      ;
+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_setup:inst1|ep   ;
+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LEDR[0]$latch                                       ; Mux43               ; yes                    ;
; LEDR[1]$latch                                       ; Mux43               ; yes                    ;
; LEDR[2]$latch                                       ; Mux43               ; yes                    ;
; LEDR[3]$latch                                       ; Mux43               ; yes                    ;
; LEDR[4]$latch                                       ; Mux43               ; yes                    ;
; LEDR[5]$latch                                       ; Mux43               ; yes                    ;
; LEDR[6]$latch                                       ; Mux43               ; yes                    ;
; LEDR[7]$latch                                       ; Mux43               ; yes                    ;
; LEDR[8]$latch                                       ; Mux43               ; yes                    ;
; LEDR[9]$latch                                       ; Mux43               ; yes                    ;
; HEX0[6]$latch                                       ; Mux1                ; yes                    ;
; HEX0[5]$latch                                       ; Mux1                ; yes                    ;
; HEX0[4]$latch                                       ; Mux1                ; yes                    ;
; HEX0[3]$latch                                       ; Mux1                ; yes                    ;
; HEX0[2]$latch                                       ; Mux1                ; yes                    ;
; HEX0[1]$latch                                       ; Mux1                ; yes                    ;
; HEX0[0]$latch                                       ; Mux1                ; yes                    ;
; HEX1[6]$latch                                       ; Mux1                ; yes                    ;
; HEX1[5]$latch                                       ; Mux1                ; yes                    ;
; HEX1[4]$latch                                       ; Mux1                ; yes                    ;
; HEX1[3]$latch                                       ; Mux1                ; yes                    ;
; HEX1[0]$latch                                       ; Mux1                ; yes                    ;
; HEX2[6]$latch                                       ; Mux21               ; yes                    ;
; HEX2[5]$latch                                       ; Mux21               ; yes                    ;
; HEX2[4]$latch                                       ; Mux21               ; yes                    ;
; HEX2[3]$latch                                       ; Mux21               ; yes                    ;
; HEX2[2]$latch                                       ; Mux21               ; yes                    ;
; HEX2[1]$latch                                       ; Mux21               ; yes                    ;
; HEX2[0]$latch                                       ; Mux21               ; yes                    ;
; HEX3[6]$latch                                       ; Mux21               ; yes                    ;
; HEX3[5]$latch                                       ; Mux21               ; yes                    ;
; HEX3[4]$latch                                       ; Mux21               ; yes                    ;
; HEX3[3]$latch                                       ; Mux21               ; yes                    ;
; HEX3[0]$latch                                       ; Mux21               ; yes                    ;
; HEX4[6]$latch                                       ; Mux32               ; yes                    ;
; HEX4[5]$latch                                       ; Mux32               ; yes                    ;
; HEX4[4]$latch                                       ; Mux32               ; yes                    ;
; HEX4[3]$latch                                       ; Mux32               ; yes                    ;
; HEX4[2]$latch                                       ; Mux32               ; yes                    ;
; HEX4[1]$latch                                       ; Mux32               ; yes                    ;
; HEX4[0]$latch                                       ; Mux32               ; yes                    ;
; HEX5[6]$latch                                       ; Mux32               ; yes                    ;
; HEX5[5]$latch                                       ; Mux32               ; yes                    ;
; HEX5[4]$latch                                       ; Mux32               ; yes                    ;
; HEX5[3]$latch                                       ; Mux32               ; yes                    ;
; HEX5[0]$latch                                       ; Mux32               ; yes                    ;
; Number of user-specified and inferred latches = 46  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; AD7928_cyclic:inst4|sclk_cycle        ; Stuck at GND due to stuck port data_in    ;
; au_out:inst3|bclks                    ; Merged with au_in:inst2|bclks             ;
; au_setup:inst1|cclkdiv[0]             ; Merged with AD7928_cyclic:inst4|clkdiv[0] ;
; Total Number of Removed Registers = 3 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 169   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |testaudio_DE1SoC|AD7928_cyclic:inst4|sr_din[15]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testaudio_DE1SoC|AD7928_cyclic:inst4|sr_din[12]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |testaudio_DE1SoC|au_out:inst3|srdato[1]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|caddr[2]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|cbits[0]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|ctmp[6]           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |testaudio_DE1SoC|distortion:inst5|signal_dist[13] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: au_setup:inst1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; sample_rate    ; 3     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD7928_cyclic:inst4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ch_number      ; 3     ; Signed Integer                          ;
; clk_divbit     ; 11    ; Signed Integer                          ;
; sample_cycles  ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "distortion:inst5"     ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; dist_pos[4..0] ; Input ; Info     ; Stuck at VCC ;
; dist_pos[15]   ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AD7928_cyclic:inst4"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "au_out:inst3"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "au_in:inst2"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "au_setup:inst1" ;
+---------+-------+----------+---------------+
; Port    ; Type  ; Severity ; Details       ;
+---------+-------+----------+---------------+
; reset   ; Input ; Info     ; Stuck at GND  ;
; mic_lin ; Input ; Info     ; Stuck at GND  ;
+---------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 169                         ;
;     ENA               ; 38                          ;
;     ENA SLD           ; 31                          ;
;     SCLR              ; 33                          ;
;     SLD               ; 2                           ;
;     plain             ; 65                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 281                         ;
;     arith             ; 51                          ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 230                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 68                          ;
;         6 data inputs ; 57                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Mar 29 12:03:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file overdrive.vhd
    Info (12022): Found design unit 1: overdrive-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd Line: 28
    Info (12023): Found entity 1: overdrive File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file tremolo.vhd
    Info (12022): Found design unit 1: tremolo-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd Line: 33
    Info (12023): Found entity 1: tremolo File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file distortion.vhd
    Info (12022): Found design unit 1: distortion-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 28
    Info (12023): Found entity 1: distortion File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file booster.vhd
    Info (12022): Found design unit 1: booster-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd Line: 27
    Info (12023): Found entity 1: booster File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file AD7928_cyclic.vhd
    Info (12022): Found design unit 1: AD7928_cyclic-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd Line: 43
    Info (12023): Found entity 1: AD7928_cyclic File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file testaudio_DE1SoC.vhd
    Info (12022): Found design unit 1: testaudio_DE1SoC-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 37
    Info (12023): Found entity 1: testaudio_DE1SoC File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file au_setup.vhd
    Info (12022): Found design unit 1: au_setup-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd Line: 25
    Info (12023): Found entity 1: au_setup File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file au_out.vhd
    Info (12022): Found design unit 1: au_out-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd Line: 25
    Info (12023): Found entity 1: au_out File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file au_in.vhd
    Info (12022): Found design unit 1: au_in-a File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd Line: 26
    Info (12023): Found entity 1: au_in File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd Line: 16
Info (12127): Elaborating entity "testaudio_DE1SoC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(137): object "in_ready" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(138): object "out_ready" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 138
Warning (10541): VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(145): used implicit default value for signal "multiplier" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(148): object "ready" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object "ch0" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object "ch1" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object "ch2" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object "ch3" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object "velocidad" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object "ataque" assigned a value but never read File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 151
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "LEDR", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10631): VHDL Process Statement warning at testaudio_DE1SoC.vhd(294): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (10873): Using initial value X (don't care) for net "reset" at testaudio_DE1SoC.vhd(136) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 136
Info (10041): Inferred latch for "HEX1[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX1[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX0[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX3[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX2[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX5[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "HEX4[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[0]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[1]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[2]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[3]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[4]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[5]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[6]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[7]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[8]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (10041): Inferred latch for "LEDR[9]" at testaudio_DE1SoC.vhd(294) File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (12128): Elaborating entity "au_setup" for hierarchy "au_setup:inst1" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 170
Info (12128): Elaborating entity "au_in" for hierarchy "au_in:inst2" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 179
Info (12128): Elaborating entity "au_out" for hierarchy "au_out:inst3" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 188
Info (12128): Elaborating entity "AD7928_cyclic" for hierarchy "AD7928_cyclic:inst4" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 198
Info (12128): Elaborating entity "distortion" for hierarchy "distortion:inst5" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 374
Warning (10492): VHDL Process Statement warning at distortion.vhd(44): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 44
Warning (10492): VHDL Process Statement warning at distortion.vhd(45): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 45
Warning (10492): VHDL Process Statement warning at distortion.vhd(48): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 48
Warning (10492): VHDL Process Statement warning at distortion.vhd(51): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 51
Warning (10492): VHDL Process Statement warning at distortion.vhd(54): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 54
Info (12128): Elaborating entity "booster" for hierarchy "distortion:inst5|booster:s1" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd Line: 61
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "HEX1[0]$latch" merged with LATCH primitive "HEX1[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX1[3]$latch" merged with LATCH primitive "HEX1[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX1[4]$latch" merged with LATCH primitive "HEX1[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX3[0]$latch" merged with LATCH primitive "HEX3[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX3[3]$latch" merged with LATCH primitive "HEX3[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX3[4]$latch" merged with LATCH primitive "HEX3[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX5[0]$latch" merged with LATCH primitive "HEX5[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX5[3]$latch" merged with LATCH primitive "HEX5[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Info (13026): Duplicate LATCH primitive "HEX5[4]$latch" merged with LATCH primitive "HEX5[5]$latch" File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Warning (13012): Latch LEDR[0]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[1] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[1]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[2]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[3]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[4]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[4] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[7]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[8]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch LEDR[9]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal volume_value[4] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 233
Warning (13012): Latch HEX0[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[4]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[3]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[2]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[1]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[4] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX0[0]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[1] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX1[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX1[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ataque_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 281
Warning (13012): Latch HEX2[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[4]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[3]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[2]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[1]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[4] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX2[0]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[1] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX3[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX3[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal velocidade_value[2] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 265
Warning (13012): Latch HEX4[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[4]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[3]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[2]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[1]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[4] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX4[0]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[1] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX5[6]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[0] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13012): Latch HEX5[5]$latch has unsafe behavior File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13013): Ports D and ENA on the latch are fed by the same signal distortion_value[3] File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 249
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 294
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 418 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 338 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Sat Mar 29 12:03:39 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:18


