<root><simulation><result_generated_time />2023-05-16 17:53:50<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />168</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [72, 1, 1], 'I': [162, 1, 1], 'O': [36, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 3)], []], [[('FY', 3)], [('FX', 3), ('C', 2), ('K', 4)]], [], []]<I />[[[], [('K', 4)]], [[('FY', 3), ('OX', 3), ('OY', 3)], [('FX', 3), ('C', 2)]], [], []]<O />[[[('FY', 3)], [('FX', 3), ('C', 2)]], [[('OX', 3), ('OY', 3)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('K', 2)], [('C', 16), ('K', 2), ('C', 2), ('C', 2)], []]<I />[[('C', 2), ('K', 2), ('C', 16), ('K', 2), ('C', 2)], [('C', 2)], []]<O />[[('C', 2), ('K', 2), ('C', 16), ('K', 2), ('C', 2), ('C', 2)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [12.96, 1.23, 1.0, 1.0], 'O': [18.0, 128, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [512, 165888, 165888], 'O': [32, 1152, 1152], 'O_partial': [32, 0, 0], 'O_final': [0, 1152, 1152]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.01, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.06, 0.01, 0.0]}<effective_mem_size_bit />{'W': [16, 18432, 294912], 'I': [256, 82944, 165888], 'O': [32, 1152, 1152], 'O_partial': [32, 0, 0], 'O_final': [0, 1152, 1152]}<total_unit_count />{'W': [648, 72, 1, 1], 'I': [648, 162, 1, 1], 'O': [648, 36, 1, 1]}<unique_unit_count />{'W': [72, 72, 1, 1], 'I': [50, 162, 1, 1], 'O': [36, 36, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [12.96, 1.0, 1.0, 1.0], 'O': [18.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 36864], [36864, 36864], [36864, 0]]<I />[[25600, 20736], [20736, 20736], [20736, 0]]<O />[[(18288, 18432), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(18288, 18432), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 4608], [576, 576], [144, 0]]<I />[[3200, 2592], [324, 324], [81, 0]]<O />[[(2286, 2304), (18, 0)], [(0, 2), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([2286, 2304], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18, 0]), ([0, 2], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />192512</mac_count></basic_info><energy><total_energy />735374.0<mem_energy_breakdown><W />[3.2, 114.2, 191.8]<I />[2.0, 64.2, 107.9]<O />[1.6, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />9625.6<total />734887.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2057<utilization_without_data_loading />0.4836<utilization_spatial />0.6328<utilization_temporal_with_data_loading />0.3251<mac_utilize_temporal_without_data_loading />0.7642</mac_array_utilization><latency><latency_cycle_with_data_loading />1575<latency_cycle_without_data_loading />670<ideal_computing_cycle />512<data_loading><load_cycle_total />905<load_cycle_individual />{'W': [5, 576, 0], 'I': [162, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />158<mem_stall_cycle_individual />{'W': [[-511], [-508, 0], [-512, -512]], 'I': [[-511], [-248, -94], [-512, -512]], 'O': [[-512], [-512, -510], [-510, -511]]}<mem_stall_cycle_shared />{'W': [[-511], [-508, 158], [0, 0]], 'I': [[-511], [-248, 158], [0, 0]], 'O': [[-512], [-512, -510], [-510, -511]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [512, 165888, 165888], 'O': [32, 1152, 1152], 'O_partial': [32, 0, 0], 'O_final': [0, 1152, 1152]}<data_size_each_level_total />{'W': [2304, 294912, 294912], 'I': [82944, 165888, 165888], 'O': [1152, 1152, 1152]}<loop_cycles_each_level />{'W': [4, 512, 512], 'I': [256, 512, 512], 'O': [512, 512, 512]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 576.0]], 'I': [[2.5, 2.0], [324.0, 324.0], [324.0, 324.0]], 'O': [[8.0, 0.1], [2.2, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 576.0]], 'I': [[2.5, 2.0], [324.0, 324.0], [324.0, 324.0]], 'O': [[8.0, 0.2], [9.0, 2.2], [2.2, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 0]], 'I': [[2.5, 2.0], [324.0, 324.0], [324.0, 0]], 'O': [[8.0, 0.1], [2.2, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [902.2, 902.2], [900.0, 2.2]], 'I': [[2.5, 2.0], [902.2, 902.2], [900.0, 2.2]], 'O': [[8.0, 0.1], [902.2, 902.2], [900.0, 2.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 512], [4, 4, 128], [512, 512, 1]], 'I': [[1, 1, 512], [256, 256, 2], [512, 512, 1]], 'O': [[1, 1, 512], [512, 512, 1], [512, 512, 1]]}<trans_time_real />{'W': [[0, 1, 512], [[0, 4, 128], [4, 4, 128]], [[576, 512, 1], [144, 512, 1]]], 'I': [[0, 1, 512], [[8, 256, 2], [162, 256, 2]], [[324, 512, 1], [81, 512, 1]]], 'O': [[0, 1, 512], [[0, 512, 1], [2, 512, 1]], [[2, 512, 1], [1, 512, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 0], [64, -368]], 'I': [[-1], [-248, -94], [-188, -431]], 'O': [[-1], [-512, -510], [-510, -511]]}<single_stall_count />{'W': [511, 127, 0], 'I': [511, 1, 0], 'O': [512, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [508, 0], 'I': [162, 0], 'O': [2, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-512, -512], [-510, -512]], 1: [[158, -512], [-510, -510]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>