{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:56:06 2022 " "Info: Processing started: Thu Mar 03 19:56:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register CARRY_LOGIC:inst14\|inst5 register Z_LOGIC:inst12\|inst10 226.19 MHz 4.421 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 226.19 MHz between source register \"CARRY_LOGIC:inst14\|inst5\" and destination register \"Z_LOGIC:inst12\|inst10\" (period= 4.421 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.207 ns + Longest register register " "Info: + Longest register to register delay is 4.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CARRY_LOGIC:inst14\|inst5 1 REG LCFF_X42_Y12_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y12_N19; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 0.467 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 2 COMB LCCOMB_X42_Y12_N28 2 " "Info: 2: + IC(0.317 ns) + CELL(0.150 ns) = 0.467 ns; Loc. = LCCOMB_X42_Y12_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.874 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 3 COMB LCCOMB_X42_Y12_N30 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X42_Y12_N30; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.283 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 4 COMB LCCOMB_X42_Y12_N0 2 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 1.283 ns; Loc. = LCCOMB_X42_Y12_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.688 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 5 COMB LCCOMB_X42_Y12_N10 2 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X42_Y12_N10; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.097 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 6 COMB LCCOMB_X42_Y12_N22 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 2.097 ns; Loc. = LCCOMB_X42_Y12_N22; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.500 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 7 COMB LCCOMB_X42_Y12_N26 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 2.500 ns; Loc. = LCCOMB_X42_Y12_N26; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.905 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 8 COMB LCCOMB_X42_Y12_N6 3 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 2.905 ns; Loc. = LCCOMB_X42_Y12_N6; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 3.318 ns Z_LOGIC:inst12\|inst10~3 9 COMB LCCOMB_X42_Y12_N2 1 " "Info: 9: + IC(0.263 ns) + CELL(0.150 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y12_N2; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.719 ns Z_LOGIC:inst12\|inst10~4 10 COMB LCCOMB_X42_Y12_N12 1 " "Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 3.719 ns; Loc. = LCCOMB_X42_Y12_N12; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.123 ns Z_LOGIC:inst12\|inst10~5 11 COMB LCCOMB_X42_Y12_N8 1 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 4.123 ns; Loc. = LCCOMB_X42_Y12_N8; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.207 ns Z_LOGIC:inst12\|inst10 12 REG LCFF_X42_Y12_N9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 4.207 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 37.65 % ) " "Info: Total cell delay = 1.584 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 62.35 % ) " "Info: Total interconnect delay = 2.623 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} Z_LOGIC:inst12|inst10~3 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.317ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.263ns 0.251ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.627 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns Z_LOGIC:inst12\|inst10 3 REG LCFF_X42_Y12_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.627 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X42_Y12_N19 4 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X42_Y12_N19; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} Z_LOGIC:inst12|inst10~3 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.317ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.263ns 0.251ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Z_LOGIC:inst12\|inst10 IR0 CLOCK 10.715 ns register " "Info: tsu for register \"Z_LOGIC:inst12\|inst10\" (data pin = \"IR0\", clock pin = \"CLOCK\") is 10.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.378 ns + Longest pin register " "Info: + Longest pin to register delay is 13.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns IR0 1 PIN PIN_AD8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD8; Fanout = 4; PIN Node = 'IR0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 128 344 512 144 "IR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.420 ns) 7.468 ns 4_1_MUX:inst16\|inst8~0 2 COMB LCCOMB_X42_Y11_N4 1 " "Info: 2: + IC(6.198 ns) + CELL(0.420 ns) = 7.468 ns; Loc. = LCCOMB_X42_Y11_N4; Fanout = 1; COMB Node = '4_1_MUX:inst16\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { IR0 4_1_MUX:inst16|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.438 ns) 8.357 ns 4_1_MUX:inst16\|inst8~1 3 COMB LCCOMB_X41_Y11_N30 2 " "Info: 3: + IC(0.451 ns) + CELL(0.438 ns) = 8.357 ns; Loc. = LCCOMB_X41_Y11_N30; Fanout = 2; COMB Node = '4_1_MUX:inst16\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { 4_1_MUX:inst16|inst8~0 4_1_MUX:inst16|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.437 ns) 9.638 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 4 COMB LCCOMB_X42_Y12_N28 2 " "Info: 4: + IC(0.844 ns) + CELL(0.437 ns) = 9.638 ns; Loc. = LCCOMB_X42_Y12_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { 4_1_MUX:inst16|inst8~1 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.045 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 5 COMB LCCOMB_X42_Y12_N30 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 10.045 ns; Loc. = LCCOMB_X42_Y12_N30; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.454 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 6 COMB LCCOMB_X42_Y12_N0 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 10.454 ns; Loc. = LCCOMB_X42_Y12_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.859 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 7 COMB LCCOMB_X42_Y12_N10 2 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 10.859 ns; Loc. = LCCOMB_X42_Y12_N10; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 11.268 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 8 COMB LCCOMB_X42_Y12_N22 2 " "Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 11.268 ns; Loc. = LCCOMB_X42_Y12_N22; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.671 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 9 COMB LCCOMB_X42_Y12_N26 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 11.671 ns; Loc. = LCCOMB_X42_Y12_N26; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 12.076 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 10 COMB LCCOMB_X42_Y12_N6 3 " "Info: 10: + IC(0.255 ns) + CELL(0.150 ns) = 12.076 ns; Loc. = LCCOMB_X42_Y12_N6; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 12.489 ns Z_LOGIC:inst12\|inst10~3 11 COMB LCCOMB_X42_Y12_N2 1 " "Info: 11: + IC(0.263 ns) + CELL(0.150 ns) = 12.489 ns; Loc. = LCCOMB_X42_Y12_N2; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 12.890 ns Z_LOGIC:inst12\|inst10~4 12 COMB LCCOMB_X42_Y12_N12 1 " "Info: 12: + IC(0.251 ns) + CELL(0.150 ns) = 12.890 ns; Loc. = LCCOMB_X42_Y12_N12; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 13.294 ns Z_LOGIC:inst12\|inst10~5 13 COMB LCCOMB_X42_Y12_N8 1 " "Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 13.294 ns; Loc. = LCCOMB_X42_Y12_N8; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.378 ns Z_LOGIC:inst12\|inst10 14 REG LCFF_X42_Y12_N9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 13.378 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.579 ns ( 26.75 % ) " "Info: Total cell delay = 3.579 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.799 ns ( 73.25 % ) " "Info: Total interconnect delay = 9.799 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.378 ns" { IR0 4_1_MUX:inst16|inst8~0 4_1_MUX:inst16|inst8~1 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.378 ns" { IR0 {} IR0~combout {} 4_1_MUX:inst16|inst8~0 {} 4_1_MUX:inst16|inst8~1 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} Z_LOGIC:inst12|inst10~3 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 6.198ns 0.451ns 0.844ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.263ns 0.251ns 0.254ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.627 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns Z_LOGIC:inst12\|inst10 3 REG LCFF_X42_Y12_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.378 ns" { IR0 4_1_MUX:inst16|inst8~0 4_1_MUX:inst16|inst8~1 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 Z_LOGIC:inst12|inst10~3 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.378 ns" { IR0 {} IR0~combout {} 4_1_MUX:inst16|inst8~0 {} 4_1_MUX:inst16|inst8~1 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} Z_LOGIC:inst12|inst10~3 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 6.198ns 0.451ns 0.844ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.263ns 0.251ns 0.254ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK D7 CARRY_LOGIC:inst14\|inst5 11.650 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"D7\" through register \"CARRY_LOGIC:inst14\|inst5\" is 11.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.627 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X42_Y12_N19 4 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X42_Y12_N19; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.773 ns + Longest register pin " "Info: + Longest register to pin delay is 8.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CARRY_LOGIC:inst14\|inst5 1 REG LCFF_X42_Y12_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y12_N19; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 0.467 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 2 COMB LCCOMB_X42_Y12_N28 2 " "Info: 2: + IC(0.317 ns) + CELL(0.150 ns) = 0.467 ns; Loc. = LCCOMB_X42_Y12_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.874 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 3 COMB LCCOMB_X42_Y12_N30 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X42_Y12_N30; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.283 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 4 COMB LCCOMB_X42_Y12_N0 2 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 1.283 ns; Loc. = LCCOMB_X42_Y12_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.688 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 5 COMB LCCOMB_X42_Y12_N10 2 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X42_Y12_N10; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.097 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 6 COMB LCCOMB_X42_Y12_N22 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 2.097 ns; Loc. = LCCOMB_X42_Y12_N22; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.500 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 7 COMB LCCOMB_X42_Y12_N26 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 2.500 ns; Loc. = LCCOMB_X42_Y12_N26; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.905 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 8 COMB LCCOMB_X42_Y12_N6 3 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 2.905 ns; Loc. = LCCOMB_X42_Y12_N6; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 3.635 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6 9 COMB LCCOMB_X42_Y12_N24 1 " "Info: 9: + IC(0.455 ns) + CELL(0.275 ns) = 3.635 ns; Loc. = LCCOMB_X42_Y12_N24; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.420 ns) 4.486 ns 8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2 10 COMB LCCOMB_X41_Y12_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.420 ns) = 4.486 ns; Loc. = LCCOMB_X41_Y12_N0; Fanout = 1; COMB Node = '8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(2.778 ns) 8.773 ns D7 11 PIN PIN_Y13 0 " "Info: 11: + IC(1.509 ns) + CELL(2.778 ns) = 8.773 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'D7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2944 2072 2248 2960 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.523 ns ( 51.56 % ) " "Info: Total cell delay = 4.523 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.250 ns ( 48.44 % ) " "Info: Total interconnect delay = 4.250 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.773 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.773 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.317ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.455ns 0.431ns 1.509ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.420ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.773 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.773 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.317ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.455ns 0.431ns 1.509ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.420ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR0 D7 17.944 ns Longest " "Info: Longest tpd from source pin \"IR0\" to destination pin \"D7\" is 17.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns IR0 1 PIN PIN_AD8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD8; Fanout = 4; PIN Node = 'IR0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 128 344 512 144 "IR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.420 ns) 7.468 ns 4_1_MUX:inst16\|inst8~0 2 COMB LCCOMB_X42_Y11_N4 1 " "Info: 2: + IC(6.198 ns) + CELL(0.420 ns) = 7.468 ns; Loc. = LCCOMB_X42_Y11_N4; Fanout = 1; COMB Node = '4_1_MUX:inst16\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { IR0 4_1_MUX:inst16|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.438 ns) 8.357 ns 4_1_MUX:inst16\|inst8~1 3 COMB LCCOMB_X41_Y11_N30 2 " "Info: 3: + IC(0.451 ns) + CELL(0.438 ns) = 8.357 ns; Loc. = LCCOMB_X41_Y11_N30; Fanout = 2; COMB Node = '4_1_MUX:inst16\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { 4_1_MUX:inst16|inst8~0 4_1_MUX:inst16|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.437 ns) 9.638 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 4 COMB LCCOMB_X42_Y12_N28 2 " "Info: 4: + IC(0.844 ns) + CELL(0.437 ns) = 9.638 ns; Loc. = LCCOMB_X42_Y12_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { 4_1_MUX:inst16|inst8~1 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.045 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 5 COMB LCCOMB_X42_Y12_N30 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 10.045 ns; Loc. = LCCOMB_X42_Y12_N30; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.454 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 6 COMB LCCOMB_X42_Y12_N0 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 10.454 ns; Loc. = LCCOMB_X42_Y12_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.859 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 7 COMB LCCOMB_X42_Y12_N10 2 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 10.859 ns; Loc. = LCCOMB_X42_Y12_N10; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 11.268 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 8 COMB LCCOMB_X42_Y12_N22 2 " "Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 11.268 ns; Loc. = LCCOMB_X42_Y12_N22; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.671 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 9 COMB LCCOMB_X42_Y12_N26 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 11.671 ns; Loc. = LCCOMB_X42_Y12_N26; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 12.076 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 10 COMB LCCOMB_X42_Y12_N6 3 " "Info: 10: + IC(0.255 ns) + CELL(0.150 ns) = 12.076 ns; Loc. = LCCOMB_X42_Y12_N6; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 12.806 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6 11 COMB LCCOMB_X42_Y12_N24 1 " "Info: 11: + IC(0.455 ns) + CELL(0.275 ns) = 12.806 ns; Loc. = LCCOMB_X42_Y12_N24; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.420 ns) 13.657 ns 8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2 12 COMB LCCOMB_X41_Y12_N0 1 " "Info: 12: + IC(0.431 ns) + CELL(0.420 ns) = 13.657 ns; Loc. = LCCOMB_X41_Y12_N0; Fanout = 1; COMB Node = '8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(2.778 ns) 17.944 ns D7 13 PIN PIN_Y13 0 " "Info: 13: + IC(1.509 ns) + CELL(2.778 ns) = 17.944 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'D7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2944 2072 2248 2960 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.518 ns ( 36.32 % ) " "Info: Total cell delay = 6.518 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.426 ns ( 63.68 % ) " "Info: Total interconnect delay = 11.426 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.944 ns" { IR0 4_1_MUX:inst16|inst8~0 4_1_MUX:inst16|inst8~1 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.944 ns" { IR0 {} IR0~combout {} 4_1_MUX:inst16|inst8~0 {} 4_1_MUX:inst16|inst8~1 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.000ns 6.198ns 0.451ns 0.844ns 0.257ns 0.259ns 0.255ns 0.259ns 0.253ns 0.255ns 0.455ns 0.431ns 1.509ns } { 0.000ns 0.850ns 0.420ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.420ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Z_LOGIC:inst12\|inst10 D_REG6 CLOCK -4.457 ns register " "Info: th for register \"Z_LOGIC:inst12\|inst10\" (data pin = \"D_REG6\", clock pin = \"CLOCK\") is -4.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.627 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns Z_LOGIC:inst12\|inst10 3 REG LCFF_X42_Y12_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.350 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D_REG6 1 PIN PIN_W16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W16; Fanout = 5; PIN Node = 'D_REG6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_REG6 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2656 208 376 2672 "D_REG6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.222 ns) + CELL(0.275 ns) 6.327 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst6 2 COMB LCCOMB_X42_Y12_N20 2 " "Info: 2: + IC(5.222 ns) + CELL(0.275 ns) = 6.327 ns; Loc. = LCCOMB_X42_Y12_N20; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { D_REG6 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 6.862 ns Z_LOGIC:inst12\|inst10~4 3 COMB LCCOMB_X42_Y12_N12 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 6.862 ns; Loc. = LCCOMB_X42_Y12_N12; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 Z_LOGIC:inst12|inst10~4 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 7.266 ns Z_LOGIC:inst12\|inst10~5 4 COMB LCCOMB_X42_Y12_N8 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 7.266 ns; Loc. = LCCOMB_X42_Y12_N8; Fanout = 1; COMB Node = 'Z_LOGIC:inst12\|inst10~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.350 ns Z_LOGIC:inst12\|inst10 5 REG LCFF_X42_Y12_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.350 ns; Loc. = LCFF_X42_Y12_N9; Fanout = 2; REG Node = 'Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 21.96 % ) " "Info: Total cell delay = 1.614 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 78.04 % ) " "Info: Total interconnect delay = 5.736 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { D_REG6 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { D_REG6 {} D_REG6~combout {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 5.222ns 0.260ns 0.254ns 0.000ns } { 0.000ns 0.830ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { CLOCK CLOCK~clkctrl Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { D_REG6 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 Z_LOGIC:inst12|inst10~4 Z_LOGIC:inst12|inst10~5 Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { D_REG6 {} D_REG6~combout {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst6 {} Z_LOGIC:inst12|inst10~4 {} Z_LOGIC:inst12|inst10~5 {} Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 5.222ns 0.260ns 0.254ns 0.000ns } { 0.000ns 0.830ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:56:06 2022 " "Info: Processing ended: Thu Mar 03 19:56:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
