# -Implementation-of-Full-adder-using-3-8-Decoder-using-Verilog-HDL