// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_149_39 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_246,
        temp_245,
        temp_244,
        temp_243,
        temp_242,
        temp_241,
        temp_240,
        temp_239,
        mux_case_0413299,
        mux_case_1414303,
        mux_case_2415307,
        mux_case_3416311,
        mux_case_4417315,
        mux_case_5418319,
        mux_case_6419323,
        mux_case_7420327,
        idx1,
        arr_0_val,
        arr_1_val,
        arr_2_val,
        arr_3_val,
        arr_4_val,
        arr_5_val,
        arr_6_val,
        arr_7_val,
        arr_8_val,
        arr_9_val,
        arr_10_val,
        arr_11_val,
        arr_12_val,
        arr_13_val,
        arr_14_val,
        arr_15_val,
        arr_16_val,
        arr_17_val,
        arr_18_val,
        arr_19_val,
        arr_20_val,
        arr_21_val,
        arr_22_val,
        arr_23_val,
        arr_24_val,
        arr_25_val,
        arr_26_val,
        arr_27_val,
        arr_28_val,
        arr_29_val,
        arr_30_val,
        arr_31_val,
        arr_32_val,
        arr_33_val,
        arr_34_val,
        arr_35_val,
        arr_36_val,
        arr_37_val,
        arr_38_val,
        arr_39_val,
        arr_40_val,
        arr_41_val,
        arr_42_val,
        arr_43_val,
        arr_44_val,
        arr_45_val,
        arr_46_val,
        arr_47_val,
        k_33_out,
        k_33_out_ap_vld,
        temp_273_out,
        temp_273_out_ap_vld,
        temp_272_out,
        temp_272_out_ap_vld,
        temp_271_out,
        temp_271_out_ap_vld,
        temp_270_out,
        temp_270_out_ap_vld,
        temp_269_out,
        temp_269_out_ap_vld,
        temp_268_out,
        temp_268_out_ap_vld,
        temp_267_out,
        temp_267_out_ap_vld,
        temp_266_out,
        temp_266_out_ap_vld,
        i_21_out,
        i_21_out_ap_vld,
        j_19_out,
        j_19_out_ap_vld,
        icmp10_out,
        icmp10_out_ap_vld,
        icmp13_out,
        icmp13_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] temp_246;
input  [31:0] temp_245;
input  [31:0] temp_244;
input  [31:0] temp_243;
input  [31:0] temp_242;
input  [31:0] temp_241;
input  [31:0] temp_240;
input  [31:0] temp_239;
input  [31:0] mux_case_0413299;
input  [31:0] mux_case_1414303;
input  [31:0] mux_case_2415307;
input  [31:0] mux_case_3416311;
input  [31:0] mux_case_4417315;
input  [31:0] mux_case_5418319;
input  [31:0] mux_case_6419323;
input  [31:0] mux_case_7420327;
input  [5:0] idx1;
input  [15:0] arr_0_val;
input  [15:0] arr_1_val;
input  [15:0] arr_2_val;
input  [15:0] arr_3_val;
input  [15:0] arr_4_val;
input  [15:0] arr_5_val;
input  [15:0] arr_6_val;
input  [15:0] arr_7_val;
input  [15:0] arr_8_val;
input  [15:0] arr_9_val;
input  [15:0] arr_10_val;
input  [15:0] arr_11_val;
input  [15:0] arr_12_val;
input  [15:0] arr_13_val;
input  [15:0] arr_14_val;
input  [15:0] arr_15_val;
input  [15:0] arr_16_val;
input  [15:0] arr_17_val;
input  [15:0] arr_18_val;
input  [15:0] arr_19_val;
input  [15:0] arr_20_val;
input  [15:0] arr_21_val;
input  [15:0] arr_22_val;
input  [15:0] arr_23_val;
input  [15:0] arr_24_val;
input  [15:0] arr_25_val;
input  [15:0] arr_26_val;
input  [15:0] arr_27_val;
input  [15:0] arr_28_val;
input  [15:0] arr_29_val;
input  [15:0] arr_30_val;
input  [15:0] arr_31_val;
input  [15:0] arr_32_val;
input  [15:0] arr_33_val;
input  [15:0] arr_34_val;
input  [15:0] arr_35_val;
input  [15:0] arr_36_val;
input  [15:0] arr_37_val;
input  [15:0] arr_38_val;
input  [15:0] arr_39_val;
input  [15:0] arr_40_val;
input  [15:0] arr_41_val;
input  [15:0] arr_42_val;
input  [15:0] arr_43_val;
input  [15:0] arr_44_val;
input  [15:0] arr_45_val;
input  [15:0] arr_46_val;
input  [15:0] arr_47_val;
output  [31:0] k_33_out;
output   k_33_out_ap_vld;
output  [31:0] temp_273_out;
output   temp_273_out_ap_vld;
output  [31:0] temp_272_out;
output   temp_272_out_ap_vld;
output  [31:0] temp_271_out;
output   temp_271_out_ap_vld;
output  [31:0] temp_270_out;
output   temp_270_out_ap_vld;
output  [31:0] temp_269_out;
output   temp_269_out_ap_vld;
output  [31:0] temp_268_out;
output   temp_268_out_ap_vld;
output  [31:0] temp_267_out;
output   temp_267_out_ap_vld;
output  [31:0] temp_266_out;
output   temp_266_out_ap_vld;
output  [31:0] i_21_out;
output   i_21_out_ap_vld;
output  [31:0] j_19_out;
output   j_19_out_ap_vld;
output  [0:0] icmp10_out;
output   icmp10_out_ap_vld;
output  [0:0] icmp13_out;
output   icmp13_out_ap_vld;

reg ap_idle;
reg k_33_out_ap_vld;
reg temp_273_out_ap_vld;
reg temp_272_out_ap_vld;
reg temp_271_out_ap_vld;
reg temp_270_out_ap_vld;
reg temp_269_out_ap_vld;
reg temp_268_out_ap_vld;
reg temp_267_out_ap_vld;
reg temp_266_out_ap_vld;
reg i_21_out_ap_vld;
reg j_19_out_ap_vld;
reg icmp10_out_ap_vld;
reg icmp13_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] and_ln149_fu_1526_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] k_fu_312;
wire   [31:0] k_15_fu_1305_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [31:0] temp_fu_316;
wire   [31:0] temp_128_fu_913_p19;
wire   [31:0] temp_129_fu_945_p19;
wire   [0:0] icmp_ln151_fu_1299_p2;
wire   [2:0] trunc_ln147_10_fu_909_p1;
reg   [31:0] temp_121_fu_320;
reg   [31:0] temp_122_fu_324;
reg   [31:0] temp_123_fu_328;
reg   [31:0] temp_124_fu_332;
reg   [31:0] temp_125_fu_336;
reg   [31:0] temp_126_fu_340;
reg   [31:0] temp_127_fu_344;
reg   [31:0] i_fu_348;
wire   [31:0] i_9_fu_1312_p2;
reg   [31:0] ap_sig_allocacmp_i_10;
reg   [31:0] j_fu_352;
wire   [31:0] j_9_fu_1398_p2;
reg   [31:0] ap_sig_allocacmp_j_10;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln149_fu_1502_p2;
wire   [0:0] icmp_ln149_1_fu_1519_p2;
wire   [31:0] temp_128_fu_913_p17;
wire   [2:0] temp_128_fu_913_p18;
wire   [31:0] temp_129_fu_945_p17;
wire   [2:0] temp_129_fu_945_p18;
wire   [5:0] trunc_ln151_fu_977_p1;
wire   [15:0] tmp_584_fu_986_p97;
wire   [5:0] tmp_584_fu_986_p98;
wire   [5:0] trunc_ln151_1_fu_1138_p1;
wire   [15:0] tmp_585_fu_1147_p97;
wire   [5:0] tmp_585_fu_1147_p98;
wire   [15:0] tmp_584_fu_986_p99;
wire   [15:0] tmp_585_fu_1147_p99;
wire   [30:0] tmp_fu_1492_p4;
wire   [29:0] tmp_2111_fu_1509_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_811;
reg    ap_condition_814;
reg    ap_condition_817;
reg    ap_condition_820;
reg    ap_condition_823;
reg    ap_condition_826;
reg    ap_condition_829;
reg    ap_condition_832;
reg    ap_condition_835;
reg    ap_condition_838;
reg    ap_condition_841;
reg    ap_condition_844;
reg    ap_condition_847;
reg    ap_condition_850;
reg    ap_condition_853;
reg    ap_condition_856;
wire   [2:0] temp_128_fu_913_p1;
wire   [2:0] temp_128_fu_913_p3;
wire   [2:0] temp_128_fu_913_p5;
wire   [2:0] temp_128_fu_913_p7;
wire  signed [2:0] temp_128_fu_913_p9;
wire  signed [2:0] temp_128_fu_913_p11;
wire  signed [2:0] temp_128_fu_913_p13;
wire  signed [2:0] temp_128_fu_913_p15;
wire   [2:0] temp_129_fu_945_p1;
wire   [2:0] temp_129_fu_945_p3;
wire   [2:0] temp_129_fu_945_p5;
wire   [2:0] temp_129_fu_945_p7;
wire  signed [2:0] temp_129_fu_945_p9;
wire  signed [2:0] temp_129_fu_945_p11;
wire  signed [2:0] temp_129_fu_945_p13;
wire  signed [2:0] temp_129_fu_945_p15;
wire   [5:0] tmp_584_fu_986_p1;
wire   [5:0] tmp_584_fu_986_p3;
wire   [5:0] tmp_584_fu_986_p5;
wire   [5:0] tmp_584_fu_986_p7;
wire   [5:0] tmp_584_fu_986_p9;
wire   [5:0] tmp_584_fu_986_p11;
wire   [5:0] tmp_584_fu_986_p13;
wire   [5:0] tmp_584_fu_986_p15;
wire   [5:0] tmp_584_fu_986_p17;
wire   [5:0] tmp_584_fu_986_p19;
wire   [5:0] tmp_584_fu_986_p21;
wire   [5:0] tmp_584_fu_986_p23;
wire   [5:0] tmp_584_fu_986_p25;
wire   [5:0] tmp_584_fu_986_p27;
wire   [5:0] tmp_584_fu_986_p29;
wire   [5:0] tmp_584_fu_986_p31;
wire   [5:0] tmp_584_fu_986_p33;
wire   [5:0] tmp_584_fu_986_p35;
wire   [5:0] tmp_584_fu_986_p37;
wire   [5:0] tmp_584_fu_986_p39;
wire   [5:0] tmp_584_fu_986_p41;
wire   [5:0] tmp_584_fu_986_p43;
wire   [5:0] tmp_584_fu_986_p45;
wire   [5:0] tmp_584_fu_986_p47;
wire   [5:0] tmp_584_fu_986_p49;
wire   [5:0] tmp_584_fu_986_p51;
wire   [5:0] tmp_584_fu_986_p53;
wire   [5:0] tmp_584_fu_986_p55;
wire   [5:0] tmp_584_fu_986_p57;
wire   [5:0] tmp_584_fu_986_p59;
wire   [5:0] tmp_584_fu_986_p61;
wire   [5:0] tmp_584_fu_986_p63;
wire  signed [5:0] tmp_584_fu_986_p65;
wire  signed [5:0] tmp_584_fu_986_p67;
wire  signed [5:0] tmp_584_fu_986_p69;
wire  signed [5:0] tmp_584_fu_986_p71;
wire  signed [5:0] tmp_584_fu_986_p73;
wire  signed [5:0] tmp_584_fu_986_p75;
wire  signed [5:0] tmp_584_fu_986_p77;
wire  signed [5:0] tmp_584_fu_986_p79;
wire  signed [5:0] tmp_584_fu_986_p81;
wire  signed [5:0] tmp_584_fu_986_p83;
wire  signed [5:0] tmp_584_fu_986_p85;
wire  signed [5:0] tmp_584_fu_986_p87;
wire  signed [5:0] tmp_584_fu_986_p89;
wire  signed [5:0] tmp_584_fu_986_p91;
wire  signed [5:0] tmp_584_fu_986_p93;
wire  signed [5:0] tmp_584_fu_986_p95;
wire   [5:0] tmp_585_fu_1147_p1;
wire   [5:0] tmp_585_fu_1147_p3;
wire   [5:0] tmp_585_fu_1147_p5;
wire   [5:0] tmp_585_fu_1147_p7;
wire   [5:0] tmp_585_fu_1147_p9;
wire   [5:0] tmp_585_fu_1147_p11;
wire   [5:0] tmp_585_fu_1147_p13;
wire   [5:0] tmp_585_fu_1147_p15;
wire   [5:0] tmp_585_fu_1147_p17;
wire   [5:0] tmp_585_fu_1147_p19;
wire   [5:0] tmp_585_fu_1147_p21;
wire   [5:0] tmp_585_fu_1147_p23;
wire   [5:0] tmp_585_fu_1147_p25;
wire   [5:0] tmp_585_fu_1147_p27;
wire   [5:0] tmp_585_fu_1147_p29;
wire   [5:0] tmp_585_fu_1147_p31;
wire   [5:0] tmp_585_fu_1147_p33;
wire   [5:0] tmp_585_fu_1147_p35;
wire   [5:0] tmp_585_fu_1147_p37;
wire   [5:0] tmp_585_fu_1147_p39;
wire   [5:0] tmp_585_fu_1147_p41;
wire   [5:0] tmp_585_fu_1147_p43;
wire   [5:0] tmp_585_fu_1147_p45;
wire   [5:0] tmp_585_fu_1147_p47;
wire   [5:0] tmp_585_fu_1147_p49;
wire   [5:0] tmp_585_fu_1147_p51;
wire   [5:0] tmp_585_fu_1147_p53;
wire   [5:0] tmp_585_fu_1147_p55;
wire   [5:0] tmp_585_fu_1147_p57;
wire   [5:0] tmp_585_fu_1147_p59;
wire   [5:0] tmp_585_fu_1147_p61;
wire   [5:0] tmp_585_fu_1147_p63;
wire  signed [5:0] tmp_585_fu_1147_p65;
wire  signed [5:0] tmp_585_fu_1147_p67;
wire  signed [5:0] tmp_585_fu_1147_p69;
wire  signed [5:0] tmp_585_fu_1147_p71;
wire  signed [5:0] tmp_585_fu_1147_p73;
wire  signed [5:0] tmp_585_fu_1147_p75;
wire  signed [5:0] tmp_585_fu_1147_p77;
wire  signed [5:0] tmp_585_fu_1147_p79;
wire  signed [5:0] tmp_585_fu_1147_p81;
wire  signed [5:0] tmp_585_fu_1147_p83;
wire  signed [5:0] tmp_585_fu_1147_p85;
wire  signed [5:0] tmp_585_fu_1147_p87;
wire  signed [5:0] tmp_585_fu_1147_p89;
wire  signed [5:0] tmp_585_fu_1147_p91;
wire  signed [5:0] tmp_585_fu_1147_p93;
wire  signed [5:0] tmp_585_fu_1147_p95;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 k_fu_312 = 32'd0;
#0 temp_fu_316 = 32'd0;
#0 temp_121_fu_320 = 32'd0;
#0 temp_122_fu_324 = 32'd0;
#0 temp_123_fu_328 = 32'd0;
#0 temp_124_fu_332 = 32'd0;
#0 temp_125_fu_336 = 32'd0;
#0 temp_126_fu_340 = 32'd0;
#0 temp_127_fu_344 = 32'd0;
#0 i_fu_348 = 32'd0;
#0 j_fu_352 = 32'd0;
#0 ap_done_reg = 1'b0;
end

myproject_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U1168(
    .din0(mux_case_0413299),
    .din1(mux_case_1414303),
    .din2(mux_case_2415307),
    .din3(mux_case_3416311),
    .din4(mux_case_4417315),
    .din5(mux_case_5418319),
    .din6(mux_case_6419323),
    .din7(mux_case_7420327),
    .def(temp_128_fu_913_p17),
    .sel(temp_128_fu_913_p18),
    .dout(temp_128_fu_913_p19)
);

myproject_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U1169(
    .din0(mux_case_0413299),
    .din1(mux_case_1414303),
    .din2(mux_case_2415307),
    .din3(mux_case_3416311),
    .din4(mux_case_4417315),
    .din5(mux_case_5418319),
    .din6(mux_case_6419323),
    .din7(mux_case_7420327),
    .def(temp_129_fu_945_p17),
    .sel(temp_129_fu_945_p18),
    .dout(temp_129_fu_945_p19)
);

myproject_sparsemux_97_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 16 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 16 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 16 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 16 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 16 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 16 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 16 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 16 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 16 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 16 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 16 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 16 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 16 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 16 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 16 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 16 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 16 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 16 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 16 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 16 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 16 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 16 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 16 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 16 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 16 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 16 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 16 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 16 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 16 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 16 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 16 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 16 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_97_6_16_1_1_U1170(
    .din0(arr_0_val),
    .din1(arr_1_val),
    .din2(arr_2_val),
    .din3(arr_3_val),
    .din4(arr_4_val),
    .din5(arr_5_val),
    .din6(arr_6_val),
    .din7(arr_7_val),
    .din8(arr_8_val),
    .din9(arr_9_val),
    .din10(arr_10_val),
    .din11(arr_11_val),
    .din12(arr_12_val),
    .din13(arr_13_val),
    .din14(arr_14_val),
    .din15(arr_15_val),
    .din16(arr_16_val),
    .din17(arr_17_val),
    .din18(arr_18_val),
    .din19(arr_19_val),
    .din20(arr_20_val),
    .din21(arr_21_val),
    .din22(arr_22_val),
    .din23(arr_23_val),
    .din24(arr_24_val),
    .din25(arr_25_val),
    .din26(arr_26_val),
    .din27(arr_27_val),
    .din28(arr_28_val),
    .din29(arr_29_val),
    .din30(arr_30_val),
    .din31(arr_31_val),
    .din32(arr_32_val),
    .din33(arr_33_val),
    .din34(arr_34_val),
    .din35(arr_35_val),
    .din36(arr_36_val),
    .din37(arr_37_val),
    .din38(arr_38_val),
    .din39(arr_39_val),
    .din40(arr_40_val),
    .din41(arr_41_val),
    .din42(arr_42_val),
    .din43(arr_43_val),
    .din44(arr_44_val),
    .din45(arr_45_val),
    .din46(arr_46_val),
    .din47(arr_47_val),
    .def(tmp_584_fu_986_p97),
    .sel(tmp_584_fu_986_p98),
    .dout(tmp_584_fu_986_p99)
);

myproject_sparsemux_97_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 16 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 16 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 16 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 16 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 16 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 16 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 16 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 16 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 16 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 16 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 16 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 16 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 16 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 16 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 16 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 16 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 16 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 16 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 16 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 16 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 16 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 16 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 16 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 16 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 16 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 16 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 16 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 16 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 16 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 16 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 16 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 16 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_97_6_16_1_1_U1171(
    .din0(arr_0_val),
    .din1(arr_1_val),
    .din2(arr_2_val),
    .din3(arr_3_val),
    .din4(arr_4_val),
    .din5(arr_5_val),
    .din6(arr_6_val),
    .din7(arr_7_val),
    .din8(arr_8_val),
    .din9(arr_9_val),
    .din10(arr_10_val),
    .din11(arr_11_val),
    .din12(arr_12_val),
    .din13(arr_13_val),
    .din14(arr_14_val),
    .din15(arr_15_val),
    .din16(arr_16_val),
    .din17(arr_17_val),
    .din18(arr_18_val),
    .din19(arr_19_val),
    .din20(arr_20_val),
    .din21(arr_21_val),
    .din22(arr_22_val),
    .din23(arr_23_val),
    .din24(arr_24_val),
    .din25(arr_25_val),
    .din26(arr_26_val),
    .din27(arr_27_val),
    .din28(arr_28_val),
    .din29(arr_29_val),
    .din30(arr_30_val),
    .din31(arr_31_val),
    .din32(arr_32_val),
    .din33(arr_33_val),
    .din34(arr_34_val),
    .din35(arr_35_val),
    .din36(arr_36_val),
    .din37(arr_37_val),
    .din38(arr_38_val),
    .din39(arr_39_val),
    .din40(arr_40_val),
    .din41(arr_41_val),
    .din42(arr_42_val),
    .din43(arr_43_val),
    .din44(arr_44_val),
    .din45(arr_45_val),
    .din46(arr_46_val),
    .din47(arr_47_val),
    .def(tmp_585_fu_1147_p97),
    .sel(tmp_585_fu_1147_p98),
    .dout(tmp_585_fu_1147_p99)
);

myproject_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_348 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_fu_348 <= i_9_fu_1312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_352 <= 32'd2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        j_fu_352 <= j_9_fu_1398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_312 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            k_fu_312 <= k_15_fu_1305_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_121_fu_320 <= temp_240;
        end else if ((1'b1 == ap_condition_814)) begin
            temp_121_fu_320 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_811)) begin
            temp_121_fu_320 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_122_fu_324 <= temp_241;
        end else if ((1'b1 == ap_condition_820)) begin
            temp_122_fu_324 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_817)) begin
            temp_122_fu_324 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_123_fu_328 <= temp_242;
        end else if ((1'b1 == ap_condition_826)) begin
            temp_123_fu_328 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_823)) begin
            temp_123_fu_328 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_124_fu_332 <= temp_243;
        end else if ((1'b1 == ap_condition_832)) begin
            temp_124_fu_332 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_829)) begin
            temp_124_fu_332 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_125_fu_336 <= temp_244;
        end else if ((1'b1 == ap_condition_838)) begin
            temp_125_fu_336 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_835)) begin
            temp_125_fu_336 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_126_fu_340 <= temp_245;
        end else if ((1'b1 == ap_condition_844)) begin
            temp_126_fu_340 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_841)) begin
            temp_126_fu_340 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_127_fu_344 <= temp_246;
        end else if ((1'b1 == ap_condition_850)) begin
            temp_127_fu_344 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_847)) begin
            temp_127_fu_344 <= temp_128_fu_913_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_fu_316 <= temp_239;
        end else if ((1'b1 == ap_condition_856)) begin
            temp_fu_316 <= temp_129_fu_945_p19;
        end else if ((1'b1 == ap_condition_853)) begin
            temp_fu_316 <= temp_128_fu_913_p19;
        end
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_sig_allocacmp_i_10 = i_9_fu_1312_p2;
    end else begin
        ap_sig_allocacmp_i_10 = i_fu_348;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_sig_allocacmp_j_10 = j_9_fu_1398_p2;
    end else begin
        ap_sig_allocacmp_j_10 = j_fu_352;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_21_out_ap_vld = 1'b1;
    end else begin
        i_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp10_out_ap_vld = 1'b1;
    end else begin
        icmp10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp13_out_ap_vld = 1'b1;
    end else begin
        icmp13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_19_out_ap_vld = 1'b1;
    end else begin
        j_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_33_out_ap_vld = 1'b1;
    end else begin
        k_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_266_out_ap_vld = 1'b1;
    end else begin
        temp_266_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_267_out_ap_vld = 1'b1;
    end else begin
        temp_267_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_268_out_ap_vld = 1'b1;
    end else begin
        temp_268_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_269_out_ap_vld = 1'b1;
    end else begin
        temp_269_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_270_out_ap_vld = 1'b1;
    end else begin
        temp_270_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_271_out_ap_vld = 1'b1;
    end else begin
        temp_271_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_272_out_ap_vld = 1'b1;
    end else begin
        temp_272_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_273_out_ap_vld = 1'b1;
    end else begin
        temp_273_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln149_fu_1526_p2 = (icmp_ln149_fu_1502_p2 & icmp_ln149_1_fu_1519_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_811 = ((trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_814 = ((trunc_ln147_10_fu_909_p1 == 3'd1) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_817 = ((trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_820 = ((trunc_ln147_10_fu_909_p1 == 3'd2) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_823 = ((trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_826 = ((trunc_ln147_10_fu_909_p1 == 3'd3) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_829 = ((trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_832 = ((trunc_ln147_10_fu_909_p1 == 3'd4) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_835 = ((trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_838 = ((trunc_ln147_10_fu_909_p1 == 3'd5) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_841 = ((trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_844 = ((trunc_ln147_10_fu_909_p1 == 3'd6) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_847 = ((trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_850 = ((trunc_ln147_10_fu_909_p1 == 3'd7) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_853 = ((trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_856 = ((trunc_ln147_10_fu_909_p1 == 3'd0) & (icmp_ln151_fu_1299_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign i_21_out = i_fu_348;

assign i_9_fu_1312_p2 = (i_fu_348 + 32'd1);

assign icmp10_out = icmp_ln149_fu_1502_p2;

assign icmp13_out = icmp_ln149_1_fu_1519_p2;

assign icmp_ln149_1_fu_1519_p2 = ((tmp_2111_fu_1509_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1502_p2 = ((tmp_fu_1492_p4 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_1299_p2 = (($signed(tmp_584_fu_986_p99) > $signed(tmp_585_fu_1147_p99)) ? 1'b1 : 1'b0);

assign j_19_out = j_fu_352;

assign j_9_fu_1398_p2 = (j_fu_352 + 32'd1);

assign k_15_fu_1305_p2 = (k_fu_312 + 32'd1);

assign k_33_out = (k_fu_312 + 32'd1);

assign temp_128_fu_913_p17 = 'bx;

assign temp_128_fu_913_p18 = i_fu_348[2:0];

assign temp_129_fu_945_p17 = 'bx;

assign temp_129_fu_945_p18 = j_fu_352[2:0];

assign temp_266_out = temp_fu_316;

assign temp_267_out = temp_121_fu_320;

assign temp_268_out = temp_122_fu_324;

assign temp_269_out = temp_123_fu_328;

assign temp_270_out = temp_124_fu_332;

assign temp_271_out = temp_125_fu_336;

assign temp_272_out = temp_126_fu_340;

assign temp_273_out = temp_127_fu_344;

assign tmp_2111_fu_1509_p4 = {{ap_sig_allocacmp_j_10[31:2]}};

assign tmp_584_fu_986_p97 = 'bx;

assign tmp_584_fu_986_p98 = (trunc_ln151_fu_977_p1 + idx1);

assign tmp_585_fu_1147_p97 = 'bx;

assign tmp_585_fu_1147_p98 = (trunc_ln151_1_fu_1138_p1 + idx1);

assign tmp_fu_1492_p4 = {{ap_sig_allocacmp_i_10[31:1]}};

assign trunc_ln147_10_fu_909_p1 = k_fu_312[2:0];

assign trunc_ln151_1_fu_1138_p1 = temp_129_fu_945_p19[5:0];

assign trunc_ln151_fu_977_p1 = temp_128_fu_913_p19[5:0];

endmodule //myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_149_39
