<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_data_provider_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_data_provider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_2_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s03_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s03_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s05_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s05_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s04_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s04_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s06_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s06_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s07_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s07_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s08_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s08_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s09_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s09_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s10_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s10_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s11_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s11_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_m00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s_arb_req_suppress_concat_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s_arb_req_suppress_concat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s02_data_fifo_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_s02_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_1_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ss_slidr_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_ss_slidr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_6_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ss_u_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_ss_u_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_axi_data_provider_0_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_1_s03_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s05_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s04_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s06_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s07_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s08_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s09_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s10_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s11_data_fifo_0_synth_1"/>
		<Parent Id="design_1_m00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s_arb_req_suppress_concat_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s01_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s02_data_fifo_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_ss_slidr_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_us_6_synth_1"/>
		<Parent Id="design_1_auto_ss_u_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_axi_data_provider_0_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_1_s03_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s05_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s04_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s06_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s07_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s08_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s09_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s10_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s11_data_fifo_0_synth_1"/>
		<Parent Id="design_1_m00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s_arb_req_suppress_concat_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s01_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s02_data_fifo_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_ss_slidr_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_us_6_synth_1"/>
		<Parent Id="design_1_auto_ss_u_0_synth_1"/>
	</Run>
</Runs>

