DRC: Design Rule Check Radiant (64-bit) 1.0.0.350.6
Tue Apr 17 15:38:36 2018

WARNING - Top module port 'pdata[7]' does not connect to anything.
WARNING - Top module port 'pdata[6]' does not connect to anything.
WARNING - Top module port 'pdata[5]' does not connect to anything.
WARNING - Top module port 'pdata[4]' does not connect to anything.
WARNING - Top module port 'pdata[3]' does not connect to anything.
WARNING - Top module port 'pdata[2]' does not connect to anything.
WARNING - Top module port 'pdata[1]' does not connect to anything.
WARNING - Top module port 'pdata[0]' does not connect to anything.
WARNING - Top module port 'mosi' does not connect to anything.
WARNING - The clock port [pclk] is assigned to a non clock dedicated pin [18], which might affect the clock performance. Use dedicated clock resources for the port.
