// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Frontend(	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         auto_icache_master_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_icache_master_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_icache_master_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_icache_master_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_icache_master_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_icache_master_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_icache_master_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_icache_master_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_cpu_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_cpu_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [31:0] io_cpu_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [31:0] io_cpu_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_ptw_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_ptw_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_customCSRs_csrs_0_value	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
);

  wire        fq_io_enq_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:{40,52}]
  wire [31:0] _tlb_io_resp_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _fq_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  wire [4:0]  _fq_io_mask;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  wire        _icache_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  wire [31:0] _icache_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  wire        _icache_io_resp_bits_ae;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  reg         s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21]
  reg         s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25]
  wire        s0_valid = io_cpu_req_valid | ~(_fq_io_mask[2]) | ~(_fq_io_mask[3]) & (~s1_valid | ~s2_valid) | ~(_fq_io_mask[4]) & ~s1_valid & ~s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64, :107:21, :108:25, :110:{5,16,40}, :111:{6,17,41,45,55,58,70}, :112:{6,17,41,55}, :113:35]
  reg  [31:0] s1_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18]
  reg         s1_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:116:27]
  reg  [31:0] s2_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
  reg         s2_tlb_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  reg         s2_tlb_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  reg         s2_tlb_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  wire        _s2_xcpt_T = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24, :122:37]
  reg         s2_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:123:31]
  wire [31:0] predicted_npc = {s1_pc[31:2], 2'h0} + 32'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :129:25]
  reg         s2_replay_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:56]
  wire        s2_replay = s2_valid & ~(_fq_io_enq_ready & fq_io_enq_valid) | s2_replay_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64, :108:25, :134:{26,29,46,56}, :184:{40,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        icache_io_s2_kill = s2_speculative & ~(s2_tlb_resp_cacheable & ~(io_ptw_customCSRs_csrs_0_value[3])) | _s2_xcpt_T;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24, :122:37, :123:31, :179:{59,62}, :180:{39,42,71}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:46:69]
  reg         fq_io_enq_valid_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:29]
  assign fq_io_enq_valid = fq_io_enq_valid_REG & s2_valid & (_icache_io_resp_valid | icache_io_s2_kill);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :108:25, :180:71, :184:{29,40,52,133}]
  wire [31:0] io_cpu_npc = {io_cpu_req_valid ? io_cpu_req_bits_pc[31:1] : s2_replay ? s2_pc[31:1] : predicted_npc[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14, :117:22, :129:25, :134:46, :135:16, :186:28, :384:33]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
      if (~reset & ~(~(io_cpu_req_valid | io_cpu_flush_icache | io_cpu_bht_update_valid | io_cpu_btb_update_valid) | io_cpu_might_request)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:{9,10,52,75,102,130}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
          $error("Assertion failed\n    at Frontend.scala:96 assert(!(io.cpu.req.valid || io.cpu.sfence.valid || io.cpu.flush_icache || io.cpu.bht_update.valid || io.cpu.btb_update.valid) || io.cpu.might_request)\n");	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
      end
      if (~reset & s2_speculative & io_ptw_customCSRs_csrs_0_value[3] & ~icache_io_s2_kill) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9, :123:31, :180:71, :194:{9,27,110,113}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:46:69]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
          $error("Assertion failed\n    at Frontend.scala:194 assert(!(s2_speculative && io.ptw.customCSRs.asInstanceOf[RocketCustomCSRs].disableSpeculativeICacheRefill && !icache.io.s2_kill))\n");	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    s1_valid <= s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21, :110:40, :111:70, :113:35]
    s1_pc <= io_cpu_npc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :384:33]
    s1_speculative <= io_cpu_req_valid ? io_cpu_req_bits_speculative : s2_replay ? s2_speculative : s1_speculative | s2_valid & ~s2_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :116:27, :123:31, :134:46, :141:{41,53,56}, :143:{24,75}]
    if (~s2_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:46]
      s2_tlb_resp_pf_inst <= _tlb_io_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
      s2_tlb_resp_ae_inst <= _tlb_io_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
      s2_tlb_resp_cacheable <= _tlb_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
    end
    fq_io_enq_valid_REG <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21, :184:29]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25]
      s2_pc <= 32'h10000;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
      s2_speculative <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:123:31]
      s2_replay_REG <= 1'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:56]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      s2_valid <= ~s2_replay & ~io_cpu_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :134:46, :146:12, :147:{9,21}, :148:{14,17}]
      if (~s2_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:46]
        s2_pc <= s1_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :117:22]
        s2_speculative <= s1_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:116:27, :123:31]
      end
      s2_replay_REG <= s2_replay & ~s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:110:40, :111:70, :113:35, :134:{46,56,67,70}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        s1_valid = _RANDOM[3'h0][1];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21]
        s2_valid = _RANDOM[3'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21, :108:25]
        s1_pc = {_RANDOM[3'h0][31:3], _RANDOM[3'h1][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21, :115:18]
        s1_speculative = _RANDOM[3'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :115:18, :116:27]
        s2_pc = {_RANDOM[3'h1][31:4], _RANDOM[3'h2][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :115:18, :117:22]
        s2_tlb_resp_pf_inst = _RANDOM[3'h5][24];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_tlb_resp_ae_inst = _RANDOM[3'h5][30];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_tlb_resp_cacheable = _RANDOM[3'h6][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_speculative = _RANDOM[3'h6][12];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24, :123:31]
        s2_replay_REG = _RANDOM[3'h6][31];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24, :134:56]
        fq_io_enq_valid_REG = _RANDOM[3'h7][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :184:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache icache (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .auto_master_out_d_bits_corrupt (auto_icache_master_out_d_bits_corrupt),
    .io_req_valid                   (s0_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:110:40, :111:70, :113:35]
    .io_req_bits_addr               (io_cpu_npc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:384:33]
    .io_s1_paddr                    (_tlb_io_resp_paddr),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
    .io_s1_kill                     (io_cpu_req_valid | s2_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:46, :178:56]
    .io_s2_kill                     (icache_io_s2_kill),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:180:71]
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_resp_bits_ae                (_icache_io_resp_bits_ae),
    .io_invalidate                  (io_cpu_flush_icache)
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  ShiftQueue fq (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
    .clock                    (clock),
    .reset                    (reset | io_cpu_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:35]
    .io_enq_ready             (_fq_io_enq_ready),
    .io_enq_valid             (fq_io_enq_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:{40,52}]
    .io_enq_bits_pc           (s2_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
    .io_enq_bits_data         (_icache_io_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
    .io_enq_bits_xcpt_pf_inst (s2_tlb_resp_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
    .io_enq_bits_xcpt_ae_inst (_icache_io_resp_valid & _icache_io_resp_bits_ae | s2_tlb_resp_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :121:24, :193:23, :195:{30,57,87}]
    .io_enq_bits_replay       (icache_io_s2_kill & ~_icache_io_resp_valid & ~_s2_xcpt_T),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :122:37, :180:71, :190:{77,80,102,105}]
    .io_deq_ready             (io_cpu_resp_ready),
    .io_deq_valid             (io_cpu_resp_valid),
    .io_deq_bits_pc           (io_cpu_resp_bits_pc),
    .io_deq_bits_data         (io_cpu_resp_bits_data),
    .io_deq_bits_xcpt_pf_inst (io_cpu_resp_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_gf_inst (io_cpu_resp_bits_xcpt_gf_inst),
    .io_deq_bits_xcpt_ae_inst (io_cpu_resp_bits_xcpt_ae_inst),
    .io_deq_bits_replay       (io_cpu_resp_bits_replay),
    .io_mask                  (_fq_io_mask)
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  ITLB tlb (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
    .io_req_bits_vaddr             (s1_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18]
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_resp_cacheable             (_tlb_io_resp_cacheable),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2   (io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask)
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
endmodule

