set a(0-5385) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-5384 XREFS 89325 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5386) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-5384 XREFS 89326 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5387) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-5384 XREFS 89327 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5388) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-5384 XREFS 89328 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5389) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-5384 XREFS 89329 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5390) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-5384 XREFS 89330 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5391) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-5384 XREFS 89331 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5392) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-5384 XREFS 89332 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{258 0 0-5394 {}}} CYCLES {}}
set a(0-5393) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-5384 XREFS 89333 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5394 {}}} SUCCS {{259 0 0-5394 {}}} CYCLES {}}
set a(0-5395) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89334 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-5998 {}}} CYCLES {}}
set a(0-5396) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89335 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5974 {}}} CYCLES {}}
set a(0-5397) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89336 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5950 {}}} CYCLES {}}
set a(0-5398) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89337 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5926 {}}} CYCLES {}}
set a(0-5399) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89338 LOC {0 1.0 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {} SUCCS {{258 0 0-5887 {}}} CYCLES {}}
set a(0-5400) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89339 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-5819 {}}} CYCLES {}}
set a(0-5401) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89340 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-5800 {}}} CYCLES {}}
set a(0-5402) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89341 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-5789 {}}} CYCLES {}}
set a(0-5403) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89342 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-5770 {}}} CYCLES {}}
set a(0-5404) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89343 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-5745 {}}} CYCLES {}}
set a(0-5405) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89344 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-5743 {}}} CYCLES {}}
set a(0-5406) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89345 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {} SUCCS {{258 0 0-5710 {}}} CYCLES {}}
set a(0-5407) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89346 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-5708 {}}} CYCLES {}}
set a(0-5408) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89347 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-5675 {}}} CYCLES {}}
set a(0-5409) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89348 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-5672 {}}} CYCLES {}}
set a(0-5410) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89349 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-5660 {}}} CYCLES {}}
set a(0-5411) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-5394 XREFS 89350 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.330787025} PREDS {} SUCCS {{258 0 0-5648 {}}} CYCLES {}}
set a(0-5412) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89351 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.28719885} PREDS {} SUCCS {{258 0 0-5645 {}}} CYCLES {}}
set a(0-5413) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89352 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {} SUCCS {{258 0 0-5638 {}}} CYCLES {}}
set a(0-5414) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-5394 XREFS 89353 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{258 0 0-5611 {}}} CYCLES {}}
set a(0-5415) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-5394 XREFS 89354 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.649788725} PREDS {{262 0 0-6021 {}}} SUCCS {{256 0 0-6021 {}} {258 0 0-6022 {}}} CYCLES {}}
set a(0-5416) {NAME MAC1:asn TYPE ASSIGN PAR 0-5394 XREFS 89355 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5417 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5417) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-5394 XREFS 89356 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-5416 {}}} SUCCS {{258 0 0-5420 {}}} CYCLES {}}
set a(0-5418) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-5394 XREFS 89357 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5419 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5419) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-5394 XREFS 89358 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-5418 {}}} SUCCS {{259 0 0-5420 {}}} CYCLES {}}
set a(0-5420) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89359 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.7311279533364112} PREDS {{258 0 0-5417 {}} {259 0 0-5419 {}}} SUCCS {{258 0 0-5426 {}}} CYCLES {}}
set a(0-5421) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89360 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.649788725} PREDS {} SUCCS {{259 0 0-5422 {}}} CYCLES {}}
set a(0-5422) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-5394 XREFS 89361 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.649788725} PREDS {{259 0 0-5421 {}}} SUCCS {{258 0 0-5425 {}}} CYCLES {}}
set a(0-5423) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89362 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.649788725} PREDS {} SUCCS {{259 0 0-5424 {}}} CYCLES {}}
set a(0-5424) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-5394 XREFS 89363 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.649788725} PREDS {{259 0 0-5423 {}}} SUCCS {{259 0 0-5425 {}}} CYCLES {}}
set a(0-5425) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89364 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.7311279533364112} PREDS {{258 0 0-5422 {}} {259 0 0-5424 {}}} SUCCS {{259 0 0-5426 {}}} CYCLES {}}
set a(0-5426) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89365 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.8166538813734283} PREDS {{258 0 0-5420 {}} {259 0 0-5425 {}}} SUCCS {{258 0 0-5434 {}}} CYCLES {}}
set a(0-5427) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-5394 XREFS 89366 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5428 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5428) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-5394 XREFS 89367 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{259 0 0-5427 {}}} SUCCS {{259 0 0-5429 {}}} CYCLES {}}
set a(0-5429) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-5394 XREFS 89368 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5428 {}}} SUCCS {{258 0 0-5433 {}}} CYCLES {}}
set a(0-5430) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-5394 XREFS 89369 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5431 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5431) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-5394 XREFS 89370 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5430 {}}} SUCCS {{259 0 0-5432 {}}} CYCLES {}}
set a(0-5432) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-5394 XREFS 89371 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5431 {}}} SUCCS {{259 0 0-5433 {}}} CYCLES {}}
set a(0-5433) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89372 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.8166538813734283} PREDS {{258 0 0-5429 {}} {259 0 0-5432 {}}} SUCCS {{259 0 0-5434 {}}} CYCLES {}}
set a(0-5434) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89373 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9062972534997776} PREDS {{258 0 0-5426 {}} {259 0 0-5433 {}}} SUCCS {{258 0 0-5446 {}}} CYCLES {}}
set a(0-5435) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-5394 XREFS 89374 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5436 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5436) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-5394 XREFS 89375 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5435 {}}} SUCCS {{259 0 0-5437 {}}} CYCLES {}}
set a(0-5437) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-5394 XREFS 89376 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5436 {}}} SUCCS {{258 0 0-5441 {}}} CYCLES {}}
set a(0-5438) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89377 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {} SUCCS {{259 0 0-5439 {}}} CYCLES {}}
set a(0-5439) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-5394 XREFS 89378 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5438 {}}} SUCCS {{259 0 0-5440 {}}} CYCLES {}}
set a(0-5440) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-5394 XREFS 89379 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.731128} PREDS {{259 0 0-5439 {}}} SUCCS {{259 0 0-5441 {}}} CYCLES {}}
set a(0-5441) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89380 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.8166538813734283} PREDS {{258 0 0-5437 {}} {259 0 0-5440 {}}} SUCCS {{258 0 0-5445 {}}} CYCLES {}}
set a(0-5442) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-5394 XREFS 89381 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.816653925} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5443 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5443) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-5394 XREFS 89382 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.816653925} PREDS {{259 0 0-5442 {}}} SUCCS {{259 0 0-5444 {}}} CYCLES {}}
set a(0-5444) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-5394 XREFS 89383 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.816653925} PREDS {{259 0 0-5443 {}}} SUCCS {{259 0 0-5445 {}}} CYCLES {}}
set a(0-5445) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89384 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9062972534997776} PREDS {{258 0 0-5441 {}} {259 0 0-5444 {}}} SUCCS {{259 0 0-5446 {}}} CYCLES {}}
set a(0-5446) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5394 XREFS 89385 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 1 0.9999999620503581} PREDS {{258 0 0-5434 {}} {259 0 0-5445 {}}} SUCCS {{259 0 0-5447 {}}} CYCLES {}}
set a(0-5447) {NAME MAC1:slc TYPE READSLICE PAR 0-5394 XREFS 89386 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.08047447499999999} PREDS {{259 0 0-5446 {}}} SUCCS {{258 0 0-5628 {}} {258 0 0-5632 {}} {258 0 0-5649 {}} {258 0 0-6000 {}}} CYCLES {}}
set a(0-5448) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-5394 XREFS 89387 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5449 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5449) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-5394 XREFS 89388 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-5448 {}}} SUCCS {{258 0 0-5452 {}}} CYCLES {}}
set a(0-5450) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-5394 XREFS 89389 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5451 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5451) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-5394 XREFS 89390 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-5450 {}}} SUCCS {{259 0 0-5452 {}}} CYCLES {}}
set a(0-5452) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89391 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-5449 {}} {259 0 0-5451 {}}} SUCCS {{258 0 0-5458 {}}} CYCLES {}}
set a(0-5453) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89392 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-5454 {}}} CYCLES {}}
set a(0-5454) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-5394 XREFS 89393 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-5453 {}}} SUCCS {{258 0 0-5457 {}}} CYCLES {}}
set a(0-5455) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89394 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-5456 {}}} CYCLES {}}
set a(0-5456) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-5394 XREFS 89395 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-5455 {}}} SUCCS {{259 0 0-5457 {}}} CYCLES {}}
set a(0-5457) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89396 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-5454 {}} {259 0 0-5456 {}}} SUCCS {{259 0 0-5458 {}}} CYCLES {}}
set a(0-5458) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89397 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-5452 {}} {259 0 0-5457 {}}} SUCCS {{258 0 0-5466 {}}} CYCLES {}}
set a(0-5459) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-5394 XREFS 89398 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5460 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5460) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-5394 XREFS 89399 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-5459 {}}} SUCCS {{259 0 0-5461 {}}} CYCLES {}}
set a(0-5461) {NAME MAC1:conc TYPE CONCATENATE PAR 0-5394 XREFS 89400 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-5460 {}}} SUCCS {{258 0 0-5465 {}}} CYCLES {}}
set a(0-5462) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-5394 XREFS 89401 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5463 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5463) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-5394 XREFS 89402 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-5462 {}}} SUCCS {{259 0 0-5464 {}}} CYCLES {}}
set a(0-5464) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-5394 XREFS 89403 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-5463 {}}} SUCCS {{259 0 0-5465 {}}} CYCLES {}}
set a(0-5465) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89404 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-5461 {}} {259 0 0-5464 {}}} SUCCS {{259 0 0-5466 {}}} CYCLES {}}
set a(0-5466) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89405 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.10786365349977767} PREDS {{258 0 0-5458 {}} {259 0 0-5465 {}}} SUCCS {{258 0 0-5478 {}}} CYCLES {}}
set a(0-5467) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-5394 XREFS 89406 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5468 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5468) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-5394 XREFS 89407 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-5467 {}}} SUCCS {{259 0 0-5469 {}}} CYCLES {}}
set a(0-5469) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-5394 XREFS 89408 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-5468 {}}} SUCCS {{258 0 0-5473 {}}} CYCLES {}}
set a(0-5470) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89409 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-5471 {}}} CYCLES {}}
set a(0-5471) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-5394 XREFS 89410 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-5470 {}}} SUCCS {{259 0 0-5472 {}}} CYCLES {}}
set a(0-5472) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-5394 XREFS 89411 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-5471 {}}} SUCCS {{259 0 0-5473 {}}} CYCLES {}}
set a(0-5473) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89412 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-5469 {}} {259 0 0-5472 {}}} SUCCS {{258 0 0-5477 {}}} CYCLES {}}
set a(0-5474) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-5394 XREFS 89413 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.018220325} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5475 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5475) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-5394 XREFS 89414 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.018220325} PREDS {{259 0 0-5474 {}}} SUCCS {{259 0 0-5476 {}}} CYCLES {}}
set a(0-5476) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-5394 XREFS 89415 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.018220325} PREDS {{259 0 0-5475 {}}} SUCCS {{259 0 0-5477 {}}} CYCLES {}}
set a(0-5477) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89416 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.10786365349977767} PREDS {{258 0 0-5473 {}} {259 0 0-5476 {}}} SUCCS {{259 0 0-5478 {}}} CYCLES {}}
set a(0-5478) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5394 XREFS 89417 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.2015663620503581} PREDS {{258 0 0-5466 {}} {259 0 0-5477 {}}} SUCCS {{259 0 0-5479 {}}} CYCLES {}}
set a(0-5479) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-5394 XREFS 89418 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.20156639999999998} PREDS {{259 0 0-5478 {}}} SUCCS {{258 0 0-5640 {}} {258 0 0-5654 {}} {258 0 0-6010 {}}} CYCLES {}}
set a(0-5480) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-5394 XREFS 89419 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5481 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5481) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-5394 XREFS 89420 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-5480 {}}} SUCCS {{258 0 0-5484 {}}} CYCLES {}}
set a(0-5482) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-5394 XREFS 89421 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5483 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5483) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-5394 XREFS 89422 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-5482 {}}} SUCCS {{259 0 0-5484 {}}} CYCLES {}}
set a(0-5484) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89423 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-5481 {}} {259 0 0-5483 {}}} SUCCS {{258 0 0-5490 {}}} CYCLES {}}
set a(0-5485) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89424 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-5486 {}}} CYCLES {}}
set a(0-5486) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-5394 XREFS 89425 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-5485 {}}} SUCCS {{258 0 0-5489 {}}} CYCLES {}}
set a(0-5487) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89426 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-5488 {}}} CYCLES {}}
set a(0-5488) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-5394 XREFS 89427 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-5487 {}}} SUCCS {{259 0 0-5489 {}}} CYCLES {}}
set a(0-5489) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5394 XREFS 89428 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-5486 {}} {259 0 0-5488 {}}} SUCCS {{259 0 0-5490 {}}} CYCLES {}}
set a(0-5490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89429 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-5484 {}} {259 0 0-5489 {}}} SUCCS {{258 0 0-5498 {}}} CYCLES {}}
set a(0-5491) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-5394 XREFS 89430 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-6022 {}}} SUCCS {{259 0 0-5492 {}} {256 0 0-6022 {}}} CYCLES {}}
set a(0-5492) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-5394 XREFS 89431 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-5491 {}}} SUCCS {{259 0 0-5493 {}}} CYCLES {}}
set a(0-5493) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-5394 XREFS 89432 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-5492 {}}} SUCCS {{258 0 0-5497 {}}} CYCLES {}}
set a(0-5494) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-5394 XREFS 89433 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5495 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5495) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-5394 XREFS 89434 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-5494 {}}} SUCCS {{259 0 0-5496 {}}} CYCLES {}}
set a(0-5496) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-5394 XREFS 89435 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-5495 {}}} SUCCS {{259 0 0-5497 {}}} CYCLES {}}
set a(0-5497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89436 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-5493 {}} {259 0 0-5496 {}}} SUCCS {{259 0 0-5498 {}}} CYCLES {}}
set a(0-5498) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89437 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-5490 {}} {259 0 0-5497 {}}} SUCCS {{258 0 0-5510 {}}} CYCLES {}}
set a(0-5499) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-5394 XREFS 89438 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5500 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5500) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-5394 XREFS 89439 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-5499 {}}} SUCCS {{259 0 0-5501 {}}} CYCLES {}}
set a(0-5501) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-5394 XREFS 89440 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-5500 {}}} SUCCS {{258 0 0-5505 {}}} CYCLES {}}
set a(0-5502) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89441 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-5503 {}}} CYCLES {}}
set a(0-5503) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-5394 XREFS 89442 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-5502 {}}} SUCCS {{259 0 0-5504 {}}} CYCLES {}}
set a(0-5504) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-5394 XREFS 89443 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-5503 {}}} SUCCS {{259 0 0-5505 {}}} CYCLES {}}
set a(0-5505) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89444 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-5501 {}} {259 0 0-5504 {}}} SUCCS {{258 0 0-5509 {}}} CYCLES {}}
set a(0-5506) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-5394 XREFS 89445 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-6021 {}}} SUCCS {{259 0 0-5507 {}} {256 0 0-6021 {}}} CYCLES {}}
set a(0-5507) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-5394 XREFS 89446 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-5506 {}}} SUCCS {{259 0 0-5508 {}}} CYCLES {}}
set a(0-5508) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-5394 XREFS 89447 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-5507 {}}} SUCCS {{259 0 0-5509 {}}} CYCLES {}}
set a(0-5509) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89448 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-5505 {}} {259 0 0-5508 {}}} SUCCS {{259 0 0-5510 {}}} CYCLES {}}
set a(0-5510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5394 XREFS 89449 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-5498 {}} {259 0 0-5509 {}}} SUCCS {{259 0 0-5511 {}}} CYCLES {}}
set a(0-5511) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-5394 XREFS 89450 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-5510 {}}} SUCCS {{258 0 0-5662 {}} {258 0 0-5666 {}} {258 0 0-6013 {}}} CYCLES {}}
set a(0-5512) {NAME asn#276 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89451 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.02852295} PREDS {} SUCCS {{259 0 0-5513 {}}} CYCLES {}}
set a(0-5513) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-5394 XREFS 89452 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.02852295} PREDS {{259 0 0-5512 {}}} SUCCS {{259 0 0-5514 {}}} CYCLES {}}
set a(0-5514) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-5394 XREFS 89453 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.02852295} PREDS {{259 0 0-5513 {}}} SUCCS {{258 0 0-5525 {}}} CYCLES {}}
set a(0-5515) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89454 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-5516 {}}} CYCLES {}}
set a(0-5516) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-5394 XREFS 89455 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-5515 {}}} SUCCS {{259 0 0-5517 {}}} CYCLES {}}
set a(0-5517) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-5394 XREFS 89456 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-5516 {}}} SUCCS {{258 0 0-5523 {}}} CYCLES {}}
set a(0-5518) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89457 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-5519 {}}} CYCLES {}}
set a(0-5519) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-5394 XREFS 89458 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-5518 {}}} SUCCS {{258 0 0-5522 {}}} CYCLES {}}
set a(0-5520) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89459 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-5521 {}}} CYCLES {}}
set a(0-5521) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-5394 XREFS 89460 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-5520 {}}} SUCCS {{259 0 0-5522 {}}} CYCLES {}}
set a(0-5522) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-5394 XREFS 89461 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-5519 {}} {259 0 0-5521 {}}} SUCCS {{259 0 0-5523 {}}} CYCLES {}}
set a(0-5523) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5394 XREFS 89462 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-5517 {}} {259 0 0-5522 {}}} SUCCS {{259 0 0-5524 {}}} CYCLES {}}
set a(0-5524) {NAME if#3:slc TYPE READSLICE PAR 0-5394 XREFS 89463 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.02852295} PREDS {{259 0 0-5523 {}}} SUCCS {{259 0 0-5525 {}}} CYCLES {}}
set a(0-5525) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89464 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.07696753449693605} PREDS {{258 0 0-5514 {}} {259 0 0-5524 {}}} SUCCS {{258 0 0-5540 {}}} CYCLES {}}
set a(0-5526) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89465 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {} SUCCS {{259 0 0-5527 {}}} CYCLES {}}
set a(0-5527) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-5394 XREFS 89466 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5526 {}}} SUCCS {{259 0 0-5528 {}}} CYCLES {}}
set a(0-5528) {NAME if#3:not#1 TYPE NOT PAR 0-5394 XREFS 89467 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5527 {}}} SUCCS {{259 0 0-5529 {}}} CYCLES {}}
set a(0-5529) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-5394 XREFS 89468 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5528 {}}} SUCCS {{259 0 0-5530 {}}} CYCLES {}}
set a(0-5530) {NAME if#3:conc TYPE CONCATENATE PAR 0-5394 XREFS 89469 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5529 {}}} SUCCS {{258 0 0-5538 {}}} CYCLES {}}
set a(0-5531) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89470 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {} SUCCS {{259 0 0-5532 {}}} CYCLES {}}
set a(0-5532) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89471 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5531 {}}} SUCCS {{259 0 0-5533 {}}} CYCLES {}}
set a(0-5533) {NAME if#3:not#2 TYPE NOT PAR 0-5394 XREFS 89472 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5532 {}}} SUCCS {{259 0 0-5534 {}}} CYCLES {}}
set a(0-5534) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-5394 XREFS 89473 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5533 {}}} SUCCS {{258 0 0-5537 {}}} CYCLES {}}
set a(0-5535) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89474 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {} SUCCS {{259 0 0-5536 {}}} CYCLES {}}
set a(0-5536) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-5394 XREFS 89475 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{259 0 0-5535 {}}} SUCCS {{259 0 0-5537 {}}} CYCLES {}}
set a(0-5537) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-5394 XREFS 89476 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.018367825} PREDS {{258 0 0-5534 {}} {259 0 0-5536 {}}} SUCCS {{259 0 0-5538 {}}} CYCLES {}}
set a(0-5538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-5394 XREFS 89477 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.07696753449693607} PREDS {{258 0 0-5530 {}} {259 0 0-5537 {}}} SUCCS {{259 0 0-5539 {}}} CYCLES {}}
set a(0-5539) {NAME if#3:slc#1 TYPE READSLICE PAR 0-5394 XREFS 89478 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.076967575} PREDS {{259 0 0-5538 {}}} SUCCS {{259 0 0-5540 {}}} CYCLES {}}
set a(0-5540) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89479 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.12541215949693607} PREDS {{258 0 0-5525 {}} {259 0 0-5539 {}}} SUCCS {{259 0 0-5541 {}} {258 0 0-5545 {}} {258 0 0-5546 {}} {258 0 0-5550 {}}} CYCLES {}}
set a(0-5541) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-5394 XREFS 89480 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{259 0 0-5540 {}}} SUCCS {{259 0 0-5542 {}}} CYCLES {}}
set a(0-5542) {NAME if#3:not#3 TYPE NOT PAR 0-5394 XREFS 89481 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{259 0 0-5541 {}}} SUCCS {{259 0 0-5543 {}}} CYCLES {}}
set a(0-5543) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89482 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{259 0 0-5542 {}}} SUCCS {{259 0 0-5544 {}}} CYCLES {}}
set a(0-5544) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-5394 XREFS 89483 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{259 0 0-5543 {}}} SUCCS {{258 0 0-5548 {}}} CYCLES {}}
set a(0-5545) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-5394 XREFS 89484 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{258 0 0-5540 {}}} SUCCS {{258 0 0-5547 {}}} CYCLES {}}
set a(0-5546) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-5394 XREFS 89485 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{258 0 0-5540 {}}} SUCCS {{259 0 0-5547 {}}} CYCLES {}}
set a(0-5547) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-5394 XREFS 89486 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1254122} PREDS {{258 0 0-5545 {}} {259 0 0-5546 {}}} SUCCS {{259 0 0-5548 {}}} CYCLES {}}
set a(0-5548) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89487 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.17385678449693606} PREDS {{258 0 0-5544 {}} {259 0 0-5547 {}}} SUCCS {{259 0 0-5549 {}}} CYCLES {}}
set a(0-5549) {NAME if#3:slc#2 TYPE READSLICE PAR 0-5394 XREFS 89488 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.173856825} PREDS {{259 0 0-5548 {}}} SUCCS {{258 0 0-5552 {}}} CYCLES {}}
set a(0-5550) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-5394 XREFS 89489 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.173856825} PREDS {{258 0 0-5540 {}}} SUCCS {{259 0 0-5551 {}}} CYCLES {}}
set a(0-5551) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-5394 XREFS 89490 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.173856825} PREDS {{259 0 0-5550 {}}} SUCCS {{259 0 0-5552 {}}} CYCLES {}}
set a(0-5552) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5394 XREFS 89491 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.22720384517895048} PREDS {{258 0 0-5549 {}} {259 0 0-5551 {}}} SUCCS {{259 0 0-5553 {}} {258 0 0-5556 {}}} CYCLES {}}
set a(0-5553) {NAME slc(exs.imod) TYPE READSLICE PAR 0-5394 XREFS 89492 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2272039} PREDS {{259 0 0-5552 {}}} SUCCS {{259 0 0-5554 {}}} CYCLES {}}
set a(0-5554) {NAME if#3:not TYPE NOT PAR 0-5394 XREFS 89493 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2272039} PREDS {{259 0 0-5553 {}}} SUCCS {{259 0 0-5555 {}}} CYCLES {}}
set a(0-5555) {NAME if#3:xor TYPE XOR PAR 0-5394 XREFS 89494 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2272039} PREDS {{259 0 0-5554 {}}} SUCCS {{259 0 0-5556 {}}} CYCLES {}}
set a(0-5556) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5394 XREFS 89495 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.27079201486227383} PREDS {{258 0 0-5552 {}} {259 0 0-5555 {}}} SUCCS {{259 0 0-5557 {}} {258 0 0-5558 {}} {258 0 0-5559 {}} {258 0 0-5560 {}}} CYCLES {}}
set a(0-5557) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-5394 XREFS 89496 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{259 0 0-5556 {}}} SUCCS {{258 0 0-5561 {}}} CYCLES {}}
set a(0-5558) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-5394 XREFS 89497 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{258 0 0-5556 {}}} SUCCS {{258 0 0-5561 {}}} CYCLES {}}
set a(0-5559) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-5394 XREFS 89498 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{258 0 0-5556 {}}} SUCCS {{258 0 0-5561 {}}} CYCLES {}}
set a(0-5560) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-5394 XREFS 89499 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{258 0 0-5556 {}}} SUCCS {{259 0 0-5561 {}}} CYCLES {}}
set a(0-5561) {NAME or TYPE OR PAR 0-5394 XREFS 89500 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{258 0 0-5559 {}} {258 0 0-5558 {}} {258 0 0-5557 {}} {259 0 0-5560 {}}} SUCCS {{258 0 0-5563 {}} {258 0 0-5566 {}}} CYCLES {}}
set a(0-5562) {NAME asn#283 TYPE ASSIGN PAR 0-5394 XREFS 89501 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{262 0 0-6023 {}}} SUCCS {{258 0 0-5564 {}} {256 0 0-6023 {}}} CYCLES {}}
set a(0-5563) {NAME exs TYPE SIGNEXTEND PAR 0-5394 XREFS 89502 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.27079207499999997} PREDS {{258 0 0-5561 {}}} SUCCS {{259 0 0-5564 {}}} CYCLES {}}
set a(0-5564) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89503 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.28719880626385386} PREDS {{258 0 0-5562 {}} {259 0 0-5563 {}}} SUCCS {{258 0 0-5647 {}} {258 0 0-5648 {}}} CYCLES {}}
set a(0-5565) {NAME asn#284 TYPE ASSIGN PAR 0-5394 XREFS 89504 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-6024 {}}} SUCCS {{258 0 0-5567 {}} {256 0 0-6024 {}}} CYCLES {}}
set a(0-5566) {NAME exs#3 TYPE SIGNEXTEND PAR 0-5394 XREFS 89505 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-5561 {}}} SUCCS {{259 0 0-5567 {}}} CYCLES {}}
set a(0-5567) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89506 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-5565 {}} {259 0 0-5566 {}}} SUCCS {{258 0 0-5674 {}} {258 0 0-5675 {}}} CYCLES {}}
set a(0-5568) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89507 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5569 {}}} CYCLES {}}
set a(0-5569) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89508 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5568 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5570) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89509 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5571 {}}} CYCLES {}}
set a(0-5571) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89510 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5570 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5572) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89511 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5573 {}}} CYCLES {}}
set a(0-5573) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89512 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5572 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5574) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89513 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5575 {}}} CYCLES {}}
set a(0-5575) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89514 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5574 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5576) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89515 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5577 {}}} CYCLES {}}
set a(0-5577) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89516 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5576 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5578) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89517 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5579 {}}} CYCLES {}}
set a(0-5579) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89518 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5578 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5580) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89519 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5581 {}}} CYCLES {}}
set a(0-5581) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89520 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5580 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5582) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89521 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5583 {}}} CYCLES {}}
set a(0-5583) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89522 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5582 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5584) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89523 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5585 {}}} CYCLES {}}
set a(0-5585) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89524 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5584 {}}} SUCCS {{258 0 0-5588 {}}} CYCLES {}}
set a(0-5586) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89525 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {} SUCCS {{259 0 0-5587 {}}} CYCLES {}}
set a(0-5587) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89526 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5586 {}}} SUCCS {{259 0 0-5588 {}}} CYCLES {}}
set a(0-5588) {NAME if#4:nor TYPE NOR PAR 0-5394 XREFS 89527 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{258 0 0-5585 {}} {258 0 0-5583 {}} {258 0 0-5581 {}} {258 0 0-5579 {}} {258 0 0-5577 {}} {258 0 0-5575 {}} {258 0 0-5573 {}} {258 0 0-5571 {}} {258 0 0-5569 {}} {259 0 0-5587 {}}} SUCCS {{259 0 0-5589 {}} {258 0 0-5611 {}} {258 0 0-5903 {}} {258 0 0-5926 {}}} CYCLES {}}
set a(0-5589) {NAME asel TYPE SELECT PAR 0-5394 XREFS 89528 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5588 {}}} SUCCS {{146 0 0-5590 {}} {146 0 0-5591 {}} {146 0 0-5592 {}} {146 0 0-5593 {}} {146 0 0-5594 {}} {146 0 0-5595 {}} {146 0 0-5596 {}} {146 0 0-5597 {}} {146 0 0-5598 {}} {146 0 0-5599 {}} {146 0 0-5600 {}} {146 0 0-5601 {}} {146 0 0-5602 {}} {146 0 0-5603 {}} {146 0 0-5604 {}} {146 0 0-5605 {}} {146 0 0-5606 {}} {146 0 0-5607 {}} {146 0 0-5608 {}} {146 0 0-5609 {}} {146 0 0-5610 {}}} CYCLES {}}
set a(0-5590) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89529 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5591 {}}} CYCLES {}}
set a(0-5591) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-5394 XREFS 89530 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5590 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5592) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89531 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5593 {}}} CYCLES {}}
set a(0-5593) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-5394 XREFS 89532 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5592 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5594) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89533 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5595 {}}} CYCLES {}}
set a(0-5595) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-5394 XREFS 89534 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5594 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5596) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89535 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5597 {}}} CYCLES {}}
set a(0-5597) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-5394 XREFS 89536 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5596 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5598) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89537 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5599 {}}} CYCLES {}}
set a(0-5599) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-5394 XREFS 89538 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5598 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5600) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89539 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5601 {}}} CYCLES {}}
set a(0-5601) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-5394 XREFS 89540 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5600 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5602) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89541 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5603 {}}} CYCLES {}}
set a(0-5603) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-5394 XREFS 89542 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5602 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5604) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89543 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5605 {}}} CYCLES {}}
set a(0-5605) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-5394 XREFS 89544 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5604 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5606) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89545 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5607 {}}} CYCLES {}}
set a(0-5607) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-5394 XREFS 89546 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5606 {}}} SUCCS {{258 0 0-5610 {}}} CYCLES {}}
set a(0-5608) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89547 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}}} SUCCS {{259 0 0-5609 {}}} CYCLES {}}
set a(0-5609) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-5394 XREFS 89548 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {259 0 0-5608 {}}} SUCCS {{259 0 0-5610 {}}} CYCLES {}}
set a(0-5610) {NAME aif:nor TYPE NOR PAR 0-5394 XREFS 89549 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{146 0 0-5589 {}} {258 0 0-5607 {}} {258 0 0-5605 {}} {258 0 0-5603 {}} {258 0 0-5601 {}} {258 0 0-5599 {}} {258 0 0-5597 {}} {258 0 0-5595 {}} {258 0 0-5593 {}} {258 0 0-5591 {}} {259 0 0-5609 {}}} SUCCS {{259 0 0-5611 {}}} CYCLES {}}
set a(0-5611) {NAME if#4:and TYPE AND PAR 0-5394 XREFS 89550 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{258 0 0-5588 {}} {258 0 0-5414 {}} {259 0 0-5610 {}}} SUCCS {{258 0 0-5613 {}} {258 0 0-5617 {}} {258 0 0-5621 {}} {258 0 0-5625 {}}} CYCLES {}}
set a(0-5612) {NAME asn#285 TYPE ASSIGN PAR 0-5394 XREFS 89551 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{262 0 0-6025 {}}} SUCCS {{258 0 0-5615 {}} {256 0 0-6025 {}}} CYCLES {}}
set a(0-5613) {NAME not#33 TYPE NOT PAR 0-5394 XREFS 89552 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{258 0 0-5611 {}}} SUCCS {{259 0 0-5614 {}}} CYCLES {}}
set a(0-5614) {NAME exs#4 TYPE SIGNEXTEND PAR 0-5394 XREFS 89553 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5613 {}}} SUCCS {{259 0 0-5615 {}}} CYCLES {}}
set a(0-5615) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89554 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.40229220626385387} PREDS {{258 0 0-5612 {}} {259 0 0-5614 {}}} SUCCS {{258 0 0-5691 {}} {258 0 0-5692 {}} {258 0 0-5693 {}} {258 0 0-5694 {}} {258 0 0-5695 {}} {258 0 0-5696 {}} {258 0 0-5697 {}} {258 0 0-5698 {}} {258 0 0-5699 {}} {258 0 0-5700 {}} {258 0 0-5708 {}}} CYCLES {}}
set a(0-5616) {NAME asn#286 TYPE ASSIGN PAR 0-5394 XREFS 89555 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{262 0 0-6026 {}}} SUCCS {{258 0 0-5619 {}} {256 0 0-6026 {}}} CYCLES {}}
set a(0-5617) {NAME not#34 TYPE NOT PAR 0-5394 XREFS 89556 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{258 0 0-5611 {}}} SUCCS {{259 0 0-5618 {}}} CYCLES {}}
set a(0-5618) {NAME exs#5 TYPE SIGNEXTEND PAR 0-5394 XREFS 89557 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.385885475} PREDS {{259 0 0-5617 {}}} SUCCS {{259 0 0-5619 {}}} CYCLES {}}
set a(0-5619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89558 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.40229220626385387} PREDS {{258 0 0-5616 {}} {259 0 0-5618 {}}} SUCCS {{258 0 0-5681 {}} {258 0 0-5682 {}} {258 0 0-5683 {}} {258 0 0-5684 {}} {258 0 0-5685 {}} {258 0 0-5686 {}} {258 0 0-5687 {}} {258 0 0-5688 {}} {258 0 0-5689 {}} {258 0 0-5690 {}} {258 0 0-5710 {}}} CYCLES {}}
set a(0-5620) {NAME asn#287 TYPE ASSIGN PAR 0-5394 XREFS 89559 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-6027 {}}} SUCCS {{258 0 0-5623 {}} {256 0 0-6027 {}}} CYCLES {}}
set a(0-5621) {NAME not#35 TYPE NOT PAR 0-5394 XREFS 89560 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-5611 {}}} SUCCS {{259 0 0-5622 {}}} CYCLES {}}
set a(0-5622) {NAME exs#6 TYPE SIGNEXTEND PAR 0-5394 XREFS 89561 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-5621 {}}} SUCCS {{259 0 0-5623 {}}} CYCLES {}}
set a(0-5623) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89562 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-5620 {}} {259 0 0-5622 {}}} SUCCS {{258 0 0-5726 {}} {258 0 0-5727 {}} {258 0 0-5728 {}} {258 0 0-5729 {}} {258 0 0-5730 {}} {258 0 0-5731 {}} {258 0 0-5732 {}} {258 0 0-5733 {}} {258 0 0-5734 {}} {258 0 0-5735 {}} {258 0 0-5743 {}}} CYCLES {}}
set a(0-5624) {NAME asn#288 TYPE ASSIGN PAR 0-5394 XREFS 89563 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-6028 {}}} SUCCS {{258 0 0-5627 {}} {256 0 0-6028 {}}} CYCLES {}}
set a(0-5625) {NAME not#10 TYPE NOT PAR 0-5394 XREFS 89564 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-5611 {}}} SUCCS {{259 0 0-5626 {}}} CYCLES {}}
set a(0-5626) {NAME exs#7 TYPE SIGNEXTEND PAR 0-5394 XREFS 89565 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-5625 {}}} SUCCS {{259 0 0-5627 {}}} CYCLES {}}
set a(0-5627) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89566 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-5624 {}} {259 0 0-5626 {}}} SUCCS {{258 0 0-5716 {}} {258 0 0-5717 {}} {258 0 0-5718 {}} {258 0 0-5719 {}} {258 0 0-5720 {}} {258 0 0-5721 {}} {258 0 0-5722 {}} {258 0 0-5723 {}} {258 0 0-5724 {}} {258 0 0-5725 {}} {258 0 0-5745 {}}} CYCLES {}}
set a(0-5628) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-5394 XREFS 89567 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.08047447499999999} PREDS {{258 0 0-5447 {}}} SUCCS {{259 0 0-5629 {}}} CYCLES {}}
set a(0-5629) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5394 XREFS 89568 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.13382149517895048} PREDS {{259 0 0-5628 {}}} SUCCS {{259 0 0-5630 {}}} CYCLES {}}
set a(0-5630) {NAME slc TYPE READSLICE PAR 0-5394 XREFS 89569 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.13382154999999998} PREDS {{259 0 0-5629 {}}} SUCCS {{259 0 0-5631 {}} {258 0 0-5637 {}}} CYCLES {}}
set a(0-5631) {NAME asel#1 TYPE SELECT PAR 0-5394 XREFS 89570 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.13382154999999998} PREDS {{259 0 0-5630 {}}} SUCCS {{146 0 0-5632 {}} {146 0 0-5633 {}} {146 0 0-5634 {}} {146 0 0-5635 {}} {146 0 0-5636 {}}} CYCLES {}}
set a(0-5632) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-5394 XREFS 89571 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.13382154999999998} PREDS {{146 0 0-5631 {}} {258 0 0-5447 {}}} SUCCS {{259 0 0-5633 {}}} CYCLES {}}
set a(0-5633) {NAME aif#1:not#1 TYPE NOT PAR 0-5394 XREFS 89572 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.13382154999999998} PREDS {{146 0 0-5631 {}} {259 0 0-5632 {}}} SUCCS {{259 0 0-5634 {}}} CYCLES {}}
set a(0-5634) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-5394 XREFS 89573 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.20156634877832225} PREDS {{146 0 0-5631 {}} {259 0 0-5633 {}}} SUCCS {{259 0 0-5635 {}}} CYCLES {}}
set a(0-5635) {NAME aif#1:slc TYPE READSLICE PAR 0-5394 XREFS 89574 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{146 0 0-5631 {}} {259 0 0-5634 {}}} SUCCS {{259 0 0-5636 {}}} CYCLES {}}
set a(0-5636) {NAME if#5:not TYPE NOT PAR 0-5394 XREFS 89575 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{146 0 0-5631 {}} {259 0 0-5635 {}}} SUCCS {{258 0 0-5638 {}}} CYCLES {}}
set a(0-5637) {NAME if#5:not#3 TYPE NOT PAR 0-5394 XREFS 89576 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{258 0 0-5630 {}}} SUCCS {{259 0 0-5638 {}}} CYCLES {}}
set a(0-5638) {NAME if#5:and TYPE AND PAR 0-5394 XREFS 89577 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{258 0 0-5636 {}} {258 0 0-5413 {}} {259 0 0-5637 {}}} SUCCS {{259 0 0-5639 {}} {258 0 0-5645 {}}} CYCLES {}}
set a(0-5639) {NAME asel#3 TYPE SELECT PAR 0-5394 XREFS 89578 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{259 0 0-5638 {}}} SUCCS {{146 0 0-5640 {}} {146 0 0-5641 {}} {146 0 0-5642 {}} {146 0 0-5643 {}} {146 0 0-5644 {}}} CYCLES {}}
set a(0-5640) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-5394 XREFS 89579 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{146 0 0-5639 {}} {258 0 0-5479 {}}} SUCCS {{259 0 0-5641 {}}} CYCLES {}}
set a(0-5641) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-5394 XREFS 89580 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.20156639999999998} PREDS {{146 0 0-5639 {}} {259 0 0-5640 {}}} SUCCS {{259 0 0-5642 {}}} CYCLES {}}
set a(0-5642) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89581 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.2871988093138832} PREDS {{146 0 0-5639 {}} {259 0 0-5641 {}}} SUCCS {{259 0 0-5643 {}}} CYCLES {}}
set a(0-5643) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-5394 XREFS 89582 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.28719885} PREDS {{146 0 0-5639 {}} {259 0 0-5642 {}}} SUCCS {{259 0 0-5644 {}}} CYCLES {}}
set a(0-5644) {NAME if#5:not#1 TYPE NOT PAR 0-5394 XREFS 89583 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.28719885} PREDS {{146 0 0-5639 {}} {259 0 0-5643 {}}} SUCCS {{259 0 0-5645 {}}} CYCLES {}}
set a(0-5645) {NAME if#5:and#1 TYPE AND PAR 0-5394 XREFS 89584 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.28719885} PREDS {{258 0 0-5638 {}} {258 0 0-5412 {}} {259 0 0-5644 {}}} SUCCS {{259 0 0-5646 {}} {258 0 0-5648 {}}} CYCLES {}}
set a(0-5646) {NAME asel#7 TYPE SELECT PAR 0-5394 XREFS 89585 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.28719885} PREDS {{259 0 0-5645 {}}} SUCCS {{146 0 0-5647 {}}} CYCLES {}}
set a(0-5647) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5394 XREFS 89586 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.3307869648622739} PREDS {{146 0 0-5646 {}} {258 0 0-5564 {}}} SUCCS {{259 0 0-5648 {}}} CYCLES {}}
set a(0-5648) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89587 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3538475875} PREDS {{258 0 0-5645 {}} {258 0 0-5564 {}} {258 0 0-5411 {}} {259 0 0-5647 {}}} SUCCS {{258 0 0-5676 {}} {258 0 0-6023 {}}} CYCLES {}}
set a(0-5649) {NAME aif#11:not#1 TYPE NOT PAR 0-5394 XREFS 89588 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-5447 {}}} SUCCS {{259 0 0-5650 {}}} CYCLES {}}
set a(0-5650) {NAME aif#11:conc TYPE CONCATENATE PAR 0-5394 XREFS 89589 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-5649 {}}} SUCCS {{259 0 0-5651 {}}} CYCLES {}}
set a(0-5651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89590 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-5650 {}}} SUCCS {{259 0 0-5652 {}}} CYCLES {}}
set a(0-5652) {NAME aif#11:slc TYPE READSLICE PAR 0-5394 XREFS 89591 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-5651 {}}} SUCCS {{259 0 0-5653 {}} {258 0 0-5659 {}}} CYCLES {}}
set a(0-5653) {NAME asel#13 TYPE SELECT PAR 0-5394 XREFS 89592 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-5652 {}}} SUCCS {{146 0 0-5654 {}} {146 0 0-5655 {}} {146 0 0-5656 {}} {146 0 0-5657 {}} {146 0 0-5658 {}}} CYCLES {}}
set a(0-5654) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-5394 XREFS 89593 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-5653 {}} {258 0 0-5479 {}}} SUCCS {{259 0 0-5655 {}}} CYCLES {}}
set a(0-5655) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-5394 XREFS 89594 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-5653 {}} {259 0 0-5654 {}}} SUCCS {{259 0 0-5656 {}}} CYCLES {}}
set a(0-5656) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89595 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-5653 {}} {259 0 0-5655 {}}} SUCCS {{259 0 0-5657 {}}} CYCLES {}}
set a(0-5657) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-5394 XREFS 89596 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-5653 {}} {259 0 0-5656 {}}} SUCCS {{259 0 0-5658 {}}} CYCLES {}}
set a(0-5658) {NAME if#6:not#1 TYPE NOT PAR 0-5394 XREFS 89597 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-5653 {}} {259 0 0-5657 {}}} SUCCS {{258 0 0-5660 {}}} CYCLES {}}
set a(0-5659) {NAME if#6:not TYPE NOT PAR 0-5394 XREFS 89598 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-5652 {}}} SUCCS {{259 0 0-5660 {}}} CYCLES {}}
set a(0-5660) {NAME if#6:and TYPE AND PAR 0-5394 XREFS 89599 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-5658 {}} {258 0 0-5410 {}} {259 0 0-5659 {}}} SUCCS {{259 0 0-5661 {}} {258 0 0-5672 {}}} CYCLES {}}
set a(0-5661) {NAME asel#17 TYPE SELECT PAR 0-5394 XREFS 89600 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-5660 {}}} SUCCS {{146 0 0-5662 {}} {146 0 0-5663 {}} {130 0 0-5664 {}} {130 0 0-5665 {}}} CYCLES {}}
set a(0-5662) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-5394 XREFS 89601 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-5661 {}} {258 0 0-5511 {}}} SUCCS {{259 0 0-5663 {}}} CYCLES {}}
set a(0-5663) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-5394 XREFS 89602 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-5661 {}} {259 0 0-5662 {}}} SUCCS {{259 0 0-5664 {}}} CYCLES {}}
set a(0-5664) {NAME aif#17:slc TYPE READSLICE PAR 0-5394 XREFS 89603 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-5661 {}} {259 0 0-5663 {}}} SUCCS {{259 0 0-5665 {}} {258 0 0-5671 {}}} CYCLES {}}
set a(0-5665) {NAME aif#17:asel TYPE SELECT PAR 0-5394 XREFS 89604 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-5661 {}} {259 0 0-5664 {}}} SUCCS {{146 0 0-5666 {}} {146 0 0-5667 {}} {146 0 0-5668 {}} {146 0 0-5669 {}} {146 0 0-5670 {}}} CYCLES {}}
set a(0-5666) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-5394 XREFS 89605 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-5665 {}} {258 0 0-5511 {}}} SUCCS {{259 0 0-5667 {}}} CYCLES {}}
set a(0-5667) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-5394 XREFS 89606 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-5665 {}} {259 0 0-5666 {}}} SUCCS {{259 0 0-5668 {}}} CYCLES {}}
set a(0-5668) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89607 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-5665 {}} {259 0 0-5667 {}}} SUCCS {{259 0 0-5669 {}}} CYCLES {}}
set a(0-5669) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-5394 XREFS 89608 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-5665 {}} {259 0 0-5668 {}}} SUCCS {{259 0 0-5670 {}}} CYCLES {}}
set a(0-5670) {NAME if#6:not#2 TYPE NOT PAR 0-5394 XREFS 89609 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-5665 {}} {259 0 0-5669 {}}} SUCCS {{258 0 0-5672 {}}} CYCLES {}}
set a(0-5671) {NAME if#6:not#4 TYPE NOT PAR 0-5394 XREFS 89610 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-5664 {}}} SUCCS {{259 0 0-5672 {}}} CYCLES {}}
set a(0-5672) {NAME if#6:and#2 TYPE AND PAR 0-5394 XREFS 89611 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-5660 {}} {258 0 0-5670 {}} {258 0 0-5409 {}} {259 0 0-5671 {}}} SUCCS {{259 0 0-5673 {}} {258 0 0-5675 {}}} CYCLES {}}
set a(0-5673) {NAME sel#6 TYPE SELECT PAR 0-5394 XREFS 89612 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-5672 {}}} SUCCS {{146 0 0-5674 {}}} CYCLES {}}
set a(0-5674) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5394 XREFS 89613 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-5673 {}} {258 0 0-5567 {}}} SUCCS {{259 0 0-5675 {}}} CYCLES {}}
set a(0-5675) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89614 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-5672 {}} {258 0 0-5567 {}} {258 0 0-5408 {}} {259 0 0-5674 {}}} SUCCS {{258 0 0-5711 {}} {258 0 0-6024 {}}} CYCLES {}}
set a(0-5676) {NAME not#2 TYPE NOT PAR 0-5394 XREFS 89615 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.353847625} PREDS {{258 0 0-5648 {}}} SUCCS {{259 0 0-5677 {}}} CYCLES {}}
set a(0-5677) {NAME conc TYPE CONCATENATE PAR 0-5394 XREFS 89616 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.353847625} PREDS {{259 0 0-5676 {}}} SUCCS {{259 0 0-5678 {}}} CYCLES {}}
set a(0-5678) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89617 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.40229220949693606} PREDS {{259 0 0-5677 {}}} SUCCS {{259 0 0-5679 {}}} CYCLES {}}
set a(0-5679) {NAME slc#2 TYPE READSLICE PAR 0-5394 XREFS 89618 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{259 0 0-5678 {}}} SUCCS {{259 0 0-5680 {}} {258 0 0-5707 {}} {258 0 0-5709 {}}} CYCLES {}}
set a(0-5680) {NAME sel#7 TYPE SELECT PAR 0-5394 XREFS 89619 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{259 0 0-5679 {}}} SUCCS {{146 0 0-5681 {}} {146 0 0-5682 {}} {146 0 0-5683 {}} {146 0 0-5684 {}} {146 0 0-5685 {}} {146 0 0-5686 {}} {146 0 0-5687 {}} {146 0 0-5688 {}} {146 0 0-5689 {}} {146 0 0-5690 {}} {146 0 0-5691 {}} {146 0 0-5692 {}} {146 0 0-5693 {}} {146 0 0-5694 {}} {146 0 0-5695 {}} {146 0 0-5696 {}} {146 0 0-5697 {}} {146 0 0-5698 {}} {146 0 0-5699 {}} {146 0 0-5700 {}} {130 0 0-5701 {}} {130 0 0-5702 {}}} CYCLES {}}
set a(0-5681) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-5394 XREFS 89620 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5682) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-5394 XREFS 89621 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5683) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-5394 XREFS 89622 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5684) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-5394 XREFS 89623 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5685) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-5394 XREFS 89624 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5686) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-5394 XREFS 89625 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5687) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-5394 XREFS 89626 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5688) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-5394 XREFS 89627 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5689) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-5394 XREFS 89628 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5690) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-5394 XREFS 89629 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5619 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5691) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-5394 XREFS 89630 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5692) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-5394 XREFS 89631 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5693) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-5394 XREFS 89632 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5694) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-5394 XREFS 89633 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5695) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-5394 XREFS 89634 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5696) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-5394 XREFS 89635 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5697) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-5394 XREFS 89636 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5698) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-5394 XREFS 89637 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5699) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-5394 XREFS 89638 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{258 0 0-5701 {}}} CYCLES {}}
set a(0-5700) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-5394 XREFS 89639 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5680 {}} {258 0 0-5615 {}}} SUCCS {{259 0 0-5701 {}}} CYCLES {}}
set a(0-5701) {NAME if#7:if:nor TYPE NOR PAR 0-5394 XREFS 89640 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{130 0 0-5680 {}} {258 0 0-5699 {}} {258 0 0-5698 {}} {258 0 0-5697 {}} {258 0 0-5696 {}} {258 0 0-5695 {}} {258 0 0-5694 {}} {258 0 0-5693 {}} {258 0 0-5692 {}} {258 0 0-5691 {}} {258 0 0-5690 {}} {258 0 0-5689 {}} {258 0 0-5688 {}} {258 0 0-5687 {}} {258 0 0-5686 {}} {258 0 0-5685 {}} {258 0 0-5684 {}} {258 0 0-5683 {}} {258 0 0-5682 {}} {258 0 0-5681 {}} {259 0 0-5700 {}}} SUCCS {{259 0 0-5702 {}} {258 0 0-5707 {}} {258 0 0-5709 {}}} CYCLES {}}
set a(0-5702) {NAME if#7:sel TYPE SELECT PAR 0-5394 XREFS 89641 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{130 0 0-5680 {}} {259 0 0-5701 {}}} SUCCS {{146 0 0-5703 {}} {146 0 0-5704 {}} {146 0 0-5705 {}} {146 0 0-5706 {}}} CYCLES {}}
set a(0-5703) {NAME asn#289 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89642 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5702 {}}} SUCCS {{259 0 0-5704 {}}} CYCLES {}}
set a(0-5704) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89643 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5702 {}} {259 0 0-5703 {}}} SUCCS {{258 0 0-5708 {}}} CYCLES {}}
set a(0-5705) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89644 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5702 {}}} SUCCS {{259 0 0-5706 {}}} CYCLES {}}
set a(0-5706) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89645 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{146 0 0-5702 {}} {259 0 0-5705 {}}} SUCCS {{258 0 0-5710 {}}} CYCLES {}}
set a(0-5707) {NAME and#7 TYPE AND PAR 0-5394 XREFS 89646 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-5679 {}} {258 0 0-5701 {}}} SUCCS {{259 0 0-5708 {}}} CYCLES {}}
set a(0-5708) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89647 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-5615 {}} {258 0 0-5704 {}} {258 0 0-5407 {}} {259 0 0-5707 {}}} SUCCS {{258 0 0-5749 {}} {258 0 0-6025 {}}} CYCLES {}}
set a(0-5709) {NAME and#8 TYPE AND PAR 0-5394 XREFS 89648 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.40229224999999996} PREDS {{258 0 0-5679 {}} {258 0 0-5701 {}}} SUCCS {{259 0 0-5710 {}}} CYCLES {}}
set a(0-5710) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89649 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.42535281249999995} PREDS {{258 0 0-5619 {}} {258 0 0-5706 {}} {258 0 0-5406 {}} {259 0 0-5709 {}}} SUCCS {{258 0 0-5775 {}} {258 0 0-5820 {}} {258 0 0-5889 {}} {258 0 0-5890 {}} {258 0 0-5891 {}} {258 0 0-5892 {}} {258 0 0-5893 {}} {258 0 0-5894 {}} {258 0 0-5895 {}} {258 0 0-5896 {}} {258 0 0-5897 {}} {258 0 0-5898 {}} {258 0 0-6026 {}}} CYCLES {}}
set a(0-5711) {NAME not#3 TYPE NOT PAR 0-5394 XREFS 89650 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-5675 {}}} SUCCS {{259 0 0-5712 {}}} CYCLES {}}
set a(0-5712) {NAME conc#1 TYPE CONCATENATE PAR 0-5394 XREFS 89651 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-5711 {}}} SUCCS {{259 0 0-5713 {}}} CYCLES {}}
set a(0-5713) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89652 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-5712 {}}} SUCCS {{259 0 0-5714 {}}} CYCLES {}}
set a(0-5714) {NAME slc#3 TYPE READSLICE PAR 0-5394 XREFS 89653 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-5713 {}}} SUCCS {{259 0 0-5715 {}} {258 0 0-5742 {}} {258 0 0-5744 {}}} CYCLES {}}
set a(0-5715) {NAME sel#9 TYPE SELECT PAR 0-5394 XREFS 89654 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-5714 {}}} SUCCS {{146 0 0-5716 {}} {146 0 0-5717 {}} {146 0 0-5718 {}} {146 0 0-5719 {}} {146 0 0-5720 {}} {146 0 0-5721 {}} {146 0 0-5722 {}} {146 0 0-5723 {}} {146 0 0-5724 {}} {146 0 0-5725 {}} {146 0 0-5726 {}} {146 0 0-5727 {}} {146 0 0-5728 {}} {146 0 0-5729 {}} {146 0 0-5730 {}} {146 0 0-5731 {}} {146 0 0-5732 {}} {146 0 0-5733 {}} {146 0 0-5734 {}} {146 0 0-5735 {}} {130 0 0-5736 {}} {130 0 0-5737 {}}} CYCLES {}}
set a(0-5716) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-5394 XREFS 89655 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5717) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-5394 XREFS 89656 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5718) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-5394 XREFS 89657 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5719) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-5394 XREFS 89658 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5720) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-5394 XREFS 89659 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5721) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-5394 XREFS 89660 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5722) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-5394 XREFS 89661 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5723) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-5394 XREFS 89662 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5724) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-5394 XREFS 89663 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5725) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-5394 XREFS 89664 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5627 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5726) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-5394 XREFS 89665 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5727) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-5394 XREFS 89666 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5728) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-5394 XREFS 89667 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5729) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-5394 XREFS 89668 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5730) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-5394 XREFS 89669 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5731) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-5394 XREFS 89670 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5732) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-5394 XREFS 89671 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5733) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-5394 XREFS 89672 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5734) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-5394 XREFS 89673 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5735) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-5394 XREFS 89674 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5715 {}} {258 0 0-5623 {}}} SUCCS {{259 0 0-5736 {}}} CYCLES {}}
set a(0-5736) {NAME if#9:if:nor TYPE NOR PAR 0-5394 XREFS 89675 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-5715 {}} {258 0 0-5734 {}} {258 0 0-5733 {}} {258 0 0-5732 {}} {258 0 0-5731 {}} {258 0 0-5730 {}} {258 0 0-5729 {}} {258 0 0-5728 {}} {258 0 0-5727 {}} {258 0 0-5726 {}} {258 0 0-5725 {}} {258 0 0-5724 {}} {258 0 0-5723 {}} {258 0 0-5722 {}} {258 0 0-5721 {}} {258 0 0-5720 {}} {258 0 0-5719 {}} {258 0 0-5718 {}} {258 0 0-5717 {}} {258 0 0-5716 {}} {259 0 0-5735 {}}} SUCCS {{259 0 0-5737 {}} {258 0 0-5742 {}} {258 0 0-5744 {}}} CYCLES {}}
set a(0-5737) {NAME if#9:sel TYPE SELECT PAR 0-5394 XREFS 89676 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-5715 {}} {259 0 0-5736 {}}} SUCCS {{146 0 0-5738 {}} {146 0 0-5739 {}} {146 0 0-5740 {}} {146 0 0-5741 {}}} CYCLES {}}
set a(0-5738) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89677 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5737 {}}} SUCCS {{259 0 0-5739 {}}} CYCLES {}}
set a(0-5739) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89678 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5737 {}} {259 0 0-5738 {}}} SUCCS {{258 0 0-5743 {}}} CYCLES {}}
set a(0-5740) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89679 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-5737 {}}} SUCCS {{259 0 0-5741 {}}} CYCLES {}}
set a(0-5741) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89680 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-5737 {}} {259 0 0-5740 {}}} SUCCS {{258 0 0-5745 {}}} CYCLES {}}
set a(0-5742) {NAME and#9 TYPE AND PAR 0-5394 XREFS 89681 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-5714 {}} {258 0 0-5736 {}}} SUCCS {{259 0 0-5743 {}}} CYCLES {}}
set a(0-5743) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89682 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-5623 {}} {258 0 0-5739 {}} {258 0 0-5405 {}} {259 0 0-5742 {}}} SUCCS {{258 0 0-5756 {}} {258 0 0-6027 {}}} CYCLES {}}
set a(0-5744) {NAME and#10 TYPE AND PAR 0-5394 XREFS 89683 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-5714 {}} {258 0 0-5736 {}}} SUCCS {{259 0 0-5745 {}}} CYCLES {}}
set a(0-5745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89684 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-5627 {}} {258 0 0-5741 {}} {258 0 0-5404 {}} {259 0 0-5744 {}}} SUCCS {{258 0 0-5805 {}} {258 0 0-6028 {}}} CYCLES {}}
set a(0-5746) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89685 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-5747 {}}} CYCLES {}}
set a(0-5747) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89686 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5746 {}}} SUCCS {{259 0 0-5748 {}}} CYCLES {}}
set a(0-5748) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-5394 XREFS 89687 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5747 {}}} SUCCS {{258 0 0-5751 {}}} CYCLES {}}
set a(0-5749) {NAME deltax_square_red:not TYPE NOT PAR 0-5394 XREFS 89688 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-5708 {}}} SUCCS {{259 0 0-5750 {}}} CYCLES {}}
set a(0-5750) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89689 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5749 {}}} SUCCS {{259 0 0-5751 {}}} CYCLES {}}
set a(0-5751) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89690 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-5748 {}} {259 0 0-5750 {}}} SUCCS {{259 0 0-5752 {}}} CYCLES {}}
set a(0-5752) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-5394 XREFS 89691 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-5751 {}}} SUCCS {{258 0 0-5760 {}} {258 0 0-5762 {}} {258 0 0-5768 {}}} CYCLES {}}
set a(0-5753) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89692 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-5754 {}}} CYCLES {}}
set a(0-5754) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89693 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5753 {}}} SUCCS {{259 0 0-5755 {}}} CYCLES {}}
set a(0-5755) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-5394 XREFS 89694 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5754 {}}} SUCCS {{258 0 0-5758 {}}} CYCLES {}}
set a(0-5756) {NAME deltax_square_blue:not TYPE NOT PAR 0-5394 XREFS 89695 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-5743 {}}} SUCCS {{259 0 0-5757 {}}} CYCLES {}}
set a(0-5757) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89696 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5756 {}}} SUCCS {{259 0 0-5758 {}}} CYCLES {}}
set a(0-5758) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89697 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-5755 {}} {259 0 0-5757 {}}} SUCCS {{259 0 0-5759 {}}} CYCLES {}}
set a(0-5759) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-5394 XREFS 89698 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-5758 {}}} SUCCS {{258 0 0-5790 {}} {258 0 0-5792 {}} {258 0 0-5798 {}}} CYCLES {}}
set a(0-5760) {NAME slc#10 TYPE READSLICE PAR 0-5394 XREFS 89699 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-5752 {}}} SUCCS {{259 0 0-5761 {}}} CYCLES {}}
set a(0-5761) {NAME asel#39 TYPE SELECT PAR 0-5394 XREFS 89700 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-5760 {}}} SUCCS {{146 0 0-5762 {}} {146 0 0-5763 {}} {146 0 0-5764 {}} {146 0 0-5765 {}} {146 0 0-5766 {}} {146 0 0-5767 {}}} CYCLES {}}
set a(0-5762) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-5394 XREFS 89701 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5761 {}} {258 0 0-5752 {}}} SUCCS {{259 0 0-5763 {}}} CYCLES {}}
set a(0-5763) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-5394 XREFS 89702 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5761 {}} {259 0 0-5762 {}}} SUCCS {{259 0 0-5764 {}}} CYCLES {}}
set a(0-5764) {NAME if#15:conc TYPE CONCATENATE PAR 0-5394 XREFS 89703 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5761 {}} {259 0 0-5763 {}}} SUCCS {{259 0 0-5765 {}}} CYCLES {}}
set a(0-5765) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89704 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-5761 {}} {259 0 0-5764 {}}} SUCCS {{259 0 0-5766 {}}} CYCLES {}}
set a(0-5766) {NAME aif#39:slc TYPE READSLICE PAR 0-5394 XREFS 89705 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5761 {}} {259 0 0-5765 {}}} SUCCS {{259 0 0-5767 {}}} CYCLES {}}
set a(0-5767) {NAME if#15:not TYPE NOT PAR 0-5394 XREFS 89706 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5761 {}} {259 0 0-5766 {}}} SUCCS {{258 0 0-5770 {}}} CYCLES {}}
set a(0-5768) {NAME slc#6 TYPE READSLICE PAR 0-5394 XREFS 89707 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-5752 {}}} SUCCS {{259 0 0-5769 {}}} CYCLES {}}
set a(0-5769) {NAME if#15:not#2 TYPE NOT PAR 0-5394 XREFS 89708 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-5768 {}}} SUCCS {{259 0 0-5770 {}}} CYCLES {}}
set a(0-5770) {NAME if#15:and TYPE AND PAR 0-5394 XREFS 89709 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-5767 {}} {258 0 0-5403 {}} {259 0 0-5769 {}}} SUCCS {{259 0 0-5771 {}} {258 0 0-5789 {}}} CYCLES {}}
set a(0-5771) {NAME asel#41 TYPE SELECT PAR 0-5394 XREFS 89710 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-5770 {}}} SUCCS {{146 0 0-5772 {}} {146 0 0-5773 {}} {146 0 0-5774 {}} {146 0 0-5775 {}} {146 0 0-5776 {}} {146 0 0-5777 {}} {130 0 0-5778 {}} {146 0 0-5779 {}} {130 0 0-5780 {}}} CYCLES {}}
set a(0-5772) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89711 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5771 {}}} SUCCS {{259 0 0-5773 {}}} CYCLES {}}
set a(0-5773) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-5394 XREFS 89712 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5771 {}} {259 0 0-5772 {}}} SUCCS {{259 0 0-5774 {}}} CYCLES {}}
set a(0-5774) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-5394 XREFS 89713 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5771 {}} {259 0 0-5773 {}}} SUCCS {{258 0 0-5777 {}}} CYCLES {}}
set a(0-5775) {NAME deltay_square_red:not TYPE NOT PAR 0-5394 XREFS 89714 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5771 {}} {258 0 0-5710 {}}} SUCCS {{259 0 0-5776 {}}} CYCLES {}}
set a(0-5776) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89715 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5771 {}} {259 0 0-5775 {}}} SUCCS {{259 0 0-5777 {}}} CYCLES {}}
set a(0-5777) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89716 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-5771 {}} {258 0 0-5774 {}} {259 0 0-5776 {}}} SUCCS {{259 0 0-5778 {}}} CYCLES {}}
set a(0-5778) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-5394 XREFS 89717 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-5771 {}} {259 0 0-5777 {}}} SUCCS {{259 0 0-5779 {}} {258 0 0-5781 {}} {258 0 0-5787 {}}} CYCLES {}}
set a(0-5779) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-5394 XREFS 89718 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-5771 {}} {259 0 0-5778 {}}} SUCCS {{259 0 0-5780 {}}} CYCLES {}}
set a(0-5780) {NAME aif#41:asel TYPE SELECT PAR 0-5394 XREFS 89719 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-5771 {}} {259 0 0-5779 {}}} SUCCS {{146 0 0-5781 {}} {146 0 0-5782 {}} {146 0 0-5783 {}} {146 0 0-5784 {}} {146 0 0-5785 {}} {146 0 0-5786 {}}} CYCLES {}}
set a(0-5781) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-5394 XREFS 89720 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-5780 {}} {258 0 0-5778 {}}} SUCCS {{259 0 0-5782 {}}} CYCLES {}}
set a(0-5782) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-5394 XREFS 89721 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-5780 {}} {259 0 0-5781 {}}} SUCCS {{259 0 0-5783 {}}} CYCLES {}}
set a(0-5783) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-5394 XREFS 89722 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-5780 {}} {259 0 0-5782 {}}} SUCCS {{259 0 0-5784 {}}} CYCLES {}}
set a(0-5784) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89723 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-5780 {}} {259 0 0-5783 {}}} SUCCS {{259 0 0-5785 {}}} CYCLES {}}
set a(0-5785) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-5394 XREFS 89724 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-5780 {}} {259 0 0-5784 {}}} SUCCS {{259 0 0-5786 {}}} CYCLES {}}
set a(0-5786) {NAME if#15:not#1 TYPE NOT PAR 0-5394 XREFS 89725 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-5780 {}} {259 0 0-5785 {}}} SUCCS {{258 0 0-5789 {}}} CYCLES {}}
set a(0-5787) {NAME aif#41:slc TYPE READSLICE PAR 0-5394 XREFS 89726 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-5778 {}}} SUCCS {{259 0 0-5788 {}}} CYCLES {}}
set a(0-5788) {NAME if#15:not#3 TYPE NOT PAR 0-5394 XREFS 89727 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-5787 {}}} SUCCS {{259 0 0-5789 {}}} CYCLES {}}
set a(0-5789) {NAME if#15:and#2 TYPE AND PAR 0-5394 XREFS 89728 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-5770 {}} {258 0 0-5786 {}} {258 0 0-5402 {}} {259 0 0-5788 {}}} SUCCS {{258 0 0-5999 {}} {258 0 0-6004 {}} {258 0 0-6011 {}}} CYCLES {}}
set a(0-5790) {NAME slc#11 TYPE READSLICE PAR 0-5394 XREFS 89729 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-5759 {}}} SUCCS {{259 0 0-5791 {}}} CYCLES {}}
set a(0-5791) {NAME asel#45 TYPE SELECT PAR 0-5394 XREFS 89730 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-5790 {}}} SUCCS {{146 0 0-5792 {}} {146 0 0-5793 {}} {146 0 0-5794 {}} {146 0 0-5795 {}} {146 0 0-5796 {}} {146 0 0-5797 {}}} CYCLES {}}
set a(0-5792) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-5394 XREFS 89731 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5791 {}} {258 0 0-5759 {}}} SUCCS {{259 0 0-5793 {}}} CYCLES {}}
set a(0-5793) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-5394 XREFS 89732 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5791 {}} {259 0 0-5792 {}}} SUCCS {{259 0 0-5794 {}}} CYCLES {}}
set a(0-5794) {NAME if#16:conc TYPE CONCATENATE PAR 0-5394 XREFS 89733 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5791 {}} {259 0 0-5793 {}}} SUCCS {{259 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89734 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-5791 {}} {259 0 0-5794 {}}} SUCCS {{259 0 0-5796 {}}} CYCLES {}}
set a(0-5796) {NAME aif#45:slc TYPE READSLICE PAR 0-5394 XREFS 89735 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-5791 {}} {259 0 0-5795 {}}} SUCCS {{259 0 0-5797 {}}} CYCLES {}}
set a(0-5797) {NAME if#16:not TYPE NOT PAR 0-5394 XREFS 89736 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-5791 {}} {259 0 0-5796 {}}} SUCCS {{258 0 0-5800 {}}} CYCLES {}}
set a(0-5798) {NAME slc#7 TYPE READSLICE PAR 0-5394 XREFS 89737 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-5759 {}}} SUCCS {{259 0 0-5799 {}}} CYCLES {}}
set a(0-5799) {NAME if#16:not#2 TYPE NOT PAR 0-5394 XREFS 89738 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-5798 {}}} SUCCS {{259 0 0-5800 {}}} CYCLES {}}
set a(0-5800) {NAME if#16:and TYPE AND PAR 0-5394 XREFS 89739 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-5797 {}} {258 0 0-5401 {}} {259 0 0-5799 {}}} SUCCS {{259 0 0-5801 {}} {258 0 0-5819 {}}} CYCLES {}}
set a(0-5801) {NAME asel#47 TYPE SELECT PAR 0-5394 XREFS 89740 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-5800 {}}} SUCCS {{146 0 0-5802 {}} {146 0 0-5803 {}} {146 0 0-5804 {}} {146 0 0-5805 {}} {146 0 0-5806 {}} {146 0 0-5807 {}} {130 0 0-5808 {}} {146 0 0-5809 {}} {130 0 0-5810 {}}} CYCLES {}}
set a(0-5802) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89741 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5801 {}}} SUCCS {{259 0 0-5803 {}}} CYCLES {}}
set a(0-5803) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-5394 XREFS 89742 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5801 {}} {259 0 0-5802 {}}} SUCCS {{259 0 0-5804 {}}} CYCLES {}}
set a(0-5804) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-5394 XREFS 89743 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5801 {}} {259 0 0-5803 {}}} SUCCS {{258 0 0-5807 {}}} CYCLES {}}
set a(0-5805) {NAME deltay_square_blue:not TYPE NOT PAR 0-5394 XREFS 89744 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5801 {}} {258 0 0-5745 {}}} SUCCS {{259 0 0-5806 {}}} CYCLES {}}
set a(0-5806) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89745 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5801 {}} {259 0 0-5805 {}}} SUCCS {{259 0 0-5807 {}}} CYCLES {}}
set a(0-5807) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5394 XREFS 89746 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-5801 {}} {258 0 0-5804 {}} {259 0 0-5806 {}}} SUCCS {{259 0 0-5808 {}}} CYCLES {}}
set a(0-5808) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-5394 XREFS 89747 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-5801 {}} {259 0 0-5807 {}}} SUCCS {{259 0 0-5809 {}} {258 0 0-5811 {}} {258 0 0-5817 {}}} CYCLES {}}
set a(0-5809) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-5394 XREFS 89748 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5801 {}} {259 0 0-5808 {}}} SUCCS {{259 0 0-5810 {}}} CYCLES {}}
set a(0-5810) {NAME aif#47:asel TYPE SELECT PAR 0-5394 XREFS 89749 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-5801 {}} {259 0 0-5809 {}}} SUCCS {{146 0 0-5811 {}} {146 0 0-5812 {}} {146 0 0-5813 {}} {146 0 0-5814 {}} {146 0 0-5815 {}} {146 0 0-5816 {}}} CYCLES {}}
set a(0-5811) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-5394 XREFS 89750 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5810 {}} {258 0 0-5808 {}}} SUCCS {{259 0 0-5812 {}}} CYCLES {}}
set a(0-5812) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-5394 XREFS 89751 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5810 {}} {259 0 0-5811 {}}} SUCCS {{259 0 0-5813 {}}} CYCLES {}}
set a(0-5813) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-5394 XREFS 89752 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5810 {}} {259 0 0-5812 {}}} SUCCS {{259 0 0-5814 {}}} CYCLES {}}
set a(0-5814) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89753 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-5810 {}} {259 0 0-5813 {}}} SUCCS {{259 0 0-5815 {}}} CYCLES {}}
set a(0-5815) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-5394 XREFS 89754 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5810 {}} {259 0 0-5814 {}}} SUCCS {{259 0 0-5816 {}}} CYCLES {}}
set a(0-5816) {NAME if#16:not#1 TYPE NOT PAR 0-5394 XREFS 89755 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5810 {}} {259 0 0-5815 {}}} SUCCS {{258 0 0-5819 {}}} CYCLES {}}
set a(0-5817) {NAME aif#47:slc TYPE READSLICE PAR 0-5394 XREFS 89756 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-5808 {}}} SUCCS {{259 0 0-5818 {}}} CYCLES {}}
set a(0-5818) {NAME if#16:not#3 TYPE NOT PAR 0-5394 XREFS 89757 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5817 {}}} SUCCS {{259 0 0-5819 {}}} CYCLES {}}
set a(0-5819) {NAME if#16:and#2 TYPE AND PAR 0-5394 XREFS 89758 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5800 {}} {258 0 0-5816 {}} {258 0 0-5400 {}} {259 0 0-5818 {}}} SUCCS {{258 0 0-6001 {}} {258 0 0-6006 {}} {258 0 0-6014 {}}} CYCLES {}}
set a(0-5820) {NAME volume_current:not TYPE NOT PAR 0-5394 XREFS 89759 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.42535285} PREDS {{258 0 0-5710 {}}} SUCCS {{259 0 0-5821 {}}} CYCLES {}}
set a(0-5821) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5394 XREFS 89760 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5108787313734284} PREDS {{259 0 0-5820 {}}} SUCCS {{259 0 0-5822 {}} {258 0 0-5824 {}} {258 0 0-5827 {}} {258 0 0-5831 {}} {258 0 0-5846 {}} {258 0 0-5853 {}} {258 0 0-5855 {}} {258 0 0-5861 {}} {258 0 0-5862 {}} {258 0 0-5863 {}} {258 0 0-5869 {}}} CYCLES {}}
set a(0-5822) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-5394 XREFS 89761 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{259 0 0-5821 {}}} SUCCS {{259 0 0-5823 {}}} CYCLES {}}
set a(0-5823) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-5394 XREFS 89762 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{259 0 0-5822 {}}} SUCCS {{258 0 0-5829 {}}} CYCLES {}}
set a(0-5824) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-5394 XREFS 89763 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5825 {}}} CYCLES {}}
set a(0-5825) {NAME volume_current:not#1 TYPE NOT PAR 0-5394 XREFS 89764 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{259 0 0-5824 {}}} SUCCS {{259 0 0-5826 {}}} CYCLES {}}
set a(0-5826) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-5394 XREFS 89765 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{259 0 0-5825 {}}} SUCCS {{258 0 0-5828 {}}} CYCLES {}}
set a(0-5827) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-5394 XREFS 89766 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5828 {}}} CYCLES {}}
set a(0-5828) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-5394 XREFS 89767 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.510878775} PREDS {{258 0 0-5826 {}} {259 0 0-5827 {}}} SUCCS {{259 0 0-5829 {}}} CYCLES {}}
set a(0-5829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89768 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.559323359496936} PREDS {{258 0 0-5823 {}} {259 0 0-5828 {}}} SUCCS {{259 0 0-5830 {}}} CYCLES {}}
set a(0-5830) {NAME volume_current:slc TYPE READSLICE PAR 0-5394 XREFS 89769 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.5593234} PREDS {{259 0 0-5829 {}}} SUCCS {{258 0 0-5833 {}}} CYCLES {}}
set a(0-5831) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-5394 XREFS 89770 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.5593234} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5832 {}}} CYCLES {}}
set a(0-5832) {NAME volume_current:conc TYPE CONCATENATE PAR 0-5394 XREFS 89771 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.5593234} PREDS {{259 0 0-5831 {}}} SUCCS {{259 0 0-5833 {}}} CYCLES {}}
set a(0-5833) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89772 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.6077679844969361} PREDS {{258 0 0-5830 {}} {259 0 0-5832 {}}} SUCCS {{259 0 0-5834 {}} {258 0 0-5837 {}} {258 0 0-5839 {}} {258 0 0-5841 {}} {258 0 0-5843 {}}} CYCLES {}}
set a(0-5834) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-5394 XREFS 89773 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6077680249999999} PREDS {{259 0 0-5833 {}}} SUCCS {{259 0 0-5835 {}}} CYCLES {}}
set a(0-5835) {NAME volume_current:not#2 TYPE NOT PAR 0-5394 XREFS 89774 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6077680249999999} PREDS {{259 0 0-5834 {}}} SUCCS {{259 0 0-5836 {}}} CYCLES {}}
set a(0-5836) {NAME volume_current:xor TYPE XOR PAR 0-5394 XREFS 89775 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6077680249999999} PREDS {{259 0 0-5835 {}}} SUCCS {{258 0 0-5838 {}}} CYCLES {}}
set a(0-5837) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-5394 XREFS 89776 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6077680249999999} PREDS {{258 0 0-5833 {}}} SUCCS {{259 0 0-5838 {}}} CYCLES {}}
set a(0-5838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-5394 XREFS 89777 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6292237362499999} PREDS {{258 0 0-5836 {}} {259 0 0-5837 {}}} SUCCS {{258 0 0-5840 {}}} CYCLES {}}
set a(0-5839) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-5394 XREFS 89778 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6292237749999999} PREDS {{258 0 0-5833 {}}} SUCCS {{259 0 0-5840 {}}} CYCLES {}}
set a(0-5840) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5394 XREFS 89779 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6728118898622738} PREDS {{258 0 0-5838 {}} {259 0 0-5839 {}}} SUCCS {{258 0 0-5845 {}} {258 0 0-5856 {}} {258 0 0-5858 {}} {258 0 0-5859 {}} {258 0 0-5860 {}}} CYCLES {}}
set a(0-5841) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-5394 XREFS 89780 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6728119499999999} PREDS {{258 0 0-5833 {}}} SUCCS {{259 0 0-5842 {}}} CYCLES {}}
set a(0-5842) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-5394 XREFS 89781 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{259 0 0-5841 {}}} SUCCS {{258 0 0-5850 {}}} CYCLES {}}
set a(0-5843) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-5394 XREFS 89782 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6728119499999999} PREDS {{258 0 0-5833 {}}} SUCCS {{259 0 0-5844 {}}} CYCLES {}}
set a(0-5844) {NAME volume_current:not#5 TYPE NOT PAR 0-5394 XREFS 89783 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{259 0 0-5843 {}}} SUCCS {{258 0 0-5849 {}}} CYCLES {}}
set a(0-5845) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-5394 XREFS 89784 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{258 0 0-5840 {}}} SUCCS {{258 0 0-5848 {}}} CYCLES {}}
set a(0-5846) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-5394 XREFS 89785 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6728119499999999} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5847 {}}} CYCLES {}}
set a(0-5847) {NAME volume_current:not#3 TYPE NOT PAR 0-5394 XREFS 89786 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{259 0 0-5846 {}}} SUCCS {{259 0 0-5848 {}}} CYCLES {}}
set a(0-5848) {NAME volume_current:nand TYPE NAND PAR 0-5394 XREFS 89787 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{258 0 0-5845 {}} {259 0 0-5847 {}}} SUCCS {{259 0 0-5849 {}}} CYCLES {}}
set a(0-5849) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-5394 XREFS 89788 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6728119499999999} PREDS {{258 0 0-5844 {}} {259 0 0-5848 {}}} SUCCS {{259 0 0-5850 {}}} CYCLES {}}
set a(0-5850) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-5394 XREFS 89789 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7135949600894752} PREDS {{258 0 0-5842 {}} {259 0 0-5849 {}}} SUCCS {{259 0 0-5851 {}}} CYCLES {}}
set a(0-5851) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-5394 XREFS 89790 LOC {1 0.9833318 1 1.0 1 1.0 2 0.713595} PREDS {{259 0 0-5850 {}}} SUCCS {{259 0 0-5852 {}}} CYCLES {}}
set a(0-5852) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-5394 XREFS 89791 LOC {1 0.9833318 2 0.713595 2 0.713595 2 0.713595} PREDS {{259 0 0-5851 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5853) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-5394 XREFS 89792 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.713595} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5854 {}}} CYCLES {}}
set a(0-5854) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-5394 XREFS 89793 LOC {1 0.780615575 2 0.713595 2 0.713595 2 0.713595} PREDS {{259 0 0-5853 {}}} SUCCS {{258 0 0-5866 {}}} CYCLES {}}
set a(0-5855) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-5394 XREFS 89794 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.713595} PREDS {{258 0 0-5821 {}}} SUCCS {{258 0 0-5865 {}}} CYCLES {}}
set a(0-5856) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89795 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5840 {}}} SUCCS {{259 0 0-5857 {}}} CYCLES {}}
set a(0-5857) {NAME volume_current:not#4 TYPE NOT PAR 0-5394 XREFS 89796 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{259 0 0-5856 {}}} SUCCS {{258 0 0-5865 {}}} CYCLES {}}
set a(0-5858) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89797 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5840 {}}} SUCCS {{258 0 0-5864 {}}} CYCLES {}}
set a(0-5859) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89798 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5840 {}}} SUCCS {{258 0 0-5864 {}}} CYCLES {}}
set a(0-5860) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89799 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5840 {}}} SUCCS {{258 0 0-5864 {}}} CYCLES {}}
set a(0-5861) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-5394 XREFS 89800 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.713595} PREDS {{258 0 0-5821 {}}} SUCCS {{258 0 0-5864 {}}} CYCLES {}}
set a(0-5862) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-5394 XREFS 89801 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.713595} PREDS {{258 0 0-5821 {}}} SUCCS {{258 0 0-5864 {}}} CYCLES {}}
set a(0-5863) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-5394 XREFS 89802 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.713595} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5864 {}}} CYCLES {}}
set a(0-5864) {NAME volume_current:or TYPE OR PAR 0-5394 XREFS 89803 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5862 {}} {258 0 0-5861 {}} {258 0 0-5860 {}} {258 0 0-5859 {}} {258 0 0-5858 {}} {259 0 0-5863 {}}} SUCCS {{259 0 0-5865 {}}} CYCLES {}}
set a(0-5865) {NAME and#1 TYPE AND PAR 0-5394 XREFS 89804 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.713595} PREDS {{258 0 0-5857 {}} {258 0 0-5855 {}} {259 0 0-5864 {}}} SUCCS {{259 0 0-5866 {}}} CYCLES {}}
set a(0-5866) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-5394 XREFS 89805 LOC {1 0.9425487499999999 2 0.713595 2 0.713595 2 0.713595} PREDS {{258 0 0-5854 {}} {259 0 0-5865 {}}} SUCCS {{259 0 0-5867 {}}} CYCLES {}}
set a(0-5867) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-5394 XREFS 89806 LOC {2 0.0 2 0.713595 2 0.713595 2 0.7509960020708272 2 0.7509960020708272} PREDS {{258 0 0-5852 {}} {259 0 0-5866 {}}} SUCCS {{259 0 0-5868 {}}} CYCLES {}}
set a(0-5868) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-5394 XREFS 89807 LOC {2 0.03740105 2 0.7509960499999999 2 0.7509960499999999 2 0.7509960499999999} PREDS {{259 0 0-5867 {}}} SUCCS {{258 0 0-5870 {}}} CYCLES {}}
set a(0-5869) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-5394 XREFS 89808 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7509960499999999} PREDS {{258 0 0-5821 {}}} SUCCS {{259 0 0-5870 {}}} CYCLES {}}
set a(0-5870) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-5394 XREFS 89809 LOC {2 0.03740105 2 0.7509960499999999 2 0.7509960499999999 2 0.8045197149089293 2 0.8045197149089293} PREDS {{258 0 0-5868 {}} {259 0 0-5869 {}}} SUCCS {{259 0 0-5871 {}} {258 0 0-5888 {}}} CYCLES {}}
set a(0-5871) {NAME if#17:conc TYPE CONCATENATE PAR 0-5394 XREFS 89810 LOC {2 0.090924775 2 0.8045197749999999 2 0.8045197749999999 2 0.8045197749999999} PREDS {{259 0 0-5870 {}}} SUCCS {{258 0 0-5875 {}}} CYCLES {}}
set a(0-5872) {NAME if#17:asn TYPE ASSIGN PAR 0-5394 XREFS 89811 LOC {1 0.269998225 2 0.8045197749999999 2 0.8045197749999999 2 0.8045197749999999} PREDS {{262 0 0-6029 {}}} SUCCS {{259 0 0-5873 {}} {256 0 0-6029 {}}} CYCLES {}}
set a(0-5873) {NAME not#9 TYPE NOT PAR 0-5394 XREFS 89812 LOC {1 0.269998225 2 0.8045197749999999 2 0.8045197749999999 2 0.8045197749999999} PREDS {{259 0 0-5872 {}}} SUCCS {{259 0 0-5874 {}}} CYCLES {}}
set a(0-5874) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-5394 XREFS 89813 LOC {1 0.269998225 2 0.8045197749999999 2 0.8045197749999999 2 0.8045197749999999} PREDS {{259 0 0-5873 {}}} SUCCS {{259 0 0-5875 {}}} CYCLES {}}
set a(0-5875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-5394 XREFS 89814 LOC {2 0.090924775 2 0.8045197749999999 2 0.8045197749999999 2 0.8681699907468814 2 0.8681699907468814} PREDS {{258 0 0-5871 {}} {259 0 0-5874 {}}} SUCCS {{259 0 0-5876 {}}} CYCLES {}}
set a(0-5876) {NAME if#17:slc TYPE READSLICE PAR 0-5394 XREFS 89815 LOC {2 0.15457505 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-5875 {}}} SUCCS {{259 0 0-5877 {}} {258 0 0-5881 {}}} CYCLES {}}
set a(0-5877) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-5394 XREFS 89816 LOC {2 0.15457505 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-5876 {}}} SUCCS {{259 0 0-5878 {}}} CYCLES {}}
set a(0-5878) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5394 XREFS 89817 LOC {2 0.15457505 2 0.8681700499999999 2 0.8681700499999999 2 0.9117581648622738 2 0.9117581648622738} PREDS {{259 0 0-5877 {}}} SUCCS {{259 0 0-5879 {}}} CYCLES {}}
set a(0-5879) {NAME slc#8 TYPE READSLICE PAR 0-5394 XREFS 89818 LOC {2 0.198163225 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-5878 {}}} SUCCS {{259 0 0-5880 {}} {258 0 0-5886 {}}} CYCLES {}}
set a(0-5880) {NAME asel#51 TYPE SELECT PAR 0-5394 XREFS 89819 LOC {2 0.198163225 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-5879 {}}} SUCCS {{146 0 0-5881 {}} {146 0 0-5882 {}} {146 0 0-5883 {}} {146 0 0-5884 {}}} CYCLES {}}
set a(0-5881) {NAME aif#51:not#1 TYPE NOT PAR 0-5394 XREFS 89820 LOC {2 0.198163225 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{146 0 0-5880 {}} {258 0 0-5876 {}}} SUCCS {{259 0 0-5882 {}}} CYCLES {}}
set a(0-5882) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5394 XREFS 89821 LOC {2 0.198163225 2 0.9117582249999999 2 0.9117582249999999 2 0.9605325755936803 2 0.9605325755936803} PREDS {{146 0 0-5880 {}} {259 0 0-5881 {}}} SUCCS {{259 0 0-5883 {}}} CYCLES {}}
set a(0-5883) {NAME aif#51:slc TYPE READSLICE PAR 0-5394 XREFS 89822 LOC {2 0.246937625 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-5880 {}} {259 0 0-5882 {}}} SUCCS {{259 0 0-5884 {}}} CYCLES {}}
set a(0-5884) {NAME if#17:not TYPE NOT PAR 0-5394 XREFS 89823 LOC {2 0.246937625 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-5880 {}} {259 0 0-5883 {}}} SUCCS {{258 0 0-5887 {}}} CYCLES {}}
set a(0-5885) {NAME asn#297 TYPE ASSIGN PAR 0-5394 XREFS 89824 LOC {1 0.269998225 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{262 0 0-6029 {}}} SUCCS {{258 0 0-5888 {}} {256 0 0-6029 {}}} CYCLES {}}
set a(0-5886) {NAME if#17:not#1 TYPE NOT PAR 0-5394 XREFS 89825 LOC {2 0.198163225 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-5879 {}}} SUCCS {{259 0 0-5887 {}}} CYCLES {}}
set a(0-5887) {NAME if#17:and TYPE AND PAR 0-5394 XREFS 89826 LOC {2 0.246937625 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-5884 {}} {258 0 0-5399 {}} {259 0 0-5886 {}}} SUCCS {{259 0 0-5888 {}}} CYCLES {}}
set a(0-5888) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5394 XREFS 89827 LOC {2 0.246937625 2 0.9605326249999999 2 0.9605326249999999 2 0.9835931874999999 2 0.9835931874999999} PREDS {{258 0 0-5885 {}} {258 0 0-5870 {}} {259 0 0-5887 {}}} SUCCS {{258 0 0-5901 {}} {258 0 0-6029 {}}} CYCLES {}}
set a(0-5889) {NAME slc(red_xy(1).sva.dfm#2.svs) TYPE READSLICE PAR 0-5394 XREFS 89828 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5890) {NAME slc(red_xy(1).sva.dfm#2.svs)#1 TYPE READSLICE PAR 0-5394 XREFS 89829 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5891) {NAME slc(red_xy(1).sva.dfm#2.svs)#2 TYPE READSLICE PAR 0-5394 XREFS 89830 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5892) {NAME slc(red_xy(1).sva.dfm#2.svs)#3 TYPE READSLICE PAR 0-5394 XREFS 89831 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5893) {NAME slc(red_xy(1).sva.dfm#2.svs)#4 TYPE READSLICE PAR 0-5394 XREFS 89832 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5894) {NAME slc(red_xy(1).sva.dfm#2.svs)#5 TYPE READSLICE PAR 0-5394 XREFS 89833 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5895) {NAME slc(red_xy(1).sva.dfm#2.svs)#6 TYPE READSLICE PAR 0-5394 XREFS 89834 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5896) {NAME slc(red_xy(1).sva.dfm#2.svs)#7 TYPE READSLICE PAR 0-5394 XREFS 89835 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5897) {NAME slc(red_xy(1).sva.dfm#2.svs)#8 TYPE READSLICE PAR 0-5394 XREFS 89836 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{258 0 0-5899 {}}} CYCLES {}}
set a(0-5898) {NAME slc(red_xy(1).sva.dfm#2.svs)#9 TYPE READSLICE PAR 0-5394 XREFS 89837 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5710 {}}} SUCCS {{259 0 0-5899 {}}} CYCLES {}}
set a(0-5899) {NAME or#3 TYPE OR PAR 0-5394 XREFS 89838 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.9835932249999999} PREDS {{258 0 0-5897 {}} {258 0 0-5896 {}} {258 0 0-5895 {}} {258 0 0-5894 {}} {258 0 0-5893 {}} {258 0 0-5892 {}} {258 0 0-5891 {}} {258 0 0-5890 {}} {258 0 0-5889 {}} {259 0 0-5898 {}}} SUCCS {{259 0 0-5900 {}}} CYCLES {}}
set a(0-5900) {NAME exs#14 TYPE SIGNEXTEND PAR 0-5394 XREFS 89839 LOC {1 0.69508965 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{259 0 0-5899 {}}} SUCCS {{259 0 0-5901 {}}} CYCLES {}}
set a(0-5901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#15 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89840 LOC {2 0.269998225 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-5888 {}} {259 0 0-5900 {}}} SUCCS {{259 0 0-5902 {}}} CYCLES {}}
set a(0-5902) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME if#18:io_write(volume:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-5394 XREFS 89841 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-5902 {}} {80 0 0-6019 {}} {259 0 0-5901 {}}} SUCCS {{260 0 0-5902 {}} {80 0 0-6019 {}}} CYCLES {}}
set a(0-5903) {NAME osel#2 TYPE SELECT PAR 0-5394 XREFS 89842 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5588 {}}} SUCCS {{146 0 0-5904 {}} {146 0 0-5905 {}} {146 0 0-5906 {}} {146 0 0-5907 {}} {146 0 0-5908 {}} {146 0 0-5909 {}} {146 0 0-5910 {}} {146 0 0-5911 {}} {146 0 0-5912 {}} {146 0 0-5913 {}} {146 0 0-5914 {}} {146 0 0-5915 {}} {146 0 0-5916 {}} {146 0 0-5917 {}} {146 0 0-5918 {}} {146 0 0-5919 {}} {146 0 0-5920 {}} {146 0 0-5921 {}} {146 0 0-5922 {}} {146 0 0-5923 {}} {146 0 0-5924 {}} {146 0 0-5925 {}}} CYCLES {}}
set a(0-5904) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89843 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5905 {}}} CYCLES {}}
set a(0-5905) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89844 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5904 {}}} SUCCS {{258 0 0-5925 {}}} CYCLES {}}
set a(0-5906) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89845 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5907 {}}} CYCLES {}}
set a(0-5907) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89846 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5906 {}}} SUCCS {{258 0 0-5925 {}}} CYCLES {}}
set a(0-5908) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89847 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5909 {}}} CYCLES {}}
set a(0-5909) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89848 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5908 {}}} SUCCS {{258 0 0-5925 {}}} CYCLES {}}
set a(0-5910) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89849 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5911 {}}} CYCLES {}}
set a(0-5911) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89850 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5910 {}}} SUCCS {{258 0 0-5925 {}}} CYCLES {}}
set a(0-5912) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89851 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5913 {}}} CYCLES {}}
set a(0-5913) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89852 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5912 {}}} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5914) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89853 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5915 {}}} CYCLES {}}
set a(0-5915) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89854 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5914 {}}} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5916) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89855 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5917 {}}} CYCLES {}}
set a(0-5917) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89856 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5916 {}}} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5918) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89857 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5919 {}}} CYCLES {}}
set a(0-5919) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89858 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5918 {}}} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5920) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89859 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5921 {}}} CYCLES {}}
set a(0-5921) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89860 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5920 {}}} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5922) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89861 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}}} SUCCS {{259 0 0-5923 {}}} CYCLES {}}
set a(0-5923) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89862 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {259 0 0-5922 {}}} SUCCS {{259 0 0-5924 {}}} CYCLES {}}
set a(0-5924) {NAME oelse#2:nor TYPE NOR PAR 0-5394 XREFS 89863 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {258 0 0-5921 {}} {258 0 0-5919 {}} {258 0 0-5917 {}} {258 0 0-5915 {}} {258 0 0-5913 {}} {259 0 0-5923 {}}} SUCCS {{259 0 0-5925 {}}} CYCLES {}}
set a(0-5925) {NAME oelse#2:and TYPE AND PAR 0-5394 XREFS 89864 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5903 {}} {258 0 0-5911 {}} {258 0 0-5909 {}} {258 0 0-5907 {}} {258 0 0-5905 {}} {259 0 0-5924 {}}} SUCCS {{259 0 0-5926 {}}} CYCLES {}}
set a(0-5926) {NAME if#19:or TYPE OR PAR 0-5394 XREFS 89865 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5588 {}} {258 0 0-5398 {}} {259 0 0-5925 {}}} SUCCS {{259 0 0-5927 {}} {258 0 0-5950 {}}} CYCLES {}}
set a(0-5927) {NAME osel#3 TYPE SELECT PAR 0-5394 XREFS 89866 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5926 {}}} SUCCS {{146 0 0-5928 {}} {146 0 0-5929 {}} {146 0 0-5930 {}} {146 0 0-5931 {}} {146 0 0-5932 {}} {146 0 0-5933 {}} {146 0 0-5934 {}} {146 0 0-5935 {}} {146 0 0-5936 {}} {146 0 0-5937 {}} {146 0 0-5938 {}} {146 0 0-5939 {}} {146 0 0-5940 {}} {146 0 0-5941 {}} {146 0 0-5942 {}} {146 0 0-5943 {}} {146 0 0-5944 {}} {146 0 0-5945 {}} {146 0 0-5946 {}} {146 0 0-5947 {}} {146 0 0-5948 {}} {146 0 0-5949 {}}} CYCLES {}}
set a(0-5928) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89867 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5929 {}}} CYCLES {}}
set a(0-5929) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89868 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5928 {}}} SUCCS {{258 0 0-5949 {}}} CYCLES {}}
set a(0-5930) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89869 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5931 {}}} CYCLES {}}
set a(0-5931) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89870 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5930 {}}} SUCCS {{258 0 0-5949 {}}} CYCLES {}}
set a(0-5932) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89871 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5933 {}}} CYCLES {}}
set a(0-5933) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89872 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5932 {}}} SUCCS {{258 0 0-5949 {}}} CYCLES {}}
set a(0-5934) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89873 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5935 {}}} CYCLES {}}
set a(0-5935) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89874 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5934 {}}} SUCCS {{258 0 0-5949 {}}} CYCLES {}}
set a(0-5936) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89875 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5937 {}}} CYCLES {}}
set a(0-5937) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89876 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5936 {}}} SUCCS {{258 0 0-5948 {}}} CYCLES {}}
set a(0-5938) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89877 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5939 {}}} CYCLES {}}
set a(0-5939) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89878 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5938 {}}} SUCCS {{258 0 0-5948 {}}} CYCLES {}}
set a(0-5940) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89879 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5941 {}}} CYCLES {}}
set a(0-5941) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89880 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5940 {}}} SUCCS {{258 0 0-5948 {}}} CYCLES {}}
set a(0-5942) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89881 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5943 {}}} CYCLES {}}
set a(0-5943) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89882 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5942 {}}} SUCCS {{258 0 0-5948 {}}} CYCLES {}}
set a(0-5944) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89883 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5945 {}}} CYCLES {}}
set a(0-5945) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89884 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5944 {}}} SUCCS {{258 0 0-5948 {}}} CYCLES {}}
set a(0-5946) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89885 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}}} SUCCS {{259 0 0-5947 {}}} CYCLES {}}
set a(0-5947) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89886 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {259 0 0-5946 {}}} SUCCS {{259 0 0-5948 {}}} CYCLES {}}
set a(0-5948) {NAME oelse#3:nor TYPE NOR PAR 0-5394 XREFS 89887 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {258 0 0-5945 {}} {258 0 0-5943 {}} {258 0 0-5941 {}} {258 0 0-5939 {}} {258 0 0-5937 {}} {259 0 0-5947 {}}} SUCCS {{259 0 0-5949 {}}} CYCLES {}}
set a(0-5949) {NAME oelse#3:and TYPE AND PAR 0-5394 XREFS 89888 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5927 {}} {258 0 0-5935 {}} {258 0 0-5933 {}} {258 0 0-5931 {}} {258 0 0-5929 {}} {259 0 0-5948 {}}} SUCCS {{259 0 0-5950 {}}} CYCLES {}}
set a(0-5950) {NAME if#19:or#1 TYPE OR PAR 0-5394 XREFS 89889 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5926 {}} {258 0 0-5397 {}} {259 0 0-5949 {}}} SUCCS {{259 0 0-5951 {}} {258 0 0-5974 {}}} CYCLES {}}
set a(0-5951) {NAME osel#4 TYPE SELECT PAR 0-5394 XREFS 89890 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5950 {}}} SUCCS {{146 0 0-5952 {}} {146 0 0-5953 {}} {146 0 0-5954 {}} {146 0 0-5955 {}} {146 0 0-5956 {}} {146 0 0-5957 {}} {146 0 0-5958 {}} {146 0 0-5959 {}} {146 0 0-5960 {}} {146 0 0-5961 {}} {146 0 0-5962 {}} {146 0 0-5963 {}} {146 0 0-5964 {}} {146 0 0-5965 {}} {146 0 0-5966 {}} {146 0 0-5967 {}} {146 0 0-5968 {}} {146 0 0-5969 {}} {146 0 0-5970 {}} {146 0 0-5971 {}} {146 0 0-5972 {}} {146 0 0-5973 {}}} CYCLES {}}
set a(0-5952) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89891 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5953 {}}} CYCLES {}}
set a(0-5953) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89892 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5952 {}}} SUCCS {{258 0 0-5973 {}}} CYCLES {}}
set a(0-5954) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89893 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5955 {}}} CYCLES {}}
set a(0-5955) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89894 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5954 {}}} SUCCS {{258 0 0-5973 {}}} CYCLES {}}
set a(0-5956) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89895 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5957 {}}} CYCLES {}}
set a(0-5957) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89896 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5956 {}}} SUCCS {{258 0 0-5973 {}}} CYCLES {}}
set a(0-5958) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89897 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5959 {}}} CYCLES {}}
set a(0-5959) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89898 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5958 {}}} SUCCS {{258 0 0-5973 {}}} CYCLES {}}
set a(0-5960) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89899 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5961 {}}} CYCLES {}}
set a(0-5961) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89900 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5960 {}}} SUCCS {{258 0 0-5972 {}}} CYCLES {}}
set a(0-5962) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89901 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5963 {}}} CYCLES {}}
set a(0-5963) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89902 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5962 {}}} SUCCS {{258 0 0-5972 {}}} CYCLES {}}
set a(0-5964) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89903 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5965 {}}} CYCLES {}}
set a(0-5965) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89904 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5964 {}}} SUCCS {{258 0 0-5972 {}}} CYCLES {}}
set a(0-5966) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89905 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5967 {}}} CYCLES {}}
set a(0-5967) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89906 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5966 {}}} SUCCS {{258 0 0-5972 {}}} CYCLES {}}
set a(0-5968) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89907 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5969 {}}} CYCLES {}}
set a(0-5969) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89908 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5968 {}}} SUCCS {{258 0 0-5972 {}}} CYCLES {}}
set a(0-5970) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89909 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}}} SUCCS {{259 0 0-5971 {}}} CYCLES {}}
set a(0-5971) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89910 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {259 0 0-5970 {}}} SUCCS {{259 0 0-5972 {}}} CYCLES {}}
set a(0-5972) {NAME oelse#4:nor TYPE NOR PAR 0-5394 XREFS 89911 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {258 0 0-5969 {}} {258 0 0-5967 {}} {258 0 0-5965 {}} {258 0 0-5963 {}} {258 0 0-5961 {}} {259 0 0-5971 {}}} SUCCS {{259 0 0-5973 {}}} CYCLES {}}
set a(0-5973) {NAME oelse#4:and TYPE AND PAR 0-5394 XREFS 89912 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5951 {}} {258 0 0-5959 {}} {258 0 0-5957 {}} {258 0 0-5955 {}} {258 0 0-5953 {}} {259 0 0-5972 {}}} SUCCS {{259 0 0-5974 {}}} CYCLES {}}
set a(0-5974) {NAME if#19:or#2 TYPE OR PAR 0-5394 XREFS 89913 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5950 {}} {258 0 0-5396 {}} {259 0 0-5973 {}}} SUCCS {{259 0 0-5975 {}} {258 0 0-5998 {}}} CYCLES {}}
set a(0-5975) {NAME osel#5 TYPE SELECT PAR 0-5394 XREFS 89914 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5974 {}}} SUCCS {{146 0 0-5976 {}} {146 0 0-5977 {}} {146 0 0-5978 {}} {146 0 0-5979 {}} {146 0 0-5980 {}} {146 0 0-5981 {}} {146 0 0-5982 {}} {146 0 0-5983 {}} {146 0 0-5984 {}} {146 0 0-5985 {}} {146 0 0-5986 {}} {146 0 0-5987 {}} {146 0 0-5988 {}} {146 0 0-5989 {}} {146 0 0-5990 {}} {146 0 0-5991 {}} {146 0 0-5992 {}} {146 0 0-5993 {}} {146 0 0-5994 {}} {146 0 0-5995 {}} {146 0 0-5996 {}} {146 0 0-5997 {}}} CYCLES {}}
set a(0-5976) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89915 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5977 {}}} CYCLES {}}
set a(0-5977) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-5394 XREFS 89916 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5976 {}}} SUCCS {{258 0 0-5997 {}}} CYCLES {}}
set a(0-5978) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89917 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5979 {}}} CYCLES {}}
set a(0-5979) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5394 XREFS 89918 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5978 {}}} SUCCS {{258 0 0-5997 {}}} CYCLES {}}
set a(0-5980) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89919 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5981 {}}} CYCLES {}}
set a(0-5981) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5394 XREFS 89920 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5980 {}}} SUCCS {{258 0 0-5997 {}}} CYCLES {}}
set a(0-5982) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89921 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5983 {}}} CYCLES {}}
set a(0-5983) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5394 XREFS 89922 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5982 {}}} SUCCS {{258 0 0-5997 {}}} CYCLES {}}
set a(0-5984) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89923 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5985 {}}} CYCLES {}}
set a(0-5985) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5394 XREFS 89924 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5984 {}}} SUCCS {{258 0 0-5996 {}}} CYCLES {}}
set a(0-5986) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89925 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5987 {}}} CYCLES {}}
set a(0-5987) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5394 XREFS 89926 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5986 {}}} SUCCS {{258 0 0-5996 {}}} CYCLES {}}
set a(0-5988) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89927 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5989 {}}} CYCLES {}}
set a(0-5989) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5394 XREFS 89928 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5988 {}}} SUCCS {{258 0 0-5996 {}}} CYCLES {}}
set a(0-5990) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89929 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5991 {}}} CYCLES {}}
set a(0-5991) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5394 XREFS 89930 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5990 {}}} SUCCS {{258 0 0-5996 {}}} CYCLES {}}
set a(0-5992) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89931 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5993 {}}} CYCLES {}}
set a(0-5993) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5394 XREFS 89932 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5992 {}}} SUCCS {{258 0 0-5996 {}}} CYCLES {}}
set a(0-5994) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89933 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}}} SUCCS {{259 0 0-5995 {}}} CYCLES {}}
set a(0-5995) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5394 XREFS 89934 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {259 0 0-5994 {}}} SUCCS {{259 0 0-5996 {}}} CYCLES {}}
set a(0-5996) {NAME oelse#5:nor TYPE NOR PAR 0-5394 XREFS 89935 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {258 0 0-5993 {}} {258 0 0-5991 {}} {258 0 0-5989 {}} {258 0 0-5987 {}} {258 0 0-5985 {}} {259 0 0-5995 {}}} SUCCS {{259 0 0-5997 {}}} CYCLES {}}
set a(0-5997) {NAME oelse#5:and TYPE AND PAR 0-5394 XREFS 89936 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5975 {}} {258 0 0-5983 {}} {258 0 0-5981 {}} {258 0 0-5979 {}} {258 0 0-5977 {}} {259 0 0-5996 {}}} SUCCS {{259 0 0-5998 {}}} CYCLES {}}
set a(0-5998) {NAME if#19:or#3 TYPE OR PAR 0-5394 XREFS 89937 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5974 {}} {258 0 0-5395 {}} {259 0 0-5997 {}}} SUCCS {{258 0 0-6002 {}} {258 0 0-6008 {}} {258 0 0-6016 {}}} CYCLES {}}
set a(0-5999) {NAME exs#8 TYPE SIGNEXTEND PAR 0-5394 XREFS 89938 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-5789 {}}} SUCCS {{259 0 0-6000 {}}} CYCLES {}}
set a(0-6000) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89939 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-5447 {}} {259 0 0-5999 {}}} SUCCS {{258 0 0-6003 {}}} CYCLES {}}
set a(0-6001) {NAME exs#11 TYPE SIGNEXTEND PAR 0-5394 XREFS 89940 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-5819 {}}} SUCCS {{258 0 0-6003 {}}} CYCLES {}}
set a(0-6002) {NAME exs#15 TYPE SIGNEXTEND PAR 0-5394 XREFS 89941 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-5998 {}}} SUCCS {{259 0 0-6003 {}}} CYCLES {}}
set a(0-6003) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-5394 XREFS 89942 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-6001 {}} {258 0 0-6000 {}} {259 0 0-6002 {}}} SUCCS {{258 0 0-6018 {}}} CYCLES {}}
set a(0-6004) {NAME not#39 TYPE NOT PAR 0-5394 XREFS 89943 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5789 {}}} SUCCS {{259 0 0-6005 {}}} CYCLES {}}
set a(0-6005) {NAME exs#9 TYPE SIGNEXTEND PAR 0-5394 XREFS 89944 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6004 {}}} SUCCS {{258 0 0-6010 {}}} CYCLES {}}
set a(0-6006) {NAME not#41 TYPE NOT PAR 0-5394 XREFS 89945 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5819 {}}} SUCCS {{259 0 0-6007 {}}} CYCLES {}}
set a(0-6007) {NAME exs#12 TYPE SIGNEXTEND PAR 0-5394 XREFS 89946 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6006 {}}} SUCCS {{258 0 0-6010 {}}} CYCLES {}}
set a(0-6008) {NAME not#43 TYPE NOT PAR 0-5394 XREFS 89947 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5998 {}}} SUCCS {{259 0 0-6009 {}}} CYCLES {}}
set a(0-6009) {NAME exs#16 TYPE SIGNEXTEND PAR 0-5394 XREFS 89948 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6008 {}}} SUCCS {{259 0 0-6010 {}}} CYCLES {}}
set a(0-6010) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#17 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-5394 XREFS 89949 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-6007 {}} {258 0 0-6005 {}} {258 0 0-5479 {}} {259 0 0-6009 {}}} SUCCS {{258 0 0-6018 {}}} CYCLES {}}
set a(0-6011) {NAME not#20 TYPE NOT PAR 0-5394 XREFS 89950 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-5789 {}}} SUCCS {{259 0 0-6012 {}}} CYCLES {}}
set a(0-6012) {NAME exs#10 TYPE SIGNEXTEND PAR 0-5394 XREFS 89951 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-6011 {}}} SUCCS {{259 0 0-6013 {}}} CYCLES {}}
set a(0-6013) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89952 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-5511 {}} {259 0 0-6012 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6014) {NAME exs#13 TYPE SIGNEXTEND PAR 0-5394 XREFS 89953 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-5819 {}}} SUCCS {{259 0 0-6015 {}}} CYCLES {}}
set a(0-6015) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89954 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-6013 {}} {259 0 0-6014 {}}} SUCCS {{258 0 0-6017 {}}} CYCLES {}}
set a(0-6016) {NAME exs#17 TYPE SIGNEXTEND PAR 0-5394 XREFS 89955 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-5998 {}}} SUCCS {{259 0 0-6017 {}}} CYCLES {}}
set a(0-6017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5394 XREFS 89956 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-6015 {}} {259 0 0-6016 {}}} SUCCS {{259 0 0-6018 {}}} CYCLES {}}
set a(0-6018) {NAME conc#11 TYPE CONCATENATE PAR 0-5394 XREFS 89957 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-6010 {}} {258 0 0-6003 {}} {259 0 0-6017 {}}} SUCCS {{259 0 0-6019 {}}} CYCLES {}}
set a(0-6019) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-5394 XREFS 89958 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-6019 {}} {80 0 0-5902 {}} {259 0 0-6018 {}}} SUCCS {{80 0 0-5902 {}} {260 0 0-6019 {}}} CYCLES {}}
set a(0-6020) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-5394 XREFS 89959 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.731128} PREDS {} SUCCS {{259 0 0-6021 {}}} CYCLES {}}
set a(0-6021) {NAME vin:asn TYPE ASSIGN PAR 0-5394 XREFS 89960 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.731128} PREDS {{260 0 0-6021 {}} {256 0 0-5415 {}} {256 0 0-5430 {}} {256 0 0-5435 {}} {256 0 0-5442 {}} {256 0 0-5462 {}} {256 0 0-5467 {}} {256 0 0-5474 {}} {256 0 0-5494 {}} {256 0 0-5499 {}} {256 0 0-5506 {}} {259 0 0-6020 {}}} SUCCS {{262 0 0-5415 {}} {262 0 0-5430 {}} {262 0 0-5435 {}} {262 0 0-5442 {}} {262 0 0-5462 {}} {262 0 0-5467 {}} {262 0 0-5474 {}} {262 0 0-5494 {}} {262 0 0-5499 {}} {262 0 0-5506 {}} {260 0 0-6021 {}}} CYCLES {}}
set a(0-6022) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-5394 XREFS 89961 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.649788725} PREDS {{260 0 0-6022 {}} {256 0 0-5416 {}} {256 0 0-5418 {}} {256 0 0-5427 {}} {256 0 0-5448 {}} {256 0 0-5450 {}} {256 0 0-5459 {}} {256 0 0-5480 {}} {256 0 0-5482 {}} {256 0 0-5491 {}} {258 0 0-5415 {}}} SUCCS {{262 0 0-5416 {}} {262 0 0-5418 {}} {262 0 0-5427 {}} {262 0 0-5448 {}} {262 0 0-5450 {}} {262 0 0-5459 {}} {262 0 0-5480 {}} {262 0 0-5482 {}} {262 0 0-5491 {}} {260 0 0-6022 {}}} CYCLES {}}
set a(0-6023) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-5394 XREFS 89962 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.27079207499999997} PREDS {{260 0 0-6023 {}} {256 0 0-5562 {}} {258 0 0-5648 {}}} SUCCS {{262 0 0-5562 {}} {260 0 0-6023 {}}} CYCLES {}}
set a(0-6024) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-5394 XREFS 89963 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-6024 {}} {256 0 0-5565 {}} {258 0 0-5675 {}}} SUCCS {{262 0 0-5565 {}} {260 0 0-6024 {}}} CYCLES {}}
set a(0-6025) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-5394 XREFS 89964 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.385885475} PREDS {{260 0 0-6025 {}} {256 0 0-5612 {}} {258 0 0-5708 {}}} SUCCS {{262 0 0-5612 {}} {260 0 0-6025 {}}} CYCLES {}}
set a(0-6026) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-5394 XREFS 89965 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.385885475} PREDS {{260 0 0-6026 {}} {256 0 0-5616 {}} {258 0 0-5710 {}}} SUCCS {{262 0 0-5616 {}} {260 0 0-6026 {}}} CYCLES {}}
set a(0-6027) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-5394 XREFS 89966 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-6027 {}} {256 0 0-5620 {}} {258 0 0-5743 {}}} SUCCS {{262 0 0-5620 {}} {260 0 0-6027 {}}} CYCLES {}}
set a(0-6028) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-5394 XREFS 89967 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-6028 {}} {256 0 0-5624 {}} {258 0 0-5745 {}}} SUCCS {{262 0 0-5624 {}} {260 0 0-6028 {}}} CYCLES {}}
set a(0-6029) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-5394 XREFS 89968 LOC {2 0.269998225 2 0.9835932249999999 2 0.9835932249999999 3 0.8045197749999999} PREDS {{260 0 0-6029 {}} {256 0 0-5872 {}} {256 0 0-5885 {}} {258 0 0-5888 {}}} SUCCS {{262 0 0-5872 {}} {262 0 0-5885 {}} {260 0 0-6029 {}}} CYCLES {}}
set a(0-5394) {CHI {0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510 0-5511 0-5512 0-5513 0-5514 0-5515 0-5516 0-5517 0-5518 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556 0-5557 0-5558 0-5559 0-5560 0-5561 0-5562 0-5563 0-5564 0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583 0-5584 0-5585 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613 0-5614 0-5615 0-5616 0-5617 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5638 0-5639 0-5640 0-5641 0-5642 0-5643 0-5644 0-5645 0-5646 0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684 0-5685 0-5686 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5702 0-5703 0-5704 0-5705 0-5706 0-5707 0-5708 0-5709 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5762 0-5763 0-5764 0-5765 0-5766 0-5767 0-5768 0-5769 0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787 0-5788 0-5789 0-5790 0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805 0-5806 0-5807 0-5808 0-5809 0-5810 0-5811 0-5812 0-5813 0-5814 0-5815 0-5816 0-5817 0-5818 0-5819 0-5820 0-5821 0-5822 0-5823 0-5824 0-5825 0-5826 0-5827 0-5828 0-5829 0-5830 0-5831 0-5832 0-5833 0-5834 0-5835 0-5836 0-5837 0-5838 0-5839 0-5840 0-5841 0-5842 0-5843 0-5844 0-5845 0-5846 0-5847 0-5848 0-5849 0-5850 0-5851 0-5852 0-5853 0-5854 0-5855 0-5856 0-5857 0-5858 0-5859 0-5860 0-5861 0-5862 0-5863 0-5864 0-5865 0-5866 0-5867 0-5868 0-5869 0-5870 0-5871 0-5872 0-5873 0-5874 0-5875 0-5876 0-5877 0-5878 0-5879 0-5880 0-5881 0-5882 0-5883 0-5884 0-5885 0-5886 0-5887 0-5888 0-5889 0-5890 0-5891 0-5892 0-5893 0-5894 0-5895 0-5896 0-5897 0-5898 0-5899 0-5900 0-5901 0-5902 0-5903 0-5904 0-5905 0-5906 0-5907 0-5908 0-5909 0-5910 0-5911 0-5912 0-5913 0-5914 0-5915 0-5916 0-5917 0-5918 0-5919 0-5920 0-5921 0-5922 0-5923 0-5924 0-5925 0-5926 0-5927 0-5928 0-5929 0-5930 0-5931 0-5932 0-5933 0-5934 0-5935 0-5936 0-5937 0-5938 0-5939 0-5940 0-5941 0-5942 0-5943 0-5944 0-5945 0-5946 0-5947 0-5948 0-5949 0-5950 0-5951 0-5952 0-5953 0-5954 0-5955 0-5956 0-5957 0-5958 0-5959 0-5960 0-5961 0-5962 0-5963 0-5964 0-5965 0-5966 0-5967 0-5968 0-5969 0-5970 0-5971 0-5972 0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991 0-5992 0-5993 0-5994 0-5995 0-5996 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-6008 0-6009 0-6010 0-6011 0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-5384 XREFS 89969 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-5394 {}} {258 0 0-5392 {}} {258 0 0-5391 {}} {258 0 0-5390 {}} {258 0 0-5389 {}} {258 0 0-5388 {}} {258 0 0-5387 {}} {258 0 0-5385 {}} {258 0 0-5386 {}} {259 0 0-5393 {}}} SUCCS {{772 0 0-5385 {}} {772 0 0-5386 {}} {772 0 0-5387 {}} {772 0 0-5388 {}} {772 0 0-5389 {}} {772 0 0-5390 {}} {772 0 0-5391 {}} {772 0 0-5392 {}} {772 0 0-5393 {}} {774 0 0-5394 {}}} CYCLES {}}
set a(0-5384) {CHI {0-5385 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 89970 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5384-TOTALCYCLES) {3}
set a(0-5384-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-5420 0-5425 0-5452 0-5457 0-5484 0-5489} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-5426 0-5433 0-5441 0-5458 0-5465 0-5473 0-5490 0-5497 0-5505 0-5668 0-5821} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-5434 0-5445 0-5466 0-5477 0-5498 0-5509 0-5751 0-5758 0-5777 0-5807} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-5446 0-5478 0-5510} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-5523 0-5552 0-5629} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-5525 0-5540 0-5548 0-5678 0-5713 0-5829 0-5833} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-5538 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-5556 0-5647 0-5674 0-5840 0-5878} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-5564 0-5567 0-5901} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-5615 0-5619 0-5623 0-5627 0-6013} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-5634 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-5642 0-5651 0-5656 0-5765 0-5784 0-5795 0-5814} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-5648 0-5675 0-5888} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-5663 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-5708 0-5710 0-5743 0-5745} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-5838 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-5850 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-5867 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-5870 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-5875 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-5882 mgc_ioport.mgc_out_stdreg(4,4) 0-5902 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-6000 0-6015 0-6017} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-6003 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-6010 mgc_ioport.mgc_out_stdreg(2,30) 0-6019}
set a(0-5384-PROC_NAME) {core}
set a(0-5384-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-5384}

