// Seed: 761247388
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  wor id_3, id_4;
  uwire id_5;
  tri0 id_6, id_7, id_8, id_9, id_10;
  assign id_5 = -1;
  always id_8 = id_3;
  assign id_6 = id_3;
  wire id_11;
  id_12(
      1
  );
  assign module_1.type_0 = 0;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0
);
  tri id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_4 = id_4;
  wire id_5;
  assign id_2 = -1'h0;
  assign id_3 = id_0;
endmodule
