module boolean (
		input a[16],
		input b[16],
		input alufn_signal[6],
		output result[16]
	){

	always {
		case(alufn_signal[3:0]){
			b1000: result = a & b;
			b1110: result = a | b;
			b0110: result = a ^ b;
			b1010: result = a;
			default: result = 32b0;
		}
	
	}
}