INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:57:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.009ns (21.596%)  route 3.663ns (78.404%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1800, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X24Y77         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y77         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[1]/Q
                         net (fo=7, routed)           0.656     1.380    lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q[1]
    SLICE_X23Y76         LUT6 (Prop_lut6_I1_O)        0.043     1.423 f  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_43/O
                         net (fo=1, routed)           0.299     1.722    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_43_n_0
    SLICE_X26Y76         LUT5 (Prop_lut5_I2_O)        0.043     1.765 r  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_28/O
                         net (fo=4, routed)           0.383     2.148    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_28_n_0
    SLICE_X28Y71         LUT4 (Prop_lut4_I1_O)        0.043     2.191 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_40/O
                         net (fo=5, routed)           0.301     2.492    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_2_5
    SLICE_X29Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.754 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.754    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_8__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.803 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.803    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.907 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_9__0/O[0]
                         net (fo=1, routed)           0.293     3.200    lsq3/handshake_lsq_lsq3_core/TEMP_36_double_out1[8]
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.120     3.320 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_6__0/O
                         net (fo=33, routed)          0.345     3.665    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_6__0_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     3.708 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_6__0/O
                         net (fo=1, routed)           0.406     4.115    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_6__0_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I3_O)        0.043     4.158 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_2__0/O
                         net (fo=2, routed)           0.263     4.421    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_2__0_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.043     4.464 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_1__0/O
                         net (fo=33, routed)          0.716     5.180    lsq3/handshake_lsq_lsq3_core/p_17_in
    SLICE_X23Y59         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1800, unset)         0.483     5.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X23Y59         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X23Y59         FDRE (Setup_fdre_C_CE)      -0.194     5.453    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  0.273    




