Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Oct  5 22:08:41 2025
| Host             : nankokit running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.272        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.133        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |       83 |       --- |             --- |
|   LUT as Logic |    <0.001 |       20 |    133800 |            0.01 |
|   Register     |    <0.001 |       38 |    267600 |            0.01 |
|   CARRY4       |    <0.001 |        7 |     33450 |            0.02 |
|   Others       |     0.000 |       15 |       --- |             --- |
| Signals        |    <0.001 |       69 |       --- |             --- |
| MMCM           |     0.107 |        1 |        10 |           10.00 |
| I/O            |     0.023 |       13 |       400 |            3.25 |
| Static Power   |     0.139 |          |           |                 |
| Total          |     0.272 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.005 |      0.030 |
| Vccaux    |       1.800 |     0.091 |       0.061 |      0.031 |
| Vcco33    |       3.300 |     0.011 |       0.006 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------+-----------------+
| Clock                       | Domain                                              | Constraint (ns) |
+-----------------------------+-----------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1 | design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1 |            10.0 |
| clkfbout_design_1_clk_wiz_1 | design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1 |             5.0 |
| sys_diff_clock_clk_p        | sys_diff_clock_clk_p                                |             5.0 |
+-----------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| design_1_wrapper                        |     0.133 |
|   design_1_i                            |     0.113 |
|     c_counter_binary_0                  |     0.001 |
|       U0                                |     0.001 |
|         i_synth                         |     0.001 |
|           i_baseblox.i_baseblox_counter |     0.001 |
|             the_addsub                  |     0.001 |
|               no_pipelining.the_addsub  |     0.001 |
|                 i_lut6.i_lut6_addsub    |     0.001 |
|                   i_q.i_simple.qreg     |     0.001 |
|     clk_wiz                             |     0.111 |
|       inst                              |     0.111 |
|     counter_0                           |     0.001 |
|       U0                                |     0.001 |
|     xlslice_0                           |     0.000 |
+-----------------------------------------+-----------+


