#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55955332f4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x559553399520 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x559553390d90 .functor OR 1, L_0x5595533cc290, L_0x5595533cc4c0, C4<0>, C4<0>;
L_0x5595533cca10 .functor BUFZ 1, L_0x5595533cd430, C4<0>, C4<0>, C4<0>;
L_0x5595533cebb0 .functor BUFZ 32, L_0x5595533cf040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5595533cfb10 .functor BUFZ 32, v0x5595533b4600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5595533cffa0 .functor BUFZ 32, v0x5595533b4e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f4f73b4d0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5595533b6430_0 .net/2s *"_ivl_10", 1 0, L_0x7f4f73b4d0a8;  1 drivers
v0x5595533b6530_0 .net *"_ivl_100", 31 0, L_0x5595533cdf10;  1 drivers
L_0x7f4f73b4d6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b6610_0 .net *"_ivl_103", 25 0, L_0x7f4f73b4d6d8;  1 drivers
L_0x7f4f73b4d720 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5595533b6700_0 .net/2u *"_ivl_104", 31 0, L_0x7f4f73b4d720;  1 drivers
v0x5595533b67e0_0 .net *"_ivl_115", 4 0, L_0x5595533ce730;  1 drivers
v0x5595533b68c0_0 .net *"_ivl_117", 4 0, L_0x5595533ce7d0;  1 drivers
L_0x7f4f73b4d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b69a0_0 .net/2s *"_ivl_12", 1 0, L_0x7f4f73b4d0f0;  1 drivers
L_0x7f4f73b4d7f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b6a80_0 .net/2u *"_ivl_130", 15 0, L_0x7f4f73b4d7f8;  1 drivers
v0x5595533b6b60_0 .net *"_ivl_133", 15 0, L_0x5595533cf6b0;  1 drivers
v0x5595533b6c40_0 .net *"_ivl_14", 1 0, L_0x5595533cbe30;  1 drivers
L_0x7f4f73b4d888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595533b6d20_0 .net *"_ivl_143", 0 0, L_0x7f4f73b4d888;  1 drivers
L_0x7f4f73b4d8d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5595533b6e00_0 .net/2u *"_ivl_145", 31 0, L_0x7f4f73b4d8d0;  1 drivers
v0x5595533b6ee0_0 .net *"_ivl_147", 31 0, L_0x5595533cff00;  1 drivers
v0x5595533b6fc0_0 .net *"_ivl_149", 31 0, L_0x5595533d00b0;  1 drivers
v0x5595533b70a0_0 .net *"_ivl_151", 31 0, L_0x5595533d03f0;  1 drivers
v0x5595533b7180_0 .net *"_ivl_153", 29 0, L_0x5595533d0300;  1 drivers
L_0x7f4f73b4d918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b7260_0 .net *"_ivl_155", 1 0, L_0x7f4f73b4d918;  1 drivers
L_0x7f4f73b4d960 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5595533b7450_0 .net/2u *"_ivl_157", 31 0, L_0x7f4f73b4d960;  1 drivers
v0x5595533b7530_0 .net *"_ivl_159", 31 0, L_0x5595533d06a0;  1 drivers
v0x5595533b7610_0 .net *"_ivl_18", 31 0, L_0x5595533cc110;  1 drivers
v0x5595533b76f0_0 .net *"_ivl_2", 31 0, L_0x5595533bbae0;  1 drivers
L_0x7f4f73b4d138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b77d0_0 .net *"_ivl_21", 25 0, L_0x7f4f73b4d138;  1 drivers
L_0x7f4f73b4d180 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5595533b78b0_0 .net/2u *"_ivl_22", 31 0, L_0x7f4f73b4d180;  1 drivers
v0x5595533b7990_0 .net *"_ivl_24", 0 0, L_0x5595533cc290;  1 drivers
v0x5595533b7a50_0 .net *"_ivl_26", 31 0, L_0x5595533cc3d0;  1 drivers
L_0x7f4f73b4d1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b7b30_0 .net *"_ivl_29", 25 0, L_0x7f4f73b4d1c8;  1 drivers
L_0x7f4f73b4d210 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0x5595533b7c10_0 .net/2u *"_ivl_30", 31 0, L_0x7f4f73b4d210;  1 drivers
v0x5595533b7cf0_0 .net *"_ivl_32", 0 0, L_0x5595533cc4c0;  1 drivers
v0x5595533b7db0_0 .net *"_ivl_35", 0 0, L_0x559553390d90;  1 drivers
L_0x7f4f73b4d258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5595533b7e70_0 .net/2s *"_ivl_36", 1 0, L_0x7f4f73b4d258;  1 drivers
L_0x7f4f73b4d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b7f50_0 .net/2s *"_ivl_38", 1 0, L_0x7f4f73b4d2a0;  1 drivers
v0x5595533b8030_0 .net *"_ivl_40", 1 0, L_0x5595533cc730;  1 drivers
v0x5595533b8110_0 .net *"_ivl_44", 31 0, L_0x5595533cc970;  1 drivers
L_0x7f4f73b4d2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b81f0_0 .net *"_ivl_47", 25 0, L_0x7f4f73b4d2e8;  1 drivers
L_0x7f4f73b4d330 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x5595533b82d0_0 .net/2u *"_ivl_48", 31 0, L_0x7f4f73b4d330;  1 drivers
L_0x7f4f73b4d018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b83b0_0 .net *"_ivl_5", 25 0, L_0x7f4f73b4d018;  1 drivers
v0x5595533b8490_0 .net *"_ivl_50", 0 0, L_0x5595533ccad0;  1 drivers
L_0x7f4f73b4d378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5595533b8550_0 .net/2s *"_ivl_52", 1 0, L_0x7f4f73b4d378;  1 drivers
L_0x7f4f73b4d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b8630_0 .net/2s *"_ivl_54", 1 0, L_0x7f4f73b4d3c0;  1 drivers
v0x5595533b8710_0 .net *"_ivl_56", 1 0, L_0x5595533ccc10;  1 drivers
L_0x7f4f73b4d060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5595533b87f0_0 .net/2u *"_ivl_6", 31 0, L_0x7f4f73b4d060;  1 drivers
v0x5595533b88d0_0 .net *"_ivl_60", 31 0, L_0x5595533ccf10;  1 drivers
L_0x7f4f73b4d408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b89b0_0 .net *"_ivl_63", 25 0, L_0x7f4f73b4d408;  1 drivers
L_0x7f4f73b4d450 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5595533b8a90_0 .net/2u *"_ivl_64", 31 0, L_0x7f4f73b4d450;  1 drivers
v0x5595533b8b70_0 .net *"_ivl_66", 0 0, L_0x5595533cd090;  1 drivers
L_0x7f4f73b4d498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5595533b8c30_0 .net/2s *"_ivl_68", 1 0, L_0x7f4f73b4d498;  1 drivers
L_0x7f4f73b4d4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b8d10_0 .net/2s *"_ivl_70", 1 0, L_0x7f4f73b4d4e0;  1 drivers
v0x5595533b8df0_0 .net *"_ivl_72", 1 0, L_0x5595533cd1d0;  1 drivers
v0x5595533b8ed0_0 .net *"_ivl_76", 31 0, L_0x5595533cd520;  1 drivers
L_0x7f4f73b4d528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b8fb0_0 .net *"_ivl_79", 25 0, L_0x7f4f73b4d528;  1 drivers
v0x5595533b9090_0 .net *"_ivl_8", 0 0, L_0x5595533cbc90;  1 drivers
L_0x7f4f73b4d570 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v0x5595533b9150_0 .net/2u *"_ivl_80", 31 0, L_0x7f4f73b4d570;  1 drivers
v0x5595533b9230_0 .net *"_ivl_84", 31 0, L_0x5595533cd760;  1 drivers
L_0x7f4f73b4d5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595533b9310_0 .net *"_ivl_87", 25 0, L_0x7f4f73b4d5b8;  1 drivers
L_0x7f4f73b4d600 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x5595533b93f0_0 .net/2u *"_ivl_88", 31 0, L_0x7f4f73b4d600;  1 drivers
v0x5595533b94d0_0 .net *"_ivl_90", 0 0, L_0x5595533cda20;  1 drivers
L_0x7f4f73b4d648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5595533b9590_0 .net/2s *"_ivl_92", 1 0, L_0x7f4f73b4d648;  1 drivers
L_0x7f4f73b4d690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b9670_0 .net/2s *"_ivl_94", 1 0, L_0x7f4f73b4d690;  1 drivers
v0x5595533b9750_0 .net *"_ivl_96", 1 0, L_0x5595533cdb90;  1 drivers
v0x5595533b9830_0 .var "active", 0 0;
v0x5595533b98f0_0 .net "alu_control_out", 2 0, L_0x5595533cf4e0;  1 drivers
v0x5595533b99d0_0 .net "alu_op1", 31 0, L_0x5595533cebb0;  1 drivers
v0x5595533b9a90_0 .net "alu_op2", 31 0, L_0x5595533cf980;  1 drivers
v0x5595533b9b60_0 .net "alu_out", 31 0, v0x5595533b4600_0;  1 drivers
v0x5595533b9c30_0 .net "alu_src", 0 0, L_0x5595533cc020;  1 drivers
v0x5595533ba0e0_0 .net "alu_z_flag", 0 0, L_0x5595533cfb80;  1 drivers
v0x5595533ba1b0_0 .net "branch", 0 0, L_0x5595533ce0e0;  1 drivers
o0x7f4f73b96348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595533ba250_0 .net "clk", 0 0, o0x7f4f73b96348;  0 drivers
o0x7f4f73b96588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595533ba2f0_0 .net "clk_enable", 0 0, o0x7f4f73b96588;  0 drivers
v0x5595533ba390_0 .net "curr_addr", 31 0, v0x5595533b4e50_0;  1 drivers
v0x5595533ba460_0 .net "data_address", 31 0, L_0x5595533cfb10;  1 drivers
v0x5595533ba520_0 .var "data_read", 0 0;
o0x7f4f73b97548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5595533ba5e0_0 .net "data_readdata", 31 0, o0x7f4f73b97548;  0 drivers
v0x5595533ba6c0_0 .var "data_write", 0 0;
v0x5595533ba780_0 .var "data_writedata", 31 0;
v0x5595533ba860_0 .net "f_code", 5 0, L_0x5595533ce220;  1 drivers
v0x5595533ba950_0 .net "instr_address", 31 0, L_0x5595533cffa0;  1 drivers
v0x5595533baa10_0 .net "instr_opcode", 5 0, L_0x5595533bb9e0;  1 drivers
o0x7f4f73b97638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5595533baaf0_0 .net "instr_readdata", 31 0, o0x7f4f73b97638;  0 drivers
v0x5595533babd0_0 .net "mem_read", 0 0, L_0x5595533cde20;  1 drivers
v0x5595533bac90_0 .net "mem_to_reg", 0 0, L_0x5595533cce20;  1 drivers
v0x5595533bad50_0 .net "mem_write", 0 0, L_0x5595533cd270;  1 drivers
v0x5595533bae10_0 .net "next_instr_addr", 31 0, L_0x5595533d0790;  1 drivers
v0x5595533baf00_0 .net "offset", 31 0, L_0x5595533cf750;  1 drivers
v0x5595533bafc0_0 .net "reg_a_read_data", 31 0, L_0x5595533cf040;  1 drivers
v0x5595533bb0b0_0 .net "reg_a_read_index", 4 0, L_0x5595533ce450;  1 drivers
v0x5595533bb180_0 .net "reg_b_read_data", 31 0, L_0x5595533cf330;  1 drivers
v0x5595533bb250_0 .net "reg_b_read_index", 4 0, L_0x5595533ce540;  1 drivers
v0x5595533bb320_0 .net "reg_dst", 0 0, L_0x5595533cc880;  1 drivers
v0x5595533bb3c0_0 .net "reg_write", 0 0, L_0x5595533cd430;  1 drivers
v0x5595533bb480_0 .net "reg_write_data", 31 0, L_0x5595533ceb10;  1 drivers
v0x5595533bb570_0 .net "reg_write_enable", 0 0, L_0x5595533cca10;  1 drivers
v0x5595533bb640_0 .net "reg_write_index", 4 0, L_0x5595533ce980;  1 drivers
v0x5595533bb710_0 .var "register_v0", 31 0;
o0x7f4f73b96678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595533bb7b0_0 .net "reset", 0 0, o0x7f4f73b96678;  0 drivers
L_0x5595533bb9e0 .part o0x7f4f73b97638, 26, 6;
L_0x5595533bbae0 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d018;
L_0x5595533cbc90 .cmp/ge 32, L_0x5595533bbae0, L_0x7f4f73b4d060;
L_0x5595533cbe30 .functor MUXZ 2, L_0x7f4f73b4d0f0, L_0x7f4f73b4d0a8, L_0x5595533cbc90, C4<>;
L_0x5595533cc020 .part L_0x5595533cbe30, 0, 1;
L_0x5595533cc110 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d138;
L_0x5595533cc290 .cmp/eq 32, L_0x5595533cc110, L_0x7f4f73b4d180;
L_0x5595533cc3d0 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d1c8;
L_0x5595533cc4c0 .cmp/eq 32, L_0x5595533cc3d0, L_0x7f4f73b4d210;
L_0x5595533cc730 .functor MUXZ 2, L_0x7f4f73b4d2a0, L_0x7f4f73b4d258, L_0x559553390d90, C4<>;
L_0x5595533cc880 .part L_0x5595533cc730, 0, 1;
L_0x5595533cc970 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d2e8;
L_0x5595533ccad0 .cmp/eq 32, L_0x5595533cc970, L_0x7f4f73b4d330;
L_0x5595533ccc10 .functor MUXZ 2, L_0x7f4f73b4d3c0, L_0x7f4f73b4d378, L_0x5595533ccad0, C4<>;
L_0x5595533cce20 .part L_0x5595533ccc10, 0, 1;
L_0x5595533ccf10 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d408;
L_0x5595533cd090 .cmp/ne 32, L_0x5595533ccf10, L_0x7f4f73b4d450;
L_0x5595533cd1d0 .functor MUXZ 2, L_0x7f4f73b4d4e0, L_0x7f4f73b4d498, L_0x5595533cd090, C4<>;
L_0x5595533cd430 .part L_0x5595533cd1d0, 0, 1;
L_0x5595533cd520 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d528;
L_0x5595533cd270 .cmp/eq 32, L_0x5595533cd520, L_0x7f4f73b4d570;
L_0x5595533cd760 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d5b8;
L_0x5595533cda20 .cmp/eq 32, L_0x5595533cd760, L_0x7f4f73b4d600;
L_0x5595533cdb90 .functor MUXZ 2, L_0x7f4f73b4d690, L_0x7f4f73b4d648, L_0x5595533cda20, C4<>;
L_0x5595533cde20 .part L_0x5595533cdb90, 0, 1;
L_0x5595533cdf10 .concat [ 6 26 0 0], L_0x5595533bb9e0, L_0x7f4f73b4d6d8;
L_0x5595533ce0e0 .cmp/eq 32, L_0x5595533cdf10, L_0x7f4f73b4d720;
L_0x5595533ce220 .part o0x7f4f73b97638, 0, 6;
L_0x5595533ce450 .part o0x7f4f73b97638, 21, 5;
L_0x5595533ce540 .part o0x7f4f73b97638, 16, 5;
L_0x5595533ce730 .part o0x7f4f73b97638, 11, 5;
L_0x5595533ce7d0 .part o0x7f4f73b97638, 16, 5;
L_0x5595533ce980 .functor MUXZ 5, L_0x5595533ce7d0, L_0x5595533ce730, L_0x5595533cc880, C4<>;
L_0x5595533ceb10 .functor MUXZ 32, v0x5595533b4600_0, o0x7f4f73b97548, L_0x5595533cce20, C4<>;
L_0x5595533cf440 .part L_0x5595533bb9e0, 0, 2;
L_0x5595533cf4e0 .part v0x5595533b4990_0, 0, 3;
L_0x5595533cf6b0 .part o0x7f4f73b97638, 0, 16;
L_0x5595533cf750 .concat [ 16 16 0 0], L_0x5595533cf6b0, L_0x7f4f73b4d7f8;
L_0x5595533cf980 .functor MUXZ 32, L_0x5595533cf330, L_0x5595533cf750, L_0x5595533cc020, C4<>;
L_0x5595533cfc70 .concat [ 3 1 0 0], L_0x5595533cf4e0, L_0x7f4f73b4d888;
L_0x5595533cff00 .arith/sum 32, v0x5595533b4e50_0, L_0x7f4f73b4d8d0;
L_0x5595533d00b0 .arith/sum 32, L_0x5595533cff00, L_0x5595533cf750;
L_0x5595533d0300 .part L_0x5595533d00b0, 0, 30;
L_0x5595533d03f0 .concat [ 2 30 0 0], L_0x7f4f73b4d918, L_0x5595533d0300;
L_0x5595533d06a0 .arith/sum 32, v0x5595533b4e50_0, L_0x7f4f73b4d960;
L_0x5595533d0790 .functor MUXZ 32, L_0x5595533d06a0, L_0x5595533d03f0, L_0x5595533ce0e0, C4<>;
S_0x559553383f80 .scope module, "cpu_alu" "alu" 3 117, 4 1 0, S_0x559553399520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f4f73b4d840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55955336c420_0 .net/2u *"_ivl_0", 31 0, L_0x7f4f73b4d840;  1 drivers
v0x559553390eb0_0 .net "control", 3 0, L_0x5595533cfc70;  1 drivers
v0x5595533b4460_0 .net "op1", 31 0, L_0x5595533cebb0;  alias, 1 drivers
v0x5595533b4520_0 .net "op2", 31 0, L_0x5595533cf980;  alias, 1 drivers
v0x5595533b4600_0 .var "result", 31 0;
v0x5595533b4730_0 .net "z_flag", 0 0, L_0x5595533cfb80;  alias, 1 drivers
E_0x559553364380 .event anyedge, v0x5595533b4520_0, v0x5595533b4460_0, v0x559553390eb0_0;
L_0x5595533cfb80 .cmp/eq 32, v0x5595533b4600_0, L_0x7f4f73b4d840;
S_0x5595533943f0 .scope module, "cpu_alu_control" "alu_control" 3 102, 5 1 0, S_0x559553399520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x5595533b4990_0 .var "alu_control_out", 3 0;
v0x5595533b4a90_0 .net "alu_fcode", 5 0, L_0x5595533ce220;  alias, 1 drivers
v0x5595533b4b70_0 .net "alu_opcode", 1 0, L_0x5595533cf440;  1 drivers
E_0x559553364640 .event anyedge, v0x5595533b4b70_0, v0x5595533b4a90_0;
S_0x559553396f30 .scope module, "cpu_pc" "pc" 3 129, 6 1 0, S_0x559553399520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /OUTPUT 32 "curr_addr";
v0x5595533b4d70_0 .net "clk", 0 0, o0x7f4f73b96348;  alias, 0 drivers
v0x5595533b4e50_0 .var "curr_addr", 31 0;
v0x5595533b4f30_0 .net "next_addr", 31 0, L_0x5595533d0790;  alias, 1 drivers
E_0x5595533416c0 .event posedge, v0x5595533b4d70_0;
S_0x5595533b5070 .scope module, "register" "regfile" 3 79, 7 1 0, S_0x559553399520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x5595533cf040 .functor BUFZ 32, L_0x5595533cee60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5595533cf330 .functor BUFZ 32, L_0x5595533cf150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5595533b5350_0 .net *"_ivl_0", 31 0, L_0x5595533cee60;  1 drivers
v0x5595533b5430_0 .net *"_ivl_10", 6 0, L_0x5595533cf1f0;  1 drivers
L_0x7f4f73b4d7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b5510_0 .net *"_ivl_13", 1 0, L_0x7f4f73b4d7b0;  1 drivers
v0x5595533b55d0_0 .net *"_ivl_2", 6 0, L_0x5595533cef00;  1 drivers
L_0x7f4f73b4d768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595533b56b0_0 .net *"_ivl_5", 1 0, L_0x7f4f73b4d768;  1 drivers
v0x5595533b57e0_0 .net *"_ivl_8", 31 0, L_0x5595533cf150;  1 drivers
v0x5595533b58c0_0 .net "r_clk", 0 0, o0x7f4f73b96348;  alias, 0 drivers
v0x5595533b5960_0 .net "r_clk_enable", 0 0, o0x7f4f73b96588;  alias, 0 drivers
v0x5595533b5a00_0 .net "read_data1", 31 0, L_0x5595533cf040;  alias, 1 drivers
v0x5595533b5ae0_0 .net "read_data2", 31 0, L_0x5595533cf330;  alias, 1 drivers
v0x5595533b5bc0_0 .net "read_reg1", 4 0, L_0x5595533ce450;  alias, 1 drivers
v0x5595533b5ca0_0 .net "read_reg2", 4 0, L_0x5595533ce540;  alias, 1 drivers
v0x5595533b5d80 .array "registers", 31 0, 31 0;
v0x5595533b5e40_0 .net "reset", 0 0, o0x7f4f73b96678;  alias, 0 drivers
v0x5595533b5f00_0 .net "write_control", 0 0, L_0x5595533cca10;  alias, 1 drivers
v0x5595533b5fc0_0 .net "write_data", 31 0, L_0x5595533ceb10;  alias, 1 drivers
v0x5595533b60a0_0 .net "write_reg", 4 0, L_0x5595533ce980;  alias, 1 drivers
L_0x5595533cee60 .array/port v0x5595533b5d80, L_0x5595533cef00;
L_0x5595533cef00 .concat [ 5 2 0 0], L_0x5595533ce450, L_0x7f4f73b4d768;
L_0x5595533cf150 .array/port v0x5595533b5d80, L_0x5595533cf1f0;
L_0x5595533cf1f0 .concat [ 5 2 0 0], L_0x5595533ce540, L_0x7f4f73b4d7b0;
    .scope S_0x5595533b5070;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5595533b5d80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5595533b5070;
T_1 ;
    %wait E_0x5595533416c0;
    %load/vec4 v0x5595533b5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5595533b5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5595533b5f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5595533b5fc0_0;
    %load/vec4 v0x5595533b60a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595533b5d80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5595533943f0;
T_2 ;
    %wait E_0x559553364640;
    %load/vec4 v0x5595533b4b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5595533b4b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5595533b4b70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5595533b4a90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5595533b4990_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559553383f80;
T_3 ;
    %wait E_0x559553364380;
    %load/vec4 v0x559553390eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %and;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %or;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %add;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %sub;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5595533b4460_0;
    %load/vec4 v0x5595533b4520_0;
    %or;
    %inv;
    %assign/vec4 v0x5595533b4600_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559553396f30;
T_4 ;
    %wait E_0x5595533416c0;
    %load/vec4 v0x5595533b4f30_0;
    %assign/vec4 v0x5595533b4e50_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard.v";
    "mips_cpu/alu.v";
    "mips_cpu/alu_control.v";
    "mips_cpu/pc.v";
    "mips_cpu/regfile.v";
