Fitter report for uk101_41kRAM
Sat Aug 27 10:50:58 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Bidir Pins
 10. Dual Purpose and Dedicated Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. I/O Assignment Warnings
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. I/O Rules Summary
 18. I/O Rules Details
 19. I/O Rules Matrix
 20. Fitter Device Options
 21. Operating Settings and Conditions
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Sat Aug 27 10:50:58 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; uk101_41kRAM                                ;
; Top-level Entity Name              ; uk101_41kRAM                                ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL006YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1 / 6,272 ( < 1 % )                         ;
;     Total combinational functions  ; 1 / 6,272 ( < 1 % )                         ;
;     Dedicated logic registers      ; 0 / 6,272 ( 0 % )                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 109 / 177 ( 62 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL006YU256C8G                       ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 1 / 6,272 ( < 1 % ) ;
;     -- Combinational with no register       ; 1                   ;
;     -- Register only                        ; 0                   ;
;     -- Combinational with a register        ; 0                   ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 0                   ;
;     -- 3 input functions                    ; 0                   ;
;     -- <=2 input functions                  ; 1                   ;
;     -- Register only                        ; 0                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1                   ;
;     -- arithmetic mode                      ; 0                   ;
;                                             ;                     ;
; Total registers*                            ; 0 / 7,106 ( 0 % )   ;
;     -- Dedicated logic registers            ; 0 / 6,272 ( 0 % )   ;
;     -- I/O registers                        ; 0 / 834 ( 0 % )     ;
;                                             ;                     ;
; Total LABs                                  ; Not available       ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 109 / 177 ( 62 % )  ;
;     -- Clock pins                           ; 0 / 4 ( 0 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )       ;
;                                             ;                     ;
; M9Ks                                        ; 0 / 30 ( 0 % )      ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global signals                              ; 0                   ;
;     -- Global clocks                        ; 0 / 10 ( 0 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )       ;
; Maximum fan-out                             ; 1                   ;
; Highest non-global fan-out                  ; 1                   ;
; Total fan-out                               ; 222                 ;
; Average fan-out                             ; 0.66                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                    ;
+------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; J7IO[10] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[11] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[12] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[13] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[14] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[16] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[17] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[18] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[19] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[20] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[21] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[22] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[23] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[24] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[25] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[26] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[27] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[28] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[29] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[30] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[31] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[32] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[33] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[34] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[35] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[36] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[37] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[38] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[39] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[40] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[41] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[42] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[43] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[44] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[45] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[46] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[47] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[48] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[49] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[50] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[51] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[52] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[53] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[54] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[55] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[56] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[57] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[58] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[59] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[60] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[7]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[8]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J7IO[9]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[10] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[11] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[12] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[13] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[14] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[16] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[17] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[18] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[19] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[20] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[21] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[22] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[23] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[24] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[25] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[26] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[27] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[28] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[29] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[30] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[31] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[32] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[33] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[34] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[35] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[36] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[37] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[38] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[39] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[40] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[41] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[42] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[43] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[44] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[45] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[46] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[47] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[48] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[49] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[50] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[51] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[52] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[53] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[54] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[55] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[56] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[57] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[58] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[59] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[60] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[7]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[8]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; J8IO[9]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 15 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 19 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 27 ( 0 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 25 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 14 ( 0 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 26 ( 0 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 25 ( 0 % ) ; 3.3V          ; --           ;
; Unknown  ; 114            ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 23         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; J7IO[7]  ; Missing drive strength ;
; J7IO[8]  ; Missing drive strength ;
; J7IO[9]  ; Missing drive strength ;
; J7IO[10] ; Missing drive strength ;
; J7IO[11] ; Missing drive strength ;
; J7IO[12] ; Missing drive strength ;
; J7IO[13] ; Missing drive strength ;
; J7IO[14] ; Missing drive strength ;
; J7IO[15] ; Missing drive strength ;
; J7IO[16] ; Missing drive strength ;
; J7IO[17] ; Missing drive strength ;
; J7IO[18] ; Missing drive strength ;
; J7IO[19] ; Missing drive strength ;
; J7IO[20] ; Missing drive strength ;
; J7IO[21] ; Missing drive strength ;
; J7IO[22] ; Missing drive strength ;
; J7IO[23] ; Missing drive strength ;
; J7IO[24] ; Missing drive strength ;
; J7IO[25] ; Missing drive strength ;
; J7IO[26] ; Missing drive strength ;
; J7IO[27] ; Missing drive strength ;
; J7IO[28] ; Missing drive strength ;
; J7IO[29] ; Missing drive strength ;
; J7IO[30] ; Missing drive strength ;
; J7IO[31] ; Missing drive strength ;
; J7IO[32] ; Missing drive strength ;
; J7IO[33] ; Missing drive strength ;
; J7IO[34] ; Missing drive strength ;
; J7IO[35] ; Missing drive strength ;
; J7IO[36] ; Missing drive strength ;
; J7IO[37] ; Missing drive strength ;
; J7IO[38] ; Missing drive strength ;
; J7IO[39] ; Missing drive strength ;
; J7IO[40] ; Missing drive strength ;
; J7IO[41] ; Missing drive strength ;
; J7IO[42] ; Missing drive strength ;
; J7IO[43] ; Missing drive strength ;
; J7IO[44] ; Missing drive strength ;
; J7IO[45] ; Missing drive strength ;
; J7IO[46] ; Missing drive strength ;
; J7IO[47] ; Missing drive strength ;
; J7IO[48] ; Missing drive strength ;
; J7IO[49] ; Missing drive strength ;
; J7IO[50] ; Missing drive strength ;
; J7IO[51] ; Missing drive strength ;
; J7IO[52] ; Missing drive strength ;
; J7IO[53] ; Missing drive strength ;
; J7IO[54] ; Missing drive strength ;
; J7IO[55] ; Missing drive strength ;
; J7IO[56] ; Missing drive strength ;
; J7IO[57] ; Missing drive strength ;
; J7IO[58] ; Missing drive strength ;
; J7IO[59] ; Missing drive strength ;
; J7IO[60] ; Missing drive strength ;
; J8IO[7]  ; Missing drive strength ;
; J8IO[8]  ; Missing drive strength ;
; J8IO[9]  ; Missing drive strength ;
; J8IO[10] ; Missing drive strength ;
; J8IO[11] ; Missing drive strength ;
; J8IO[12] ; Missing drive strength ;
; J8IO[13] ; Missing drive strength ;
; J8IO[14] ; Missing drive strength ;
; J8IO[15] ; Missing drive strength ;
; J8IO[16] ; Missing drive strength ;
; J8IO[17] ; Missing drive strength ;
; J8IO[18] ; Missing drive strength ;
; J8IO[19] ; Missing drive strength ;
; J8IO[20] ; Missing drive strength ;
; J8IO[21] ; Missing drive strength ;
; J8IO[22] ; Missing drive strength ;
; J8IO[23] ; Missing drive strength ;
; J8IO[24] ; Missing drive strength ;
; J8IO[25] ; Missing drive strength ;
; J8IO[26] ; Missing drive strength ;
; J8IO[27] ; Missing drive strength ;
; J8IO[28] ; Missing drive strength ;
; J8IO[29] ; Missing drive strength ;
; J8IO[30] ; Missing drive strength ;
; J8IO[31] ; Missing drive strength ;
; J8IO[32] ; Missing drive strength ;
; J8IO[33] ; Missing drive strength ;
; J8IO[34] ; Missing drive strength ;
; J8IO[35] ; Missing drive strength ;
; J8IO[36] ; Missing drive strength ;
; J8IO[37] ; Missing drive strength ;
; J8IO[38] ; Missing drive strength ;
; J8IO[39] ; Missing drive strength ;
; J8IO[40] ; Missing drive strength ;
; J8IO[41] ; Missing drive strength ;
; J8IO[42] ; Missing drive strength ;
; J8IO[43] ; Missing drive strength ;
; J8IO[44] ; Missing drive strength ;
; J8IO[45] ; Missing drive strength ;
; J8IO[46] ; Missing drive strength ;
; J8IO[47] ; Missing drive strength ;
; J8IO[48] ; Missing drive strength ;
; J8IO[49] ; Missing drive strength ;
; J8IO[50] ; Missing drive strength ;
; J8IO[51] ; Missing drive strength ;
; J8IO[52] ; Missing drive strength ;
; J8IO[53] ; Missing drive strength ;
; J8IO[54] ; Missing drive strength ;
; J8IO[55] ; Missing drive strength ;
; J8IO[56] ; Missing drive strength ;
; J8IO[57] ; Missing drive strength ;
; J8IO[58] ; Missing drive strength ;
; J8IO[59] ; Missing drive strength ;
; J8IO[60] ; Missing drive strength ;
+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+--------------+
; |uk101_41kRAM              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 109  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uk101_41kRAM       ; uk101_41kRAM ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; clk      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[32] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[33] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[34] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[35] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[36] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[37] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[38] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[39] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[40] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[41] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[42] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[43] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[44] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[45] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[46] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[47] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[48] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[49] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[50] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[51] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[52] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[53] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[54] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[55] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[56] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[57] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[58] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[59] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J7IO[60] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[32] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[33] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[34] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[35] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[36] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[37] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[38] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[39] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[40] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[41] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[42] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[43] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[44] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[45] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[46] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[47] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[48] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[49] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[50] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[51] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[52] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[53] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[54] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[55] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[56] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[57] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[58] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[59] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; J8IO[60] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; J7IO[7]             ;                   ;         ;
; J7IO[8]             ;                   ;         ;
; J7IO[9]             ;                   ;         ;
; J7IO[10]            ;                   ;         ;
; J7IO[11]            ;                   ;         ;
; J7IO[12]            ;                   ;         ;
; J7IO[13]            ;                   ;         ;
; J7IO[14]            ;                   ;         ;
; J7IO[15]            ;                   ;         ;
; J7IO[16]            ;                   ;         ;
; J7IO[17]            ;                   ;         ;
; J7IO[18]            ;                   ;         ;
; J7IO[19]            ;                   ;         ;
; J7IO[20]            ;                   ;         ;
; J7IO[21]            ;                   ;         ;
; J7IO[22]            ;                   ;         ;
; J7IO[23]            ;                   ;         ;
; J7IO[24]            ;                   ;         ;
; J7IO[25]            ;                   ;         ;
; J7IO[26]            ;                   ;         ;
; J7IO[27]            ;                   ;         ;
; J7IO[28]            ;                   ;         ;
; J7IO[29]            ;                   ;         ;
; J7IO[30]            ;                   ;         ;
; J7IO[31]            ;                   ;         ;
; J7IO[32]            ;                   ;         ;
; J7IO[33]            ;                   ;         ;
; J7IO[34]            ;                   ;         ;
; J7IO[35]            ;                   ;         ;
; J7IO[36]            ;                   ;         ;
; J7IO[37]            ;                   ;         ;
; J7IO[38]            ;                   ;         ;
; J7IO[39]            ;                   ;         ;
; J7IO[40]            ;                   ;         ;
; J7IO[41]            ;                   ;         ;
; J7IO[42]            ;                   ;         ;
; J7IO[43]            ;                   ;         ;
; J7IO[44]            ;                   ;         ;
; J7IO[45]            ;                   ;         ;
; J7IO[46]            ;                   ;         ;
; J7IO[47]            ;                   ;         ;
; J7IO[48]            ;                   ;         ;
; J7IO[49]            ;                   ;         ;
; J7IO[50]            ;                   ;         ;
; J7IO[51]            ;                   ;         ;
; J7IO[52]            ;                   ;         ;
; J7IO[53]            ;                   ;         ;
; J7IO[54]            ;                   ;         ;
; J7IO[55]            ;                   ;         ;
; J7IO[56]            ;                   ;         ;
; J7IO[57]            ;                   ;         ;
; J7IO[58]            ;                   ;         ;
; J7IO[59]            ;                   ;         ;
; J7IO[60]            ;                   ;         ;
; J8IO[7]             ;                   ;         ;
; J8IO[8]             ;                   ;         ;
; J8IO[9]             ;                   ;         ;
; J8IO[10]            ;                   ;         ;
; J8IO[11]            ;                   ;         ;
; J8IO[12]            ;                   ;         ;
; J8IO[13]            ;                   ;         ;
; J8IO[14]            ;                   ;         ;
; J8IO[15]            ;                   ;         ;
; J8IO[16]            ;                   ;         ;
; J8IO[17]            ;                   ;         ;
; J8IO[18]            ;                   ;         ;
; J8IO[19]            ;                   ;         ;
; J8IO[20]            ;                   ;         ;
; J8IO[21]            ;                   ;         ;
; J8IO[22]            ;                   ;         ;
; J8IO[23]            ;                   ;         ;
; J8IO[24]            ;                   ;         ;
; J8IO[25]            ;                   ;         ;
; J8IO[26]            ;                   ;         ;
; J8IO[27]            ;                   ;         ;
; J8IO[28]            ;                   ;         ;
; J8IO[29]            ;                   ;         ;
; J8IO[30]            ;                   ;         ;
; J8IO[31]            ;                   ;         ;
; J8IO[32]            ;                   ;         ;
; J8IO[33]            ;                   ;         ;
; J8IO[34]            ;                   ;         ;
; J8IO[35]            ;                   ;         ;
; J8IO[36]            ;                   ;         ;
; J8IO[37]            ;                   ;         ;
; J8IO[38]            ;                   ;         ;
; J8IO[39]            ;                   ;         ;
; J8IO[40]            ;                   ;         ;
; J8IO[41]            ;                   ;         ;
; J8IO[42]            ;                   ;         ;
; J8IO[43]            ;                   ;         ;
; J8IO[44]            ;                   ;         ;
; J8IO[45]            ;                   ;         ;
; J8IO[46]            ;                   ;         ;
; J8IO[47]            ;                   ;         ;
; J8IO[48]            ;                   ;         ;
; J8IO[49]            ;                   ;         ;
; J8IO[50]            ;                   ;         ;
; J8IO[51]            ;                   ;         ;
; J8IO[52]            ;                   ;         ;
; J8IO[53]            ;                   ;         ;
; J8IO[54]            ;                   ;         ;
; J8IO[55]            ;                   ;         ;
; J8IO[56]            ;                   ;         ;
; J8IO[57]            ;                   ;         ;
; J8IO[58]            ;                   ;         ;
; J8IO[59]            ;                   ;         ;
; J8IO[60]            ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 1     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Fail         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 4 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015 ; IO_000018    ; IO_000019    ; IO_000020 ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 109       ; 0            ; 109       ; 0            ; 0            ; 109       ; 109       ; 0            ; 109       ; 105       ; 0            ; 0            ; 0            ; 0            ; 109       ; 0            ; 0            ; 109       ; 0            ; 0            ; 108          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 109       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 109          ; 0         ; 109          ; 109          ; 0         ; 0         ; 109          ; 0         ; 0         ; 109          ; 109          ; 109          ; 109          ; 0         ; 109          ; 109          ; 0         ; 109          ; 109          ; 1            ; 109          ; 109          ; 109          ; 109          ; 109          ; 109          ; 0         ; 109          ; 109          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 4         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[18]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[19]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[20]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[21]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[22]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[23]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[24]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[25]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[26]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[27]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[28]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[29]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[30]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[31]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[32]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[33]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[34]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[35]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[36]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[37]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[38]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[39]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[40]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[41]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[42]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[43]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[44]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[45]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[46]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[47]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[48]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[49]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[50]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[51]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[52]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[53]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[54]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[55]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[56]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[57]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[58]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[59]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7IO[60]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[18]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[19]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[20]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[21]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[22]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[23]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[24]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[25]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[26]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[27]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[28]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[29]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[30]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[31]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[32]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[33]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[34]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[35]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Fail      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[36]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Fail      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[37]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[38]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[39]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[40]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[41]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[42]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[43]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[44]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[45]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[46]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[47]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[48]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[49]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[50]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[51]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[52]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[53]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[54]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[55]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[56]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[57]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Fail      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[58]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Fail      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[59]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J8IO[60]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 10CL006YU256C8G for design "uk101_41kRAM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YU256C8G is compatible
    Info (176445): Device 10CL016YU256C8G is compatible
    Info (176445): Device 10CL025YU256C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Error (169009): Cannot place output or bidirectional pin J8IO[35] in input pin location M16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Error (169009): Cannot place output or bidirectional pin J8IO[36] in input pin location M15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Error (169009): Cannot place output or bidirectional pin J8IO[57] in input pin location E16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Error (169009): Cannot place output or bidirectional pin J8IO[58] in input pin location E15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Warning (169177): 105 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 11
    Info (169178): Pin J7IO[7] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[8] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[9] uses I/O standard 3.3-V LVTTL at D1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[10] uses I/O standard 3.3-V LVTTL at C2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[11] uses I/O standard 3.3-V LVTTL at B1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[12] uses I/O standard 3.3-V LVTTL at F5 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[13] uses I/O standard 3.3-V LVTTL at D3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[14] uses I/O standard 3.3-V LVTTL at C3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[15] uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[16] uses I/O standard 3.3-V LVTTL at A3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[17] uses I/O standard 3.3-V LVTTL at B4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[18] uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[19] uses I/O standard 3.3-V LVTTL at E5 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[20] uses I/O standard 3.3-V LVTTL at A2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[21] uses I/O standard 3.3-V LVTTL at D4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[22] uses I/O standard 3.3-V LVTTL at E6 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[23] uses I/O standard 3.3-V LVTTL at C6 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[24] uses I/O standard 3.3-V LVTTL at D6 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[25] uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[26] uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[27] uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[28] uses I/O standard 3.3-V LVTTL at A6 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[29] uses I/O standard 3.3-V LVTTL at B7 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[30] uses I/O standard 3.3-V LVTTL at A7 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[31] uses I/O standard 3.3-V LVTTL at D8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[32] uses I/O standard 3.3-V LVTTL at C8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[33] uses I/O standard 3.3-V LVTTL at D9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[34] uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[35] uses I/O standard 3.3-V LVTTL at B8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[36] uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[37] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[38] uses I/O standard 3.3-V LVTTL at A9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[39] uses I/O standard 3.3-V LVTTL at E9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[40] uses I/O standard 3.3-V LVTTL at E8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[41] uses I/O standard 3.3-V LVTTL at E11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[42] uses I/O standard 3.3-V LVTTL at E10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[43] uses I/O standard 3.3-V LVTTL at A10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[44] uses I/O standard 3.3-V LVTTL at B10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[45] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[46] uses I/O standard 3.3-V LVTTL at D11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[47] uses I/O standard 3.3-V LVTTL at B11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[48] uses I/O standard 3.3-V LVTTL at A11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[49] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[50] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[51] uses I/O standard 3.3-V LVTTL at B13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[52] uses I/O standard 3.3-V LVTTL at A13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[53] uses I/O standard 3.3-V LVTTL at B14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[54] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[55] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[56] uses I/O standard 3.3-V LVTTL at C14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[57] uses I/O standard 3.3-V LVTTL at B16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[58] uses I/O standard 3.3-V LVTTL at A15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[59] uses I/O standard 3.3-V LVTTL at C16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J7IO[60] uses I/O standard 3.3-V LVTTL at C15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169178): Pin J8IO[7] uses I/O standard 3.3-V LVTTL at R9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[8] uses I/O standard 3.3-V LVTTL at T9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[9] uses I/O standard 3.3-V LVTTL at R10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[10] uses I/O standard 3.3-V LVTTL at T10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[11] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[12] uses I/O standard 3.3-V LVTTL at T11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[13] uses I/O standard 3.3-V LVTTL at R12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[14] uses I/O standard 3.3-V LVTTL at T12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[15] uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[16] uses I/O standard 3.3-V LVTTL at M9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[17] uses I/O standard 3.3-V LVTTL at M10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[18] uses I/O standard 3.3-V LVTTL at P9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[19] uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[20] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[21] uses I/O standard 3.3-V LVTTL at R13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[22] uses I/O standard 3.3-V LVTTL at T13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[23] uses I/O standard 3.3-V LVTTL at T15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[24] uses I/O standard 3.3-V LVTTL at T14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[25] uses I/O standard 3.3-V LVTTL at N12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[26] uses I/O standard 3.3-V LVTTL at M11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[27] uses I/O standard 3.3-V LVTTL at R14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[28] uses I/O standard 3.3-V LVTTL at N13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[29] uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[30] uses I/O standard 3.3-V LVTTL at P14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[31] uses I/O standard 3.3-V LVTTL at P16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[32] uses I/O standard 3.3-V LVTTL at R16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[33] uses I/O standard 3.3-V LVTTL at N16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[34] uses I/O standard 3.3-V LVTTL at N15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[37] uses I/O standard 3.3-V LVTTL at L16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[38] uses I/O standard 3.3-V LVTTL at L15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[39] uses I/O standard 3.3-V LVTTL at P15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[40] uses I/O standard 3.3-V LVTTL at M12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[41] uses I/O standard 3.3-V LVTTL at L14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[42] uses I/O standard 3.3-V LVTTL at L13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[43] uses I/O standard 3.3-V LVTTL at K16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[44] uses I/O standard 3.3-V LVTTL at K15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[45] uses I/O standard 3.3-V LVTTL at K12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[46] uses I/O standard 3.3-V LVTTL at J12 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[47] uses I/O standard 3.3-V LVTTL at J14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[48] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[49] uses I/O standard 3.3-V LVTTL at K11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[50] uses I/O standard 3.3-V LVTTL at J11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[51] uses I/O standard 3.3-V LVTTL at G11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[52] uses I/O standard 3.3-V LVTTL at F11 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[53] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[54] uses I/O standard 3.3-V LVTTL at F14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[55] uses I/O standard 3.3-V LVTTL at F10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[56] uses I/O standard 3.3-V LVTTL at F9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[59] uses I/O standard 3.3-V LVTTL at D16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169178): Pin J8IO[60] uses I/O standard 3.3-V LVTTL at D15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Warning (169064): Following 108 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin J7IO[7] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[8] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[9] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[10] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[11] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[12] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[13] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[14] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[15] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[16] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[17] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[18] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[19] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[20] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[21] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[22] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[23] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[24] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[25] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[26] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[27] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[28] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[29] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[30] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[31] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[32] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[33] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[34] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[35] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[36] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[37] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[38] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[39] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[40] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[41] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[42] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[43] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[44] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[45] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[46] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[47] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[48] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[49] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[50] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[51] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[52] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[53] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[54] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[55] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[56] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[57] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[58] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[59] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J7IO[60] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 13
    Info (169065): Pin J8IO[7] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[8] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[9] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[10] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[11] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[12] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[13] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[14] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[15] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[16] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[17] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[18] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[19] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[20] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[21] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[22] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[23] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[24] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[25] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[26] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[27] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[28] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[29] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[30] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[31] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[32] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[33] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[34] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[35] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[36] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[37] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[38] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[39] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[40] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[41] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[42] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[43] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[44] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[45] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[46] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[47] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[48] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[49] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[50] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[51] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[52] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[53] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[54] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[55] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[56] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[57] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[58] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[59] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169065): Pin J8IO[60] has a permanently enabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Warning (169069): Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin J8IO[35] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169070): Pin J8IO[36] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169070): Pin J8IO[57] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
    Info (169070): Pin J8IO[58] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_10CL006YU256C8G/uk101_41kRAM.vhd Line: 14
Error: Quartus Prime Fitter was unsuccessful. 5 errors, 5 warnings
    Error: Peak virtual memory: 4935 megabytes
    Error: Processing ended: Sat Aug 27 10:50:58 2022
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


