#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563c5f5ccc90 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x563c5f60b690_0 .var "error", 0 0;
v0x563c5f60b770_0 .var "error_R", 0 0;
v0x563c5f60b830_0 .var "error_c", 0 0;
v0x563c5f60b900_0 .var "error_s", 0 0;
v0x563c5f60b9c0_0 .var "error_z", 0 0;
v0x563c5f60ba80_0 .var/i "errores", 31 0;
v0x563c5f60bb60_0 .var "t_A", 3 0;
v0x563c5f60bc20_0 .var "t_B", 3 0;
v0x563c5f60bce0_0 .var "t_Op", 2 0;
v0x563c5f60be30_0 .net "t_R", 3 0, L_0x563c5f613670;  1 drivers
v0x563c5f60bef0_0 .net "t_c", 0 0, L_0x563c5f6113a0;  1 drivers
v0x563c5f60bf90_0 .var "t_cin", 0 0;
v0x563c5f60c030_0 .net "t_s", 0 0, L_0x563c5f613c50;  1 drivers
v0x563c5f60c0d0_0 .net "t_z", 0 0, L_0x563c5f613a80;  1 drivers
S_0x563c5f5dce00 .scope task, "check" "check" 2 54, 2 54 0, S_0x563c5f5ccc90;
 .timescale -9 -11;
v0x563c5f599d40_0 .var "expected_R", 4 0;
v0x563c5f5b4c80_0 .var "expected_c", 0 0;
v0x563c5f5e4920_0 .var "expected_s", 0 0;
v0x563c5f5e1ba0_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 59 "$write", "tiempo=%0d A=%b B=%b c_in=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x563c5f60bb60_0, v0x563c5f60bc20_0, v0x563c5f60bf90_0, v0x563c5f60bce0_0, v0x563c5f60be30_0, v0x563c5f60c0d0_0, v0x563c5f60bef0_0, v0x563c5f60c030_0 {0 0 0};
    %load/vec4 v0x563c5f60bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %vpi_call 2 69 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x563c5f60bce0_0 {0 0 0};
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %load/vec4 v0x563c5f60bf90_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x563c5f60bf90_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %load/vec4 v0x563c5f60bc20_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x563c5f60bf90_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x563c5f60bf90_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %load/vec4 v0x563c5f60bc20_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %load/vec4 v0x563c5f60bc20_0;
    %pad/u 5;
    %or;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x563c5f60bb60_0;
    %pad/u 5;
    %load/vec4 v0x563c5f60bc20_0;
    %pad/u 5;
    %xor;
    %store/vec4 v0x563c5f599d40_0, 0, 5;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x563c5f60bb60_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563c5f599d40_0, 4, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x563c5f60bce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c5f5b4c80_0, 0, 1;
    %load/vec4 v0x563c5f599d40_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x563c5f5e4920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c5f60b900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c5f60b830_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x563c5f599d40_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x563c5f5b4c80_0, 0, 1;
    %load/vec4 v0x563c5f599d40_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x563c5f5e4920_0, 0, 1;
    %load/vec4 v0x563c5f5e4920_0;
    %load/vec4 v0x563c5f60c030_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x563c5f60b900_0, 0, 1;
    %load/vec4 v0x563c5f5b4c80_0;
    %load/vec4 v0x563c5f60bef0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x563c5f60b830_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x563c5f599d40_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x563c5f5e1ba0_0, 0, 1;
    %load/vec4 v0x563c5f599d40_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x563c5f60be30_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x563c5f60b770_0, 0, 1;
    %load/vec4 v0x563c5f5e1ba0_0;
    %load/vec4 v0x563c5f60c0d0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x563c5f60b9c0_0, 0, 1;
    %load/vec4 v0x563c5f60b770_0;
    %load/vec4 v0x563c5f60b9c0_0;
    %or;
    %load/vec4 v0x563c5f60b900_0;
    %or;
    %load/vec4 v0x563c5f60b830_0;
    %or;
    %store/vec4 v0x563c5f60b690_0, 0, 1;
    %load/vec4 v0x563c5f60b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x563c5f60ba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c5f60ba80_0, 0, 32;
    %vpi_call 2 94 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x563c5f60b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 96 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x563c5f599d40_0, 0, 4>, v0x563c5f60be30_0 {0 0 0};
T_0.14 ;
    %load/vec4 v0x563c5f60b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 98 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x563c5f5e1ba0_0, v0x563c5f60c0d0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x563c5f60b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 100 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x563c5f5e4920_0, v0x563c5f60c030_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x563c5f60b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 102 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x563c5f5b4c80_0, v0x563c5f60bef0_0 {0 0 0};
T_0.20 ;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", " ---- OK" {0 0 0};
T_0.13 ;
    %end;
S_0x563c5f6012a0 .scope module, "mat" "alu" 2 16, 3 2 0, S_0x563c5f5ccc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 3 "Op";
v0x563c5f60a4c0_0 .net "A", 3 0, v0x563c5f60bb60_0;  1 drivers
v0x563c5f60a5a0_0 .net "B", 3 0, v0x563c5f60bc20_0;  1 drivers
v0x563c5f60a6b0_0 .net "Muxin1", 3 0, L_0x563c5f611440;  1 drivers
v0x563c5f60a7a0_0 .net "Muxin2", 3 0, L_0x563c5f613090;  1 drivers
v0x563c5f60a8b0_0 .net "OP1", 3 0, L_0x563c5f610f00;  1 drivers
v0x563c5f60a9c0_0 .net "OP2", 3 0, L_0x563c5f6112c0;  1 drivers
v0x563c5f60ab10_0 .net "Op", 2 0, v0x563c5f60bce0_0;  1 drivers
v0x563c5f60abd0_0 .net "R", 3 0, L_0x563c5f613670;  alias, 1 drivers
v0x563c5f60ac70_0 .net *"_ivl_1", 0 0, L_0x563c5f613440;  1 drivers
v0x563c5f60adc0_0 .net *"_ivl_10", 0 0, L_0x563c5f6139e0;  1 drivers
L_0x7f567ae661c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563c5f60ae80_0 .net/2u *"_ivl_12", 0 0, L_0x7f567ae661c8;  1 drivers
L_0x7f567ae66210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60af60_0 .net/2u *"_ivl_14", 0 0, L_0x7f567ae66210;  1 drivers
v0x563c5f60b040_0 .net *"_ivl_3", 0 0, L_0x563c5f6134e0;  1 drivers
L_0x7f567ae66180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x563c5f60b120_0 .net/2u *"_ivl_8", 3 0, L_0x7f567ae66180;  1 drivers
v0x563c5f60b200_0 .net "c_in", 0 0, v0x563c5f60bf90_0;  1 drivers
v0x563c5f60b2a0_0 .net "carry", 0 0, L_0x563c5f6113a0;  alias, 1 drivers
v0x563c5f60b340_0 .net "sign", 0 0, L_0x563c5f613c50;  alias, 1 drivers
v0x563c5f60b4f0_0 .net "zero", 0 0, L_0x563c5f613a80;  alias, 1 drivers
L_0x563c5f613440 .part v0x563c5f60bce0_0, 1, 1;
L_0x563c5f6134e0 .part v0x563c5f60bce0_0, 0, 1;
L_0x563c5f613580 .concat [ 1 1 0 0], L_0x563c5f6134e0, L_0x563c5f613440;
L_0x563c5f613830 .part v0x563c5f60bce0_0, 2, 1;
L_0x563c5f6139e0 .cmp/eq 4, L_0x563c5f613670, L_0x7f567ae66180;
L_0x563c5f613a80 .functor MUXZ 1, L_0x7f567ae66210, L_0x7f567ae661c8, L_0x563c5f6139e0, C4<>;
L_0x563c5f613c50 .part L_0x563c5f613670, 3, 1;
S_0x563c5f6015c0 .scope module, "mux1" "mux2_4" 3 15, 4 3 0, S_0x563c5f6012a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x563c5f6017a0_0 .net "A", 3 0, L_0x563c5f611440;  alias, 1 drivers
v0x563c5f6018a0_0 .net "B", 3 0, L_0x563c5f613090;  alias, 1 drivers
v0x563c5f601980_0 .net "Out", 3 0, L_0x563c5f613670;  alias, 1 drivers
v0x563c5f601a40_0 .net "s", 0 0, L_0x563c5f613830;  1 drivers
L_0x563c5f613670 .functor MUXZ 4, L_0x563c5f611440, L_0x563c5f613090, L_0x563c5f613830, C4<>;
S_0x563c5f601b80 .scope module, "preprocesador1" "preprocess" 3 12, 5 2 0, S_0x563c5f6012a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "AMod";
    .port_info 1 /OUTPUT 4 "BMod";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 3 "Op";
L_0x563c5f6102d0 .functor BUFZ 1, L_0x563c5f610200, C4<0>, C4<0>, C4<0>;
L_0x563c5f610390 .functor NOT 1, L_0x563c5f610200, C4<0>, C4<0>, C4<0>;
L_0x563c5f610420 .functor AND 1, L_0x563c5f6100d0, L_0x563c5f610390, C4<1>, C4<1>;
L_0x563c5f610530 .functor OR 1, L_0x563c5f610030, L_0x563c5f610420, C4<0>, C4<0>;
L_0x563c5f6106c0 .functor NOT 1, L_0x563c5f610200, C4<0>, C4<0>, C4<0>;
L_0x563c5f6107c0 .functor AND 1, L_0x563c5f6100d0, L_0x563c5f6106c0, C4<1>, C4<1>;
L_0x563c5f610870 .functor OR 1, L_0x563c5f610030, L_0x563c5f6107c0, C4<0>, C4<0>;
L_0x563c5f610980 .functor NOT 1, L_0x563c5f610030, C4<0>, C4<0>, C4<0>;
L_0x563c5f610af0 .functor NOT 1, L_0x563c5f6100d0, C4<0>, C4<0>, C4<0>;
L_0x563c5f610bf0 .functor AND 1, L_0x563c5f610980, L_0x563c5f610af0, C4<1>, C4<1>;
L_0x563c5f610cc0 .functor AND 1, L_0x563c5f610bf0, L_0x563c5f610200, C4<1>, C4<1>;
v0x563c5f603780_0 .net "A", 3 0, v0x563c5f60bb60_0;  alias, 1 drivers
v0x563c5f6038b0_0 .net "A1", 3 0, L_0x563c5f610d80;  1 drivers
v0x563c5f6039c0_0 .net "AMod", 3 0, L_0x563c5f610f00;  alias, 1 drivers
v0x563c5f603a60_0 .net "B", 3 0, v0x563c5f60bc20_0;  alias, 1 drivers
v0x563c5f603b00_0 .net "B1", 3 0, L_0x563c5f611030;  1 drivers
v0x563c5f603c40_0 .net "BMod", 3 0, L_0x563c5f6112c0;  alias, 1 drivers
v0x563c5f603d00_0 .net "Op", 2 0, v0x563c5f60bce0_0;  alias, 1 drivers
v0x563c5f603dc0_0 .net *"_ivl_10", 0 0, L_0x563c5f610420;  1 drivers
v0x563c5f603ea0_0 .net *"_ivl_14", 0 0, L_0x563c5f6106c0;  1 drivers
v0x563c5f603f80_0 .net *"_ivl_16", 0 0, L_0x563c5f6107c0;  1 drivers
v0x563c5f604060_0 .net *"_ivl_20", 0 0, L_0x563c5f610980;  1 drivers
v0x563c5f604140_0 .net *"_ivl_22", 0 0, L_0x563c5f610af0;  1 drivers
v0x563c5f604220_0 .net *"_ivl_24", 0 0, L_0x563c5f610bf0;  1 drivers
v0x563c5f604300_0 .net *"_ivl_8", 0 0, L_0x563c5f610390;  1 drivers
v0x563c5f6043e0_0 .net "a", 0 0, L_0x563c5f610030;  1 drivers
v0x563c5f6044a0_0 .net "add1", 0 0, L_0x563c5f6102d0;  1 drivers
v0x563c5f604540_0 .net "b", 0 0, L_0x563c5f6100d0;  1 drivers
v0x563c5f6045e0_0 .net "c", 0 0, L_0x563c5f610200;  1 drivers
v0x563c5f6046a0_0 .net "cpl", 0 0, L_0x563c5f610cc0;  1 drivers
v0x563c5f604770_0 .net "op1_A", 0 0, L_0x563c5f610530;  1 drivers
v0x563c5f604840_0 .net "op2_B", 0 0, L_0x563c5f610870;  1 drivers
L_0x563c5f610030 .part v0x563c5f60bce0_0, 2, 1;
L_0x563c5f6100d0 .part v0x563c5f60bce0_0, 1, 1;
L_0x563c5f610200 .part v0x563c5f60bce0_0, 0, 1;
S_0x563c5f601d80 .scope module, "compl" "compl1" 5 26, 6 2 0, S_0x563c5f601b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x563c5f6111a0 .functor NOT 4, L_0x563c5f611030, C4<0000>, C4<0000>, C4<0000>;
v0x563c5f601fd0_0 .net "Inp", 3 0, L_0x563c5f611030;  alias, 1 drivers
v0x563c5f6020d0_0 .net "Out", 3 0, L_0x563c5f6112c0;  alias, 1 drivers
v0x563c5f6021b0_0 .net *"_ivl_0", 3 0, L_0x563c5f6111a0;  1 drivers
v0x563c5f6022a0_0 .net "cpl", 0 0, L_0x563c5f610cc0;  alias, 1 drivers
L_0x563c5f6112c0 .functor MUXZ 4, L_0x563c5f611030, L_0x563c5f6111a0, L_0x563c5f610cc0, C4<>;
S_0x563c5f6023e0 .scope module, "mux1" "mux2_4" 5 23, 4 3 0, S_0x563c5f601b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7f567ae66018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x563c5f602660_0 .net "A", 3 0, L_0x7f567ae66018;  1 drivers
L_0x7f567ae66060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x563c5f602740_0 .net "B", 3 0, L_0x7f567ae66060;  1 drivers
v0x563c5f602820_0 .net "Out", 3 0, L_0x563c5f610d80;  alias, 1 drivers
v0x563c5f602910_0 .net "s", 0 0, L_0x563c5f6102d0;  alias, 1 drivers
L_0x563c5f610d80 .functor MUXZ 4, L_0x7f567ae66018, L_0x7f567ae66060, L_0x563c5f6102d0, C4<>;
S_0x563c5f602a80 .scope module, "mux2" "mux2_4" 5 24, 4 3 0, S_0x563c5f601b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x563c5f602d00_0 .net "A", 3 0, L_0x563c5f610d80;  alias, 1 drivers
v0x563c5f602df0_0 .net "B", 3 0, v0x563c5f60bb60_0;  alias, 1 drivers
v0x563c5f602eb0_0 .net "Out", 3 0, L_0x563c5f610f00;  alias, 1 drivers
v0x563c5f602fa0_0 .net "s", 0 0, L_0x563c5f610530;  alias, 1 drivers
L_0x563c5f610f00 .functor MUXZ 4, L_0x563c5f610d80, v0x563c5f60bb60_0, L_0x563c5f610530, C4<>;
S_0x563c5f603110 .scope module, "mux3" "mux2_4" 5 25, 4 3 0, S_0x563c5f601b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x563c5f603360_0 .net "A", 3 0, v0x563c5f60bb60_0;  alias, 1 drivers
v0x563c5f603470_0 .net "B", 3 0, v0x563c5f60bc20_0;  alias, 1 drivers
v0x563c5f603530_0 .net "Out", 3 0, L_0x563c5f611030;  alias, 1 drivers
v0x563c5f603630_0 .net "s", 0 0, L_0x563c5f610870;  alias, 1 drivers
L_0x563c5f611030 .functor MUXZ 4, v0x563c5f60bb60_0, v0x563c5f60bc20_0, L_0x563c5f610870, C4<>;
S_0x563c5f604980 .scope module, "sumador1" "sum4_v2" 3 13, 7 2 0, S_0x563c5f6012a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x563c5f604b40_0 .net "A", 3 0, L_0x563c5f610f00;  alias, 1 drivers
v0x563c5f604c50_0 .net "B", 3 0, L_0x563c5f6112c0;  alias, 1 drivers
v0x563c5f604d60_0 .net "S", 3 0, L_0x563c5f611440;  alias, 1 drivers
L_0x7f567ae660f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f604e00_0 .net *"_ivl_10", 0 0, L_0x7f567ae660f0;  1 drivers
v0x563c5f604ec0_0 .net *"_ivl_11", 4 0, L_0x563c5f6116c0;  1 drivers
v0x563c5f604ff0_0 .net *"_ivl_13", 4 0, L_0x563c5f611870;  1 drivers
L_0x7f567ae66138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x563c5f6050d0_0 .net *"_ivl_16", 3 0, L_0x7f567ae66138;  1 drivers
v0x563c5f6051b0_0 .net *"_ivl_17", 4 0, L_0x563c5f6119f0;  1 drivers
v0x563c5f605290_0 .net *"_ivl_3", 4 0, L_0x563c5f6114e0;  1 drivers
L_0x7f567ae660a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f605370_0 .net *"_ivl_6", 0 0, L_0x7f567ae660a8;  1 drivers
v0x563c5f605450_0 .net *"_ivl_7", 4 0, L_0x563c5f6115a0;  1 drivers
v0x563c5f605530_0 .net "c_in", 0 0, v0x563c5f60bf90_0;  alias, 1 drivers
v0x563c5f6055f0_0 .net "c_out", 0 0, L_0x563c5f6113a0;  alias, 1 drivers
L_0x563c5f6113a0 .part L_0x563c5f6119f0, 4, 1;
L_0x563c5f611440 .part L_0x563c5f6119f0, 0, 4;
L_0x563c5f6114e0 .concat [ 4 1 0 0], L_0x563c5f610f00, L_0x7f567ae660a8;
L_0x563c5f6115a0 .concat [ 4 1 0 0], L_0x563c5f6112c0, L_0x7f567ae660f0;
L_0x563c5f6116c0 .arith/sum 5, L_0x563c5f6114e0, L_0x563c5f6115a0;
L_0x563c5f611870 .concat [ 1 4 0 0], v0x563c5f60bf90_0, L_0x7f567ae66138;
L_0x563c5f6119f0 .arith/sum 5, L_0x563c5f6116c0, L_0x563c5f611870;
S_0x563c5f605750 .scope module, "ul" "ul4" 3 14, 8 3 0, S_0x563c5f6012a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x563c5f60a120_0 .net "A", 3 0, L_0x563c5f610f00;  alias, 1 drivers
v0x563c5f60a1e0_0 .net "B", 3 0, L_0x563c5f6112c0;  alias, 1 drivers
v0x563c5f60a2a0_0 .net "Out", 3 0, L_0x563c5f613090;  alias, 1 drivers
v0x563c5f60a370_0 .net "S", 1 0, L_0x563c5f613580;  1 drivers
L_0x563c5f611ef0 .part L_0x563c5f610f00, 0, 1;
L_0x563c5f611f90 .part L_0x563c5f6112c0, 0, 1;
L_0x563c5f612450 .part L_0x563c5f610f00, 1, 1;
L_0x563c5f612600 .part L_0x563c5f6112c0, 1, 1;
L_0x563c5f612ab0 .part L_0x563c5f610f00, 2, 1;
L_0x563c5f612b50 .part L_0x563c5f6112c0, 2, 1;
L_0x563c5f613090 .concat8 [ 1 1 1 1], v0x563c5f606340_0, v0x563c5f6074f0_0, v0x563c5f6086c0_0, v0x563c5f6098c0_0;
L_0x563c5f613220 .part L_0x563c5f610f00, 3, 1;
L_0x563c5f613310 .part L_0x563c5f6112c0, 3, 1;
S_0x563c5f605950 .scope module, "celda0" "cl" 8 5, 9 3 0, S_0x563c5f605750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x563c5f611760 .functor AND 1, L_0x563c5f611ef0, L_0x563c5f611f90, C4<1>, C4<1>;
L_0x563c5f611b80 .functor OR 1, L_0x563c5f611ef0, L_0x563c5f611f90, C4<0>, C4<0>;
L_0x563c5f611ce0 .functor XOR 1, L_0x563c5f611ef0, L_0x563c5f611f90, C4<0>, C4<0>;
L_0x563c5f611da0 .functor NOT 1, L_0x563c5f611ef0, C4<0>, C4<0>, C4<0>;
v0x563c5f6064c0_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f6065a0_0 .net "a", 0 0, L_0x563c5f611ef0;  1 drivers
v0x563c5f606640_0 .net "b", 0 0, L_0x563c5f611f90;  1 drivers
v0x563c5f606710_0 .net "out", 0 0, v0x563c5f606340_0;  1 drivers
v0x563c5f6067e0_0 .net "w1", 0 0, L_0x563c5f611760;  1 drivers
v0x563c5f6068d0_0 .net "w2", 0 0, L_0x563c5f611b80;  1 drivers
v0x563c5f6069a0_0 .net "w3", 0 0, L_0x563c5f611ce0;  1 drivers
v0x563c5f606a70_0 .net "w4", 0 0, L_0x563c5f611da0;  1 drivers
S_0x563c5f605bf0 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x563c5f605950;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x563c5f605ee0_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f605fe0_0 .net "a", 0 0, L_0x563c5f611760;  alias, 1 drivers
v0x563c5f6060a0_0 .net "b", 0 0, L_0x563c5f611b80;  alias, 1 drivers
v0x563c5f606170_0 .net "c", 0 0, L_0x563c5f611ce0;  alias, 1 drivers
v0x563c5f606230_0 .net "d", 0 0, L_0x563c5f611da0;  alias, 1 drivers
v0x563c5f606340_0 .var "out", 0 0;
E_0x563c5f5606b0/0 .event edge, v0x563c5f605ee0_0, v0x563c5f606230_0, v0x563c5f606170_0, v0x563c5f6060a0_0;
E_0x563c5f5606b0/1 .event edge, v0x563c5f605fe0_0;
E_0x563c5f5606b0 .event/or E_0x563c5f5606b0/0, E_0x563c5f5606b0/1;
S_0x563c5f606b70 .scope module, "celda1" "cl" 8 6, 9 3 0, S_0x563c5f605750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x563c5f6120c0 .functor AND 1, L_0x563c5f612450, L_0x563c5f612600, C4<1>, C4<1>;
L_0x563c5f612130 .functor OR 1, L_0x563c5f612450, L_0x563c5f612600, C4<0>, C4<0>;
L_0x563c5f612240 .functor XOR 1, L_0x563c5f612450, L_0x563c5f612600, C4<0>, C4<0>;
L_0x563c5f612300 .functor NOT 1, L_0x563c5f612450, C4<0>, C4<0>, C4<0>;
v0x563c5f607670_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f607750_0 .net "a", 0 0, L_0x563c5f612450;  1 drivers
v0x563c5f607810_0 .net "b", 0 0, L_0x563c5f612600;  1 drivers
v0x563c5f6078b0_0 .net "out", 0 0, v0x563c5f6074f0_0;  1 drivers
v0x563c5f607980_0 .net "w1", 0 0, L_0x563c5f6120c0;  1 drivers
v0x563c5f607a70_0 .net "w2", 0 0, L_0x563c5f612130;  1 drivers
v0x563c5f607b40_0 .net "w3", 0 0, L_0x563c5f612240;  1 drivers
v0x563c5f607c10_0 .net "w4", 0 0, L_0x563c5f612300;  1 drivers
S_0x563c5f606dc0 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x563c5f606b70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x563c5f607090_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f6071c0_0 .net "a", 0 0, L_0x563c5f6120c0;  alias, 1 drivers
v0x563c5f607280_0 .net "b", 0 0, L_0x563c5f612130;  alias, 1 drivers
v0x563c5f607320_0 .net "c", 0 0, L_0x563c5f612240;  alias, 1 drivers
v0x563c5f6073e0_0 .net "d", 0 0, L_0x563c5f612300;  alias, 1 drivers
v0x563c5f6074f0_0 .var "out", 0 0;
E_0x563c5f5ea810/0 .event edge, v0x563c5f605ee0_0, v0x563c5f6073e0_0, v0x563c5f607320_0, v0x563c5f607280_0;
E_0x563c5f5ea810/1 .event edge, v0x563c5f6071c0_0;
E_0x563c5f5ea810 .event/or E_0x563c5f5ea810/0, E_0x563c5f5ea810/1;
S_0x563c5f607d10 .scope module, "celda2" "cl" 8 7, 9 3 0, S_0x563c5f605750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x563c5f6127b0 .functor AND 1, L_0x563c5f612ab0, L_0x563c5f612b50, C4<1>, C4<1>;
L_0x563c5f612820 .functor OR 1, L_0x563c5f612ab0, L_0x563c5f612b50, C4<0>, C4<0>;
L_0x563c5f612930 .functor XOR 1, L_0x563c5f612ab0, L_0x563c5f612b50, C4<0>, C4<0>;
L_0x563c5f6129f0 .functor NOT 1, L_0x563c5f612ab0, C4<0>, C4<0>, C4<0>;
v0x563c5f608880_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f608960_0 .net "a", 0 0, L_0x563c5f612ab0;  1 drivers
v0x563c5f608a20_0 .net "b", 0 0, L_0x563c5f612b50;  1 drivers
v0x563c5f608ac0_0 .net "out", 0 0, v0x563c5f6086c0_0;  1 drivers
v0x563c5f608b90_0 .net "w1", 0 0, L_0x563c5f6127b0;  1 drivers
v0x563c5f608c80_0 .net "w2", 0 0, L_0x563c5f612820;  1 drivers
v0x563c5f608d50_0 .net "w3", 0 0, L_0x563c5f612930;  1 drivers
v0x563c5f608e20_0 .net "w4", 0 0, L_0x563c5f6129f0;  1 drivers
S_0x563c5f607f90 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x563c5f607d10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x563c5f608240_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f6083b0_0 .net "a", 0 0, L_0x563c5f6127b0;  alias, 1 drivers
v0x563c5f608470_0 .net "b", 0 0, L_0x563c5f612820;  alias, 1 drivers
v0x563c5f608540_0 .net "c", 0 0, L_0x563c5f612930;  alias, 1 drivers
v0x563c5f608600_0 .net "d", 0 0, L_0x563c5f6129f0;  alias, 1 drivers
v0x563c5f6086c0_0 .var "out", 0 0;
E_0x563c5f5eaad0/0 .event edge, v0x563c5f605ee0_0, v0x563c5f608600_0, v0x563c5f608540_0, v0x563c5f608470_0;
E_0x563c5f5eaad0/1 .event edge, v0x563c5f6083b0_0;
E_0x563c5f5eaad0 .event/or E_0x563c5f5eaad0/0, E_0x563c5f5eaad0/1;
S_0x563c5f608f20 .scope module, "celda3" "cl" 8 8, 9 3 0, S_0x563c5f605750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x563c5f612cc0 .functor AND 1, L_0x563c5f613220, L_0x563c5f613310, C4<1>, C4<1>;
L_0x563c5f612d30 .functor OR 1, L_0x563c5f613220, L_0x563c5f613310, C4<0>, C4<0>;
L_0x563c5f612e40 .functor XOR 1, L_0x563c5f613220, L_0x563c5f613310, C4<0>, C4<0>;
L_0x563c5f612f20 .functor NOT 1, L_0x563c5f613220, C4<0>, C4<0>, C4<0>;
v0x563c5f609a80_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f609b60_0 .net "a", 0 0, L_0x563c5f613220;  1 drivers
v0x563c5f609c20_0 .net "b", 0 0, L_0x563c5f613310;  1 drivers
v0x563c5f609cc0_0 .net "out", 0 0, v0x563c5f6098c0_0;  1 drivers
v0x563c5f609d90_0 .net "w1", 0 0, L_0x563c5f612cc0;  1 drivers
v0x563c5f609e80_0 .net "w2", 0 0, L_0x563c5f612d30;  1 drivers
v0x563c5f609f50_0 .net "w3", 0 0, L_0x563c5f612e40;  1 drivers
v0x563c5f60a020_0 .net "w4", 0 0, L_0x563c5f612f20;  1 drivers
S_0x563c5f609170 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x563c5f608f20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x563c5f609480_0 .net "S", 1 0, L_0x563c5f613580;  alias, 1 drivers
v0x563c5f609560_0 .net "a", 0 0, L_0x563c5f612cc0;  alias, 1 drivers
v0x563c5f609620_0 .net "b", 0 0, L_0x563c5f612d30;  alias, 1 drivers
v0x563c5f6096f0_0 .net "c", 0 0, L_0x563c5f612e40;  alias, 1 drivers
v0x563c5f6097b0_0 .net "d", 0 0, L_0x563c5f612f20;  alias, 1 drivers
v0x563c5f6098c0_0 .var "out", 0 0;
E_0x563c5f6093f0/0 .event edge, v0x563c5f605ee0_0, v0x563c5f6097b0_0, v0x563c5f6096f0_0, v0x563c5f609620_0;
E_0x563c5f6093f0/1 .event edge, v0x563c5f609560_0;
E_0x563c5f6093f0 .event/or E_0x563c5f6093f0/0, E_0x563c5f6093f0/1;
S_0x563c5f5db6e0 .scope module, "sum4" "sum4" 11 2;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
o0x7f567aeb1c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x563c5f60f920_0 .net "A", 3 0, o0x7f567aeb1c28;  0 drivers
o0x7f567aeb1c58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x563c5f60fa20_0 .net "B", 3 0, o0x7f567aeb1c58;  0 drivers
v0x563c5f60fb00_0 .net "S", 3 0, L_0x563c5f6162d0;  1 drivers
v0x563c5f60fbc0_0 .net "c1", 0 0, L_0x563c5f613d40;  1 drivers
v0x563c5f60fc60_0 .net "c2", 0 0, L_0x563c5f614740;  1 drivers
v0x563c5f60fda0_0 .net "c3", 0 0, L_0x563c5f615120;  1 drivers
o0x7f567aeb1118 .functor BUFZ 1, C4<z>; HiZ drive
v0x563c5f60fe90_0 .net "c_in", 0 0, o0x7f567aeb1118;  0 drivers
v0x563c5f60ff30_0 .net "c_out", 0 0, L_0x563c5f615bb0;  1 drivers
L_0x563c5f614560 .part o0x7f567aeb1c28, 0, 1;
L_0x563c5f614650 .part o0x7f567aeb1c58, 0, 1;
L_0x563c5f614ea0 .part o0x7f567aeb1c28, 1, 1;
L_0x563c5f614fe0 .part o0x7f567aeb1c58, 1, 1;
L_0x563c5f615990 .part o0x7f567aeb1c28, 2, 1;
L_0x563c5f615a80 .part o0x7f567aeb1c58, 2, 1;
L_0x563c5f6162d0 .concat8 [ 1 1 1 1], L_0x563c5f613de0, L_0x563c5f6147e0, L_0x563c5f6151c0, L_0x563c5f615ca0;
L_0x563c5f6164b0 .part o0x7f567aeb1c28, 3, 1;
L_0x563c5f616680 .part o0x7f567aeb1c58, 3, 1;
S_0x563c5f60c170 .scope module, "full1" "fa" 11 7, 12 3 0, S_0x563c5f5db6e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f567ae662a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60c350_0 .net *"_ivl_10", 0 0, L_0x7f567ae662a0;  1 drivers
v0x563c5f60c430_0 .net *"_ivl_11", 1 0, L_0x563c5f6140f0;  1 drivers
v0x563c5f60c510_0 .net *"_ivl_13", 1 0, L_0x563c5f6142a0;  1 drivers
L_0x7f567ae662e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60c5d0_0 .net *"_ivl_16", 0 0, L_0x7f567ae662e8;  1 drivers
v0x563c5f60c6b0_0 .net *"_ivl_17", 1 0, L_0x563c5f614420;  1 drivers
v0x563c5f60c7e0_0 .net *"_ivl_3", 1 0, L_0x563c5f613ed0;  1 drivers
L_0x7f567ae66258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60c8c0_0 .net *"_ivl_6", 0 0, L_0x7f567ae66258;  1 drivers
v0x563c5f60c9a0_0 .net *"_ivl_7", 1 0, L_0x563c5f614050;  1 drivers
v0x563c5f60ca80_0 .net "a", 0 0, L_0x563c5f614560;  1 drivers
v0x563c5f60cbd0_0 .net "b", 0 0, L_0x563c5f614650;  1 drivers
v0x563c5f60cc90_0 .net "c_in", 0 0, o0x7f567aeb1118;  alias, 0 drivers
v0x563c5f60cd50_0 .net "c_out", 0 0, L_0x563c5f613d40;  alias, 1 drivers
v0x563c5f60ce10_0 .net "sum", 0 0, L_0x563c5f613de0;  1 drivers
L_0x563c5f613d40 .part L_0x563c5f614420, 1, 1;
L_0x563c5f613de0 .part L_0x563c5f614420, 0, 1;
L_0x563c5f613ed0 .concat [ 1 1 0 0], L_0x563c5f614560, L_0x7f567ae66258;
L_0x563c5f614050 .concat [ 1 1 0 0], L_0x563c5f614650, L_0x7f567ae662a0;
L_0x563c5f6140f0 .arith/sum 2, L_0x563c5f613ed0, L_0x563c5f614050;
L_0x563c5f6142a0 .concat [ 1 1 0 0], o0x7f567aeb1118, L_0x7f567ae662e8;
L_0x563c5f614420 .arith/sum 2, L_0x563c5f6140f0, L_0x563c5f6142a0;
S_0x563c5f60cf70 .scope module, "full2" "fa" 11 8, 12 3 0, S_0x563c5f5db6e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f567ae66378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60d120_0 .net *"_ivl_10", 0 0, L_0x7f567ae66378;  1 drivers
v0x563c5f60d200_0 .net *"_ivl_11", 1 0, L_0x563c5f614ab0;  1 drivers
v0x563c5f60d2e0_0 .net *"_ivl_13", 1 0, L_0x563c5f614bf0;  1 drivers
L_0x7f567ae663c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60d3a0_0 .net *"_ivl_16", 0 0, L_0x7f567ae663c0;  1 drivers
v0x563c5f60d480_0 .net *"_ivl_17", 1 0, L_0x563c5f614d60;  1 drivers
v0x563c5f60d5b0_0 .net *"_ivl_3", 1 0, L_0x563c5f6148d0;  1 drivers
L_0x7f567ae66330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60d690_0 .net *"_ivl_6", 0 0, L_0x7f567ae66330;  1 drivers
v0x563c5f60d770_0 .net *"_ivl_7", 1 0, L_0x563c5f6149c0;  1 drivers
v0x563c5f60d850_0 .net "a", 0 0, L_0x563c5f614ea0;  1 drivers
v0x563c5f60d9a0_0 .net "b", 0 0, L_0x563c5f614fe0;  1 drivers
v0x563c5f60da60_0 .net "c_in", 0 0, L_0x563c5f613d40;  alias, 1 drivers
v0x563c5f60db00_0 .net "c_out", 0 0, L_0x563c5f614740;  alias, 1 drivers
v0x563c5f60dba0_0 .net "sum", 0 0, L_0x563c5f6147e0;  1 drivers
L_0x563c5f614740 .part L_0x563c5f614d60, 1, 1;
L_0x563c5f6147e0 .part L_0x563c5f614d60, 0, 1;
L_0x563c5f6148d0 .concat [ 1 1 0 0], L_0x563c5f614ea0, L_0x7f567ae66330;
L_0x563c5f6149c0 .concat [ 1 1 0 0], L_0x563c5f614fe0, L_0x7f567ae66378;
L_0x563c5f614ab0 .arith/sum 2, L_0x563c5f6148d0, L_0x563c5f6149c0;
L_0x563c5f614bf0 .concat [ 1 1 0 0], L_0x563c5f613d40, L_0x7f567ae663c0;
L_0x563c5f614d60 .arith/sum 2, L_0x563c5f614ab0, L_0x563c5f614bf0;
S_0x563c5f60dd30 .scope module, "full3" "fa" 11 9, 12 3 0, S_0x563c5f5db6e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f567ae66450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60def0_0 .net *"_ivl_10", 0 0, L_0x7f567ae66450;  1 drivers
v0x563c5f60dfd0_0 .net *"_ivl_11", 1 0, L_0x563c5f615490;  1 drivers
v0x563c5f60e0b0_0 .net *"_ivl_13", 1 0, L_0x563c5f6155d0;  1 drivers
L_0x7f567ae66498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60e1a0_0 .net *"_ivl_16", 0 0, L_0x7f567ae66498;  1 drivers
v0x563c5f60e280_0 .net *"_ivl_17", 1 0, L_0x563c5f615850;  1 drivers
v0x563c5f60e3b0_0 .net *"_ivl_3", 1 0, L_0x563c5f6152b0;  1 drivers
L_0x7f567ae66408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60e490_0 .net *"_ivl_6", 0 0, L_0x7f567ae66408;  1 drivers
v0x563c5f60e570_0 .net *"_ivl_7", 1 0, L_0x563c5f6153a0;  1 drivers
v0x563c5f60e650_0 .net "a", 0 0, L_0x563c5f615990;  1 drivers
v0x563c5f60e7a0_0 .net "b", 0 0, L_0x563c5f615a80;  1 drivers
v0x563c5f60e860_0 .net "c_in", 0 0, L_0x563c5f614740;  alias, 1 drivers
v0x563c5f60e900_0 .net "c_out", 0 0, L_0x563c5f615120;  alias, 1 drivers
v0x563c5f60e9a0_0 .net "sum", 0 0, L_0x563c5f6151c0;  1 drivers
L_0x563c5f615120 .part L_0x563c5f615850, 1, 1;
L_0x563c5f6151c0 .part L_0x563c5f615850, 0, 1;
L_0x563c5f6152b0 .concat [ 1 1 0 0], L_0x563c5f615990, L_0x7f567ae66408;
L_0x563c5f6153a0 .concat [ 1 1 0 0], L_0x563c5f615a80, L_0x7f567ae66450;
L_0x563c5f615490 .arith/sum 2, L_0x563c5f6152b0, L_0x563c5f6153a0;
L_0x563c5f6155d0 .concat [ 1 1 0 0], L_0x563c5f614740, L_0x7f567ae66498;
L_0x563c5f615850 .arith/sum 2, L_0x563c5f615490, L_0x563c5f6155d0;
S_0x563c5f60eb30 .scope module, "full4" "fa" 11 10, 12 3 0, S_0x563c5f5db6e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f567ae66528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60ecc0_0 .net *"_ivl_10", 0 0, L_0x7f567ae66528;  1 drivers
v0x563c5f60edc0_0 .net *"_ivl_11", 1 0, L_0x563c5f615f70;  1 drivers
v0x563c5f60eea0_0 .net *"_ivl_13", 1 0, L_0x563c5f6160b0;  1 drivers
L_0x7f567ae66570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60ef90_0 .net *"_ivl_16", 0 0, L_0x7f567ae66570;  1 drivers
v0x563c5f60f070_0 .net *"_ivl_17", 1 0, L_0x563c5f616190;  1 drivers
v0x563c5f60f1a0_0 .net *"_ivl_3", 1 0, L_0x563c5f615d90;  1 drivers
L_0x7f567ae664e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c5f60f280_0 .net *"_ivl_6", 0 0, L_0x7f567ae664e0;  1 drivers
v0x563c5f60f360_0 .net *"_ivl_7", 1 0, L_0x563c5f615e80;  1 drivers
v0x563c5f60f440_0 .net "a", 0 0, L_0x563c5f6164b0;  1 drivers
v0x563c5f60f590_0 .net "b", 0 0, L_0x563c5f616680;  1 drivers
v0x563c5f60f650_0 .net "c_in", 0 0, L_0x563c5f615120;  alias, 1 drivers
v0x563c5f60f6f0_0 .net "c_out", 0 0, L_0x563c5f615bb0;  alias, 1 drivers
v0x563c5f60f790_0 .net "sum", 0 0, L_0x563c5f615ca0;  1 drivers
L_0x563c5f615bb0 .part L_0x563c5f616190, 1, 1;
L_0x563c5f615ca0 .part L_0x563c5f616190, 0, 1;
L_0x563c5f615d90 .concat [ 1 1 0 0], L_0x563c5f6164b0, L_0x7f567ae664e0;
L_0x563c5f615e80 .concat [ 1 1 0 0], L_0x563c5f616680, L_0x7f567ae66528;
L_0x563c5f615f70 .arith/sum 2, L_0x563c5f615d90, L_0x563c5f615e80;
L_0x563c5f6160b0 .concat [ 1 1 0 0], L_0x563c5f615120, L_0x7f567ae66570;
L_0x563c5f616190 .arith/sum 2, L_0x563c5f615f70, L_0x563c5f6160b0;
    .scope S_0x563c5f605bf0;
T_1 ;
    %wait E_0x563c5f5606b0;
    %load/vec4 v0x563c5f605ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v0x563c5f606230_0;
    %store/vec4 v0x563c5f606340_0, 0, 1;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x563c5f605fe0_0;
    %store/vec4 v0x563c5f606340_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x563c5f6060a0_0;
    %store/vec4 v0x563c5f606340_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x563c5f606170_0;
    %store/vec4 v0x563c5f606340_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563c5f606dc0;
T_2 ;
    %wait E_0x563c5f5ea810;
    %load/vec4 v0x563c5f607090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x563c5f6073e0_0;
    %store/vec4 v0x563c5f6074f0_0, 0, 1;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x563c5f6071c0_0;
    %store/vec4 v0x563c5f6074f0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x563c5f607280_0;
    %store/vec4 v0x563c5f6074f0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x563c5f607320_0;
    %store/vec4 v0x563c5f6074f0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563c5f607f90;
T_3 ;
    %wait E_0x563c5f5eaad0;
    %load/vec4 v0x563c5f608240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0x563c5f608600_0;
    %store/vec4 v0x563c5f6086c0_0, 0, 1;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x563c5f6083b0_0;
    %store/vec4 v0x563c5f6086c0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x563c5f608470_0;
    %store/vec4 v0x563c5f6086c0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x563c5f608540_0;
    %store/vec4 v0x563c5f6086c0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563c5f609170;
T_4 ;
    %wait E_0x563c5f6093f0;
    %load/vec4 v0x563c5f609480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v0x563c5f6097b0_0;
    %store/vec4 v0x563c5f6098c0_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x563c5f609560_0;
    %store/vec4 v0x563c5f6098c0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x563c5f609620_0;
    %store/vec4 v0x563c5f6098c0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x563c5f6096f0_0;
    %store/vec4 v0x563c5f6098c0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563c5f5ccc90;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c5f60ba80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c5f60bce0_0, 0, 3;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c5f60bf90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c5f60bb60_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c5f60bc20_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x563c5f5dce00;
    %join;
    %delay 999, 0;
    %load/vec4 v0x563c5f60bc20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x563c5f60bc20_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x563c5f60bb60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x563c5f60bb60_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x563c5f60bf90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x563c5f60bf90_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x563c5f60bce0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563c5f60bce0_0, 0, 3;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Encontradas %d operaciones erroneas", v0x563c5f60ba80_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "preprocess.v";
    "compl1.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "sum4.v";
    "fa.v";
