{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739494676735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739494676746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 18:57:56 2025 " "Processing started: Thu Feb 13 18:57:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739494676746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494676746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494676746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739494678756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739494678756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494684304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494684304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494684507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494684507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494684722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494684722 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 spart.sv(52) " "Verilog HDL Expression warning at spart.sv(52): truncated literal to match 12 bits" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739494684919 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 spart.sv(53) " "Verilog HDL Expression warning at spart.sv(53): truncated literal to match 12 bits" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739494684919 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 spart.sv(55) " "Verilog HDL Expression warning at spart.sv(55): truncated literal to match 12 bits" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739494684921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494684942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494684942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "lab1_spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494685145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/driver.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739494685349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_spart " "Elaborating entity \"lab1_spart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739494685697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "lab1_spart.sv" "spart0" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739494685747 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "databus_reg spart.sv(79) " "Verilog HDL Always Construct warning at spart.sv(79): inferring latch(es) for variable \"databus_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739494685748 "|lab1_spart|spart:spart0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "spart.sv(79) " "SystemVerilog RTL Coding error at spart.sv(79): always_comb construct does not infer purely combinational logic." {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1739494685748 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[0\] spart.sv(79) " "Inferred latch for \"databus_reg\[0\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[1\] spart.sv(79) " "Inferred latch for \"databus_reg\[1\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[2\] spart.sv(79) " "Inferred latch for \"databus_reg\[2\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[3\] spart.sv(79) " "Inferred latch for \"databus_reg\[3\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[4\] spart.sv(79) " "Inferred latch for \"databus_reg\[4\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[5\] spart.sv(79) " "Inferred latch for \"databus_reg\[5\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[6\] spart.sv(79) " "Inferred latch for \"databus_reg\[6\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "databus_reg\[7\] spart.sv(79) " "Inferred latch for \"databus_reg\[7\]\" at spart.sv(79)" {  } { { "spart.sv" "" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/spart.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 "|lab1_spart|spart:spart0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "spart:spart0 " "Can't elaborate user hierarchy \"spart:spart0\"" {  } { { "lab1_spart.sv" "spart0" { Text "I:/WIN/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.sv" 72 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739494685750 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739494686342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 18:58:06 2025 " "Processing ended: Thu Feb 13 18:58:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739494686342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739494686342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739494686342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494686342 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739494687494 ""}
