// Seed: 1438539611
module module_0 (
    output tri   id_0,
    output tri0  id_1,
    output uwire id_2
);
  always begin
    id_0 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    inout supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wire id_16,
    output tri0 id_17,
    output supply1 id_18,
    input wire id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input tri id_23,
    output tri0 id_24,
    input tri1 id_25,
    output tri0 id_26,
    output tri0 id_27,
    input supply1 id_28
    , id_31,
    output supply0 id_29
);
  initial assume (1 ^ id_15);
  module_0(
      id_18, id_26, id_5
  );
endmodule
